TimeQuest Timing Analyzer report for LCD_DMD_driver
Sun Oct 25 15:58:09 2015
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'dotClock'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'dotClock'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'dotClock'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Board Trace Model Assignments
 60. Input Transition Times
 61. Signal Integrity Metrics (Slow 1200mv 0c Model)
 62. Signal Integrity Metrics (Slow 1200mv 85c Model)
 63. Signal Integrity Metrics (Fast 1200mv 0c Model)
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; LCD_DMD_driver                                     ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period    ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; clock_50                                       ; Base      ; 40.000    ; 25.0 MHz   ; 0.000 ; 20.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { clock_50 }                                       ;
; dotClock                                       ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { dotClock }                                       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 4.464     ; 224.01 MHz ; 0.000 ; 2.232    ; 50.00      ; 25        ; 224         ;       ;        ;           ;            ; false    ; clock_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[0] } ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 16000.000 ; 0.06 MHz   ; 0.000 ; 8000.000 ; 50.00      ; 400       ; 1           ;       ;        ;           ;            ; false    ; clock_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 100.42 MHz ; 100.42 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 304.32 MHz ; 304.32 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+------------------------------------------------+-----------+---------------+
; Clock                                          ; Slack     ; End Point TNS ;
+------------------------------------------------+-----------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -5.494    ; -275.376      ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 15996.714 ; 0.000         ;
+------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.464 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.201   ; -54.216       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.263    ; 0.000         ;
; clock_50                                       ; 19.934   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.719 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+--------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -5.494 ; pixelX[4] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 10.356     ;
; -5.490 ; pixelX[3] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 10.352     ;
; -5.323 ; pixelX[2] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 10.185     ;
; -5.281 ; pixelX[1] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 10.143     ;
; -5.130 ; pixelX[4] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.992      ;
; -5.126 ; pixelX[3] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.988      ;
; -4.982 ; pixelY[1] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.820      ;
; -4.965 ; pixelX[2] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.358      ; 9.788      ;
; -4.965 ; pixelX[2] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 9.802      ;
; -4.960 ; pixelY[1] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.798      ;
; -4.959 ; pixelX[2] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.821      ;
; -4.938 ; pixelX[4] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.358      ; 9.761      ;
; -4.938 ; pixelX[4] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 9.775      ;
; -4.922 ; pixelX[2] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 9.759      ;
; -4.917 ; pixelX[1] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.779      ;
; -4.904 ; pixelY[1] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.354      ; 9.723      ;
; -4.895 ; pixelX[4] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 9.732      ;
; -4.894 ; pixelY[1] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.393      ; 9.752      ;
; -4.882 ; pixelY[0] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.720      ;
; -4.878 ; pixelY[1] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.354      ; 9.697      ;
; -4.861 ; pixelY[1] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 9.694      ;
; -4.860 ; pixelY[0] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.698      ;
; -4.846 ; pixelY[2] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.684      ;
; -4.840 ; pixelY[1] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 9.673      ;
; -4.830 ; pixelX[1] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.358      ; 9.653      ;
; -4.830 ; pixelX[1] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 9.667      ;
; -4.821 ; pixelY[4] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.659      ;
; -4.816 ; pixelY[1] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.654      ;
; -4.810 ; pixelX[2] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.414      ; 9.689      ;
; -4.805 ; pixelX[4] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.374      ; 9.644      ;
; -4.804 ; pixelY[0] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.354      ; 9.623      ;
; -4.802 ; pixelY[0] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.393      ; 9.660      ;
; -4.801 ; pixelX[3] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.374      ; 9.640      ;
; -4.800 ; pixelX[4] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.414      ; 9.679      ;
; -4.799 ; pixelY[4] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.637      ;
; -4.796 ; pixelX[3] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.414      ; 9.675      ;
; -4.787 ; pixelX[1] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 9.624      ;
; -4.778 ; pixelY[0] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.354      ; 9.597      ;
; -4.775 ; pixelX[2] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 9.612      ;
; -4.763 ; pixelX[2] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.358      ; 9.586      ;
; -4.761 ; pixelY[0] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 9.594      ;
; -4.759 ; pixelX[3] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.358      ; 9.582      ;
; -4.759 ; pixelX[3] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 9.596      ;
; -4.748 ; pixelX[4] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 9.585      ;
; -4.747 ; pixelY[3] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.585      ;
; -4.743 ; pixelY[4] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.354      ; 9.562      ;
; -4.740 ; pixelY[0] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 9.573      ;
; -4.738 ; pixelX[4] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.580      ;
; -4.736 ; pixelX[4] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.358      ; 9.559      ;
; -4.736 ; pixelX[2] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.578      ;
; -4.732 ; pixelY[1] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.354      ; 9.551      ;
; -4.725 ; pixelY[3] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.563      ;
; -4.717 ; pixelY[4] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.354      ; 9.536      ;
; -4.716 ; pixelX[3] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 9.553      ;
; -4.716 ; pixelX[4] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.558      ;
; -4.716 ; pixelY[0] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.554      ;
; -4.715 ; pixelY[4] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.393      ; 9.573      ;
; -4.714 ; pixelX[2] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.556      ;
; -4.708 ; pixelY[1] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.410      ; 9.583      ;
; -4.707 ; pixelX[4] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.414      ; 9.586      ;
; -4.703 ; pixelX[3] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.414      ; 9.582      ;
; -4.700 ; pixelY[4] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 9.533      ;
; -4.693 ; pixelY[1] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 9.526      ;
; -4.682 ; pixelX[2] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.414      ; 9.561      ;
; -4.679 ; pixelY[4] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 9.512      ;
; -4.669 ; pixelX[4] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.374      ; 9.508      ;
; -4.669 ; pixelY[3] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.354      ; 9.488      ;
; -4.662 ; pixelX[2] ; redE[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.414      ; 9.541      ;
; -4.655 ; pixelY[4] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.493      ;
; -4.647 ; pixelX[3] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.374      ; 9.486      ;
; -4.645 ; pixelY[2] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.483      ;
; -4.643 ; pixelY[3] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.354      ; 9.462      ;
; -4.640 ; pixelX[1] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 9.477      ;
; -4.639 ; pixelX[4] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.501      ;
; -4.635 ; pixelX[3] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.497      ;
; -4.634 ; pixelX[2] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.374      ; 9.473      ;
; -4.632 ; pixelY[0] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.354      ; 9.451      ;
; -4.628 ; pixelX[1] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.358      ; 9.451      ;
; -4.626 ; pixelY[3] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 9.459      ;
; -4.610 ; pixelY[2] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.354      ; 9.429      ;
; -4.607 ; pixelX[1] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.449      ;
; -4.605 ; pixelY[3] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 9.438      ;
; -4.593 ; pixelY[0] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 9.426      ;
; -4.592 ; pixelX[1] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.374      ; 9.431      ;
; -4.587 ; pixelX[1] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.414      ; 9.466      ;
; -4.585 ; pixelX[1] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.427      ;
; -4.583 ; pixelY[1] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.393      ; 9.441      ;
; -4.582 ; pixelY[3] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.393      ; 9.440      ;
; -4.581 ; pixelY[3] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.373      ; 9.419      ;
; -4.580 ; pixelY[1] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.410      ; 9.455      ;
; -4.572 ; pixelX[4] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.414      ;
; -4.571 ; pixelY[4] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.354      ; 9.390      ;
; -4.570 ; pixelX[2] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.412      ;
; -4.569 ; pixelX[3] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 9.406      ;
; -4.560 ; pixelY[1] ; redE[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.410      ; 9.435      ;
; -4.557 ; pixelX[3] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.358      ; 9.380      ;
; -4.551 ; pixelY[1] ; blueO[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; -0.123     ; 8.893      ;
; -4.542 ; pixelY[2] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.410      ; 9.417      ;
; -4.532 ; pixelY[4] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 9.365      ;
; -4.530 ; pixelY[1] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.393      ; 9.388      ;
+--------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15996.714 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.205      ;
; 15996.754 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.165      ;
; 15996.856 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.063      ;
; 15996.876 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.043      ;
; 15996.915 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.004      ;
; 15996.977 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.942      ;
; 15996.978 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.941      ;
; 15997.049 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.870      ;
; 15997.094 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.825      ;
; 15997.100 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.819      ;
; 15997.101 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.818      ;
; 15997.150 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.769      ;
; 15997.161 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.758      ;
; 15997.165 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.754      ;
; 15997.201 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.718      ;
; 15997.208 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.711      ;
; 15997.225 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.694      ;
; 15997.234 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.685      ;
; 15997.262 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.657      ;
; 15997.271 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.648      ;
; 15997.311 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.608      ;
; 15997.346 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.573      ;
; 15997.396 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.523      ;
; 15997.463 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.456      ;
; 15997.473 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.446      ;
; 15997.476 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.443      ;
; 15997.477 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.442      ;
; 15997.477 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.442      ;
; 15997.498 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.421      ;
; 15997.532 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.387      ;
; 15997.609 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.310      ;
; 15997.617 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.302      ;
; 15997.620 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.299      ;
; 15997.621 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.298      ;
; 15997.621 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.298      ;
; 15997.621 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.298      ;
; 15997.676 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.243      ;
; 15997.683 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.236      ;
; 15997.713 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.206      ;
; 15997.716 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.203      ;
; 15997.764 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.155      ;
; 15997.791 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.128      ;
; 15997.794 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.125      ;
; 15997.795 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.124      ;
; 15997.795 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.124      ;
; 15997.796 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.123      ;
; 15997.809 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.110      ;
; 15997.811 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.108      ;
; 15997.842 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.077      ;
; 15997.850 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.069      ;
; 15997.887 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.032      ;
; 15997.946 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.973      ;
; 15997.969 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.950      ;
; 15998.058 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.861      ;
; 15998.060 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.859      ;
; 15998.077 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.842      ;
; 15998.127 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.792      ;
; 15998.186 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.733      ;
; 15998.246 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.673      ;
; 15998.522 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.397      ;
; 15998.617 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.302      ;
; 15998.622 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.297      ;
; 15998.820 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.099      ;
; 15998.949 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 0.970      ;
; 15998.950 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 0.969      ;
; 15998.954 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 0.965      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.453 ; which_bit[3]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; which_bit[2]     ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; which_bit[1]     ; which_bit[1]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; which_bit[0]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.509 ; pixelX[7]        ; pixelX[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; which_bit[3]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.525 ; currentPixel[6]  ; readAddress[6]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; currentPixel[3]  ; readAddress[3]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; currentPixel[1]  ; readAddress[1]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; currentPixel[4]  ; readAddress[4]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.532 ; currentPixel[7]  ; readAddress[7]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.826      ;
; 0.535 ; currentPixel[11] ; readAddress[11]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
; 0.599 ; which_bit[1]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.892      ;
; 0.599 ; which_bit[1]     ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.892      ;
; 0.722 ; currentPixel[2]  ; readAddress[2]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; currentPixel[0]  ; readAddress[0]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.016      ;
; 0.723 ; currentPixel[5]  ; readAddress[5]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.017      ;
; 0.730 ; currentPixel[12] ; readAddress[12]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.024      ;
; 0.732 ; currentPixel[9]  ; readAddress[9]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.026      ;
; 0.735 ; pixelYcount[3]   ; pixelYcount[3]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; pixelYcount[1]   ; pixelYcount[1]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.738 ; pixelYcount[2]   ; pixelYcount[2]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; pixelYcount[4]   ; pixelYcount[4]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.748 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.399      ;
; 0.754 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.429      ;
; 0.759 ; vCurrent[5]      ; vCurrent[5]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.054      ;
; 0.759 ; vCurrent[1]      ; vCurrent[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.054      ;
; 0.760 ; pixelYcount[0]   ; pixelYcount[0]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; vCurrent[13]     ; vCurrent[13]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; vCurrent[11]     ; vCurrent[11]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.761 ; pixelYcount[13]  ; pixelYcount[13]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; pixelYcount[11]  ; pixelYcount[11]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; pixelYcount[5]   ; pixelYcount[5]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vCurrent[15]     ; vCurrent[15]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; vCurrent[9]      ; vCurrent[9]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; vCurrent[7]      ; vCurrent[7]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; hCurrent[5]      ; hCurrent[5]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hCurrent[3]      ; hCurrent[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hCurrent[1]      ; hCurrent[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; pixelYcount[15]  ; pixelYcount[15]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; vCurrent[2]      ; vCurrent[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; hCurrent[13]     ; hCurrent[13]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; hCurrent[11]     ; hCurrent[11]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; pixelX[6]        ; pixelX[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; pixelYcount[9]   ; pixelYcount[9]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; pixelYcount[7]   ; pixelYcount[7]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; pixelYcount[6]   ; pixelYcount[6]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vCurrent[14]     ; vCurrent[14]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.058      ;
; 0.763 ; vCurrent[8]      ; vCurrent[8]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.058      ;
; 0.763 ; hCurrent[15]     ; hCurrent[15]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; hCurrent[9]      ; hCurrent[9]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; hCurrent[7]      ; hCurrent[7]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; pixelYcount[14]  ; pixelYcount[14]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; vCurrent[12]     ; vCurrent[12]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; hCurrent[6]      ; hCurrent[6]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; hCurrent[2]      ; hCurrent[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; pixelYcount[12]  ; pixelYcount[12]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; pixelYcount[10]  ; pixelYcount[10]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; pixelYcount[8]   ; pixelYcount[8]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; hCurrent[14]     ; hCurrent[14]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; hCurrent[8]      ; hCurrent[8]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; pixelY[6]        ; pixelY[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.060      ;
; 0.766 ; hCurrent[12]     ; hCurrent[12]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.779 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.454      ;
; 0.784 ; vCurrent[0]      ; vCurrent[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.079      ;
; 0.786 ; hCurrent[0]      ; hCurrent[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; pixelY[5]        ; pixelY[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.081      ;
; 0.795 ; pixelY[2]        ; pixelY[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.089      ;
; 0.804 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.455      ;
; 0.807 ; which_bit[0]     ; which_bit[1]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.100      ;
; 0.808 ; which_bit[0]     ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.101      ;
; 0.811 ; pixelY[4]        ; pixelY[4]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.105      ;
; 0.825 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.502      ;
; 0.839 ; which_bit[2]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.132      ;
; 0.845 ; pixelX[2]        ; pixelX[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.138      ;
; 0.848 ; pixelX[4]        ; pixelX[4]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.141      ;
; 0.848 ; pixelX[1]        ; pixelX[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.141      ;
; 0.865 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.540      ;
; 0.866 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.543      ;
; 0.876 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.553      ;
; 0.903 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.554      ;
; 0.916 ; vCurrent[10]     ; dataEnable                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.209      ;
; 0.921 ; hCurrent[10]     ; hsync                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.214      ;
; 0.922 ; which_bit[2]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.215      ;
; 0.938 ; currentPixel[8]  ; readAddress[8]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.233      ;
; 0.947 ; pixelY[7]        ; pixelY[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.241      ;
; 0.963 ; which_bit[1]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.256      ;
; 0.965 ; pixelX[5]        ; pixelX[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.258      ;
; 0.980 ; which_bit[0]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.273      ;
; 0.988 ; currentPixel[10] ; readAddress[10]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.282      ;
; 0.991 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.647      ;
; 1.014 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.672      ;
; 1.024 ; pixelY[1]        ; pixelY[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.318      ;
; 1.025 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.683      ;
; 1.044 ; pixelY[0]        ; pixelY[0]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.338      ;
; 1.058 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.711      ;
; 1.062 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.715      ;
; 1.084 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.736      ;
; 1.085 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.763      ;
; 1.089 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.765      ;
+-------+------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                             ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.464 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.539 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.833      ;
; 0.539 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.833      ;
; 0.545 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.839      ;
; 0.563 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.857      ;
; 0.727 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.021      ;
; 0.771 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.065      ;
; 0.921 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.215      ;
; 0.975 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.269      ;
; 0.987 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.281      ;
; 0.988 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.282      ;
; 1.118 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.412      ;
; 1.170 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.464      ;
; 1.270 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.564      ;
; 1.278 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.572      ;
; 1.290 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.584      ;
; 1.292 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.586      ;
; 1.293 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.587      ;
; 1.295 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.589      ;
; 1.297 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.591      ;
; 1.301 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.595      ;
; 1.301 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.595      ;
; 1.303 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.597      ;
; 1.329 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.623      ;
; 1.366 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.660      ;
; 1.368 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.662      ;
; 1.383 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.677      ;
; 1.397 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.691      ;
; 1.406 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.700      ;
; 1.408 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.702      ;
; 1.414 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.708      ;
; 1.424 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.718      ;
; 1.436 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.730      ;
; 1.437 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.731      ;
; 1.439 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.733      ;
; 1.440 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.734      ;
; 1.443 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.737      ;
; 1.445 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.739      ;
; 1.541 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.835      ;
; 1.549 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.843      ;
; 1.556 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.850      ;
; 1.583 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.877      ;
; 1.609 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.903      ;
; 1.621 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.915      ;
; 1.623 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.917      ;
; 1.628 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.922      ;
; 1.635 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.929      ;
; 1.658 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.952      ;
; 1.690 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.984      ;
; 1.691 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.985      ;
; 1.691 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.985      ;
; 1.742 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.036      ;
; 1.747 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.041      ;
; 1.771 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.065      ;
; 1.776 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.070      ;
; 1.831 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.125      ;
; 1.863 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.157      ;
; 1.864 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.158      ;
; 1.864 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.158      ;
; 1.869 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.163      ;
; 1.906 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.200      ;
; 1.927 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.221      ;
; 1.959 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.253      ;
; 1.960 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.254      ;
; 1.960 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.254      ;
; 1.965 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.259      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dotClock'                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; dotClock ; Rise       ; dotClock                                                                                              ;
; 0.213  ; 0.448        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 0.215  ; 0.450        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 0.218  ; 0.453        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 0.219  ; 0.454        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 0.219  ; 0.454        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.220  ; 0.455        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 0.220  ; 0.455        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.221  ; 0.456        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 0.221  ; 0.456        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 0.222  ; 0.457        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 0.225  ; 0.460        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.227  ; 0.462        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.227  ; 0.462        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 0.229  ; 0.464        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 0.231  ; 0.466        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 0.283  ; 0.518        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 0.286  ; 0.521        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 0.286  ; 0.521        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 0.288  ; 0.523        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.289  ; 0.524        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 0.291  ; 0.526        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.293  ; 0.528        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 0.294  ; 0.529        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 0.294  ; 0.529        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 0.294  ; 0.529        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 0.296  ; 0.531        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.297  ; 0.532        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 0.297  ; 0.532        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 0.297  ; 0.532        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.300  ; 0.535        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 0.303  ; 0.538        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|o                                                                                      ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a3|clk0                                              ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a7|clk0                                              ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a2|clk0                                              ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a1|clk0                                              ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a5|clk0                                              ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a6|clk0                                              ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a4|clk0                                              ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a4|clk0                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|i                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|i                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a5|clk0                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a6|clk0                                              ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a1|clk0                                              ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a2|clk0                                              ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a7|clk0                                              ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a3|clk0                                              ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|o                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[0]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[1]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[2]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[3]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[4]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[5]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[6]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[7]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 1.934 ; 2.154        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                              ;
; 1.934 ; 2.154        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                              ;
; 1.934 ; 2.154        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                              ;
; 1.934 ; 2.154        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[2]                                                                                               ;
; 1.934 ; 2.154        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[3]                                                                                               ;
; 1.934 ; 2.154        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[4]                                                                                               ;
; 1.934 ; 2.154        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                               ;
; 1.937 ; 2.157        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                              ;
; 1.937 ; 2.157        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                             ;
; 1.937 ; 2.157        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                             ;
; 1.937 ; 2.157        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                             ;
; 1.937 ; 2.157        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                             ;
; 1.940 ; 2.160        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                             ;
; 1.940 ; 2.160        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]                                                                                             ;
; 1.940 ; 2.160        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                             ;
; 1.943 ; 2.163        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                              ;
; 1.943 ; 2.163        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                              ;
; 1.943 ; 2.163        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                              ;
; 1.946 ; 2.166        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                               ;
; 1.946 ; 2.166        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                               ;
; 1.946 ; 2.166        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                               ;
; 1.946 ; 2.166        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                               ;
; 1.951 ; 2.171        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[1]                                                                                              ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]                                                                                              ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]                                                                                             ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[0]                                                                                             ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[1]                                                                                             ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[2]                                                                                             ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[3]                                                                                             ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[4]                                                                                             ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[5]                                                                                             ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[6]                                                                                             ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[7]                                                                                             ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[0]                                                                                           ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[11]                                                                                          ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[12]                                                                                          ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[13]                                                                                          ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[14]                                                                                          ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[15]                                                                                          ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[1]                                                                                           ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[2]                                                                                           ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[5]                                                                                           ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[7]                                                                                           ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[8]                                                                                           ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[9]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dataEnable                                                                                            ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[1]                                                                                             ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[2]                                                                                             ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[3]                                                                                             ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[4]                                                                                             ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[5]                                                                                             ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[6]                                                                                             ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[7]                                                                                             ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[0]                                                                                               ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[10]                                                                                          ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[3]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[4]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[6]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vsync                                                                                                 ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[0]                                                                                          ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[1]                                                                                          ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[2]                                                                                          ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[3]                                                                                          ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[0]                                                                                           ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[11]                                                                                          ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[12]                                                                                          ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[13]                                                                                          ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[14]                                                                                          ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[15]                                                                                          ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[1]                                                                                           ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[2]                                                                                           ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[3]                                                                                           ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[5]                                                                                           ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[6]                                                                                           ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[7]                                                                                           ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[8]                                                                                           ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[9]                                                                                           ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[0]                                                                                        ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[10]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[11]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[12]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[13]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[14]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[15]                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.954 ; 19.954       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.046 ; 20.046       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                       ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.967  ; 7999.967     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.967  ; 7999.967     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.031  ; 8000.031     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.031  ; 8000.031     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 9.208  ; 9.047  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 9.208  ; 9.047  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 10.347 ; 10.099 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 10.347 ; 10.099 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 8.874  ; 8.704  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 8.874  ; 8.704  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 5.867  ; 5.836  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 5.867  ; 5.836  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 9.551  ; 9.368  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 9.551  ; 9.368  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 9.127  ; 8.962  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 9.127  ; 8.962  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 8.968  ; 8.905  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 8.968  ; 8.905  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 6.568  ; 6.481  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 6.568  ; 6.481  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.305  ; 4.198  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 5.479 ; 5.351 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 5.479 ; 5.351 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 6.627 ; 6.408 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 6.627 ; 6.408 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 5.474 ; 5.414 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 5.474 ; 5.414 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 4.961 ; 4.871 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 4.961 ; 4.871 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 6.817 ; 6.800 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 6.817 ; 6.800 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 6.841 ; 6.646 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 6.841 ; 6.646 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 5.509 ; 5.505 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 5.509 ; 5.505 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 5.634 ; 5.490 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 5.634 ; 5.490 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 3.752 ; 3.644 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 106.97 MHz ; 106.97 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 337.61 MHz ; 337.61 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+------------------------------------------------+-----------+---------------+
; Clock                                          ; Slack     ; End Point TNS ;
+------------------------------------------------+-----------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -4.884    ; -234.544      ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 15997.038 ; 0.000         ;
+------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.416 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.201   ; -54.216       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.263    ; 0.000         ;
; clock_50                                       ; 19.943   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.715 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                              ;
+--------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.884 ; pixelX[4] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.727      ;
; -4.861 ; pixelX[3] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.704      ;
; -4.669 ; pixelX[2] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.512      ;
; -4.600 ; pixelX[1] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.443      ;
; -4.408 ; pixelX[4] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.251      ;
; -4.385 ; pixelX[3] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.228      ;
; -4.342 ; pixelY[1] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 9.183      ;
; -4.323 ; pixelY[1] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 9.140      ;
; -4.316 ; pixelY[1] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 9.133      ;
; -4.286 ; pixelX[2] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 9.107      ;
; -4.284 ; pixelX[4] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 9.105      ;
; -4.277 ; pixelX[2] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 9.098      ;
; -4.274 ; pixelX[4] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 9.095      ;
; -4.265 ; pixelX[4] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 9.086      ;
; -4.261 ; pixelX[3] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 9.082      ;
; -4.259 ; pixelX[4] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 9.120      ;
; -4.242 ; pixelY[1] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.343      ; 9.051      ;
; -4.241 ; pixelY[1] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.343      ; 9.050      ;
; -4.236 ; pixelX[3] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 9.097      ;
; -4.235 ; pixelY[0] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 9.052      ;
; -4.228 ; pixelY[0] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 9.045      ;
; -4.211 ; pixelX[2] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.345      ; 9.022      ;
; -4.208 ; pixelY[0] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 9.049      ;
; -4.205 ; pixelY[1] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 9.024      ;
; -4.199 ; pixelY[1] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 9.016      ;
; -4.199 ; pixelX[4] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.345      ; 9.010      ;
; -4.196 ; pixelY[1] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 9.015      ;
; -4.193 ; pixelX[2] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 9.036      ;
; -4.184 ; pixelY[4] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 9.025      ;
; -4.183 ; pixelY[1] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.393      ; 9.042      ;
; -4.169 ; pixelX[1] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 8.990      ;
; -4.167 ; pixelY[4] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 8.984      ;
; -4.160 ; pixelY[4] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 8.977      ;
; -4.160 ; pixelX[1] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 8.981      ;
; -4.159 ; pixelX[2] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 8.980      ;
; -4.157 ; pixelX[2] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 9.018      ;
; -4.154 ; pixelY[0] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.343      ; 8.963      ;
; -4.153 ; pixelY[0] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.343      ; 8.962      ;
; -4.147 ; pixelX[4] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 8.968      ;
; -4.130 ; pixelX[2] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.345      ; 8.941      ;
; -4.124 ; pixelX[1] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 8.967      ;
; -4.120 ; pixelX[3] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 8.941      ;
; -4.118 ; pixelX[4] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.345      ; 8.929      ;
; -4.117 ; pixelY[0] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.936      ;
; -4.116 ; pixelY[1] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.343      ; 8.925      ;
; -4.111 ; pixelY[3] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 8.928      ;
; -4.111 ; pixelX[3] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 8.932      ;
; -4.111 ; pixelY[0] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 8.928      ;
; -4.108 ; pixelY[0] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.927      ;
; -4.104 ; pixelY[3] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 8.921      ;
; -4.094 ; pixelX[1] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.345      ; 8.905      ;
; -4.086 ; pixelY[4] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.343      ; 8.895      ;
; -4.085 ; pixelY[4] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.343      ; 8.894      ;
; -4.080 ; pixelX[4] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.899      ;
; -4.078 ; pixelX[4] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 8.921      ;
; -4.078 ; pixelY[1] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.897      ;
; -4.073 ; pixelX[4] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.892      ;
; -4.069 ; pixelX[2] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 8.890      ;
; -4.065 ; pixelY[4] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.884      ;
; -4.065 ; pixelY[1] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 8.906      ;
; -4.063 ; pixelX[2] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.882      ;
; -4.056 ; pixelY[4] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.875      ;
; -4.056 ; pixelX[2] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.875      ;
; -4.055 ; pixelY[1] ; redE[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.393      ; 8.914      ;
; -4.055 ; pixelX[3] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.377      ; 8.898      ;
; -4.045 ; pixelX[3] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.345      ; 8.856      ;
; -4.043 ; pixelY[4] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 8.860      ;
; -4.042 ; pixelX[1] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 8.863      ;
; -4.041 ; pixelY[1] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.393      ; 8.900      ;
; -4.035 ; pixelY[3] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 8.876      ;
; -4.030 ; pixelY[3] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.343      ; 8.839      ;
; -4.029 ; pixelY[3] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.343      ; 8.838      ;
; -4.029 ; pixelX[2] ; redE[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 8.890      ;
; -4.028 ; pixelY[0] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.343      ; 8.837      ;
; -4.015 ; pixelX[2] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 8.876      ;
; -4.013 ; pixelX[1] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.345      ; 8.824      ;
; -4.011 ; pixelX[4] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 8.872      ;
; -4.010 ; pixelY[2] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 8.827      ;
; -4.007 ; pixelY[2] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.393      ; 8.866      ;
; -4.005 ; pixelX[4] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 8.826      ;
; -4.001 ; pixelY[2] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 8.818      ;
; -4.000 ; pixelX[1] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 8.821      ;
; -3.999 ; pixelY[2] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.343      ; 8.808      ;
; -3.997 ; pixelX[1] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.816      ;
; -3.993 ; pixelY[3] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.812      ;
; -3.993 ; pixelX[3] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 8.814      ;
; -3.990 ; pixelX[1] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.809      ;
; -3.990 ; pixelY[0] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.809      ;
; -3.988 ; pixelX[3] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 8.849      ;
; -3.987 ; pixelY[3] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.351      ; 8.804      ;
; -3.984 ; pixelY[3] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.803      ;
; -3.982 ; pixelX[3] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.355      ; 8.803      ;
; -3.975 ; pixelX[1] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 8.836      ;
; -3.964 ; pixelX[3] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.345      ; 8.775      ;
; -3.963 ; pixelY[1] ; blueO[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; -0.111     ; 8.318      ;
; -3.960 ; pixelY[4] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.343      ; 8.769      ;
; -3.956 ; pixelX[4] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.775      ;
; -3.939 ; pixelX[2] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.758      ;
; -3.938 ; pixelY[4] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.353      ; 8.757      ;
; -3.909 ; pixelY[1] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 8.750      ;
+--------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15997.038 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.891      ;
; 15997.078 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.851      ;
; 15997.112 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.817      ;
; 15997.138 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.791      ;
; 15997.184 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.745      ;
; 15997.245 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.684      ;
; 15997.272 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.657      ;
; 15997.332 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.597      ;
; 15997.346 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.583      ;
; 15997.378 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.551      ;
; 15997.392 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.537      ;
; 15997.407 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.522      ;
; 15997.423 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.506      ;
; 15997.428 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.501      ;
; 15997.467 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.462      ;
; 15997.471 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.458      ;
; 15997.485 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.444      ;
; 15997.495 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.434      ;
; 15997.499 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.430      ;
; 15997.503 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.426      ;
; 15997.543 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.386      ;
; 15997.574 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.355      ;
; 15997.577 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.352      ;
; 15997.670 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.259      ;
; 15997.674 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.255      ;
; 15997.674 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.255      ;
; 15997.675 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.254      ;
; 15997.675 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.254      ;
; 15997.721 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.208      ;
; 15997.737 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.192      ;
; 15997.746 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.183      ;
; 15997.791 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.138      ;
; 15997.795 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.134      ;
; 15997.795 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.134      ;
; 15997.796 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.133      ;
; 15997.836 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.093      ;
; 15997.842 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.087      ;
; 15997.843 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.086      ;
; 15997.877 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.052      ;
; 15997.886 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.043      ;
; 15997.911 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.018      ;
; 15997.915 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.014      ;
; 15997.915 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.014      ;
; 15997.916 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.013      ;
; 15997.924 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.005      ;
; 15997.962 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.967      ;
; 15997.978 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.951      ;
; 15997.980 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.949      ;
; 15998.023 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.906      ;
; 15998.025 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.904      ;
; 15998.034 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.895      ;
; 15998.072 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.857      ;
; 15998.142 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.787      ;
; 15998.206 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.723      ;
; 15998.231 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.698      ;
; 15998.237 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.692      ;
; 15998.259 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.670      ;
; 15998.369 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.560      ;
; 15998.387 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.542      ;
; 15998.674 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.255      ;
; 15998.730 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.199      ;
; 15998.759 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.170      ;
; 15998.918 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.011      ;
; 15999.051 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 0.878      ;
; 15999.051 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 0.878      ;
; 15999.062 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 0.867      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; which_bit[3]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; which_bit[2]     ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; which_bit[1]     ; which_bit[1]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; which_bit[0]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.469 ; pixelX[7]        ; pixelX[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.478 ; which_bit[3]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.491 ; currentPixel[6]  ; readAddress[6]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; currentPixel[3]  ; readAddress[3]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; currentPixel[1]  ; readAddress[1]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; currentPixel[4]  ; readAddress[4]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.500 ; currentPixel[7]  ; readAddress[7]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.503 ; currentPixel[11] ; readAddress[11]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.556 ; which_bit[1]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.824      ;
; 0.556 ; which_bit[1]     ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.824      ;
; 0.666 ; currentPixel[5]  ; readAddress[5]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; currentPixel[2]  ; readAddress[2]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; currentPixel[0]  ; readAddress[0]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.675 ; currentPixel[12] ; readAddress[12]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.942      ;
; 0.677 ; currentPixel[9]  ; readAddress[9]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.944      ;
; 0.683 ; pixelYcount[3]   ; pixelYcount[3]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.952      ;
; 0.684 ; pixelYcount[1]   ; pixelYcount[1]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.953      ;
; 0.688 ; pixelYcount[2]   ; pixelYcount[2]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.957      ;
; 0.689 ; pixelYcount[4]   ; pixelYcount[4]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.691 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.270      ;
; 0.693 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.293      ;
; 0.704 ; pixelYcount[13]  ; pixelYcount[13]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; pixelYcount[5]   ; pixelYcount[5]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; vCurrent[13]     ; vCurrent[13]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; vCurrent[5]      ; vCurrent[5]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; hCurrent[3]      ; hCurrent[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; pixelYcount[11]  ; pixelYcount[11]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; vCurrent[11]     ; vCurrent[11]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; vCurrent[1]      ; vCurrent[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; hCurrent[13]     ; hCurrent[13]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; hCurrent[5]      ; hCurrent[5]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; pixelX[6]        ; pixelX[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; pixelYcount[15]  ; pixelYcount[15]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; pixelYcount[6]   ; pixelYcount[6]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; vCurrent[15]     ; vCurrent[15]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; hCurrent[11]     ; hCurrent[11]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; hCurrent[1]      ; hCurrent[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; pixelYcount[9]   ; pixelYcount[9]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; pixelYcount[7]   ; pixelYcount[7]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; vCurrent[9]      ; vCurrent[9]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; vCurrent[7]      ; vCurrent[7]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; hCurrent[15]     ; hCurrent[15]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; hCurrent[6]      ; hCurrent[6]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; vCurrent[2]      ; vCurrent[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; hCurrent[9]      ; hCurrent[9]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; hCurrent[7]      ; hCurrent[7]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.710 ; pixelYcount[14]  ; pixelYcount[14]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; pixelYcount[12]  ; pixelYcount[12]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; pixelYcount[10]  ; pixelYcount[10]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; vCurrent[14]     ; vCurrent[14]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; vCurrent[12]     ; vCurrent[12]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; vCurrent[8]      ; vCurrent[8]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; hCurrent[2]      ; hCurrent[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; pixelYcount[8]   ; pixelYcount[8]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; pixelYcount[0]   ; pixelYcount[0]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; hCurrent[14]     ; hCurrent[14]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; hCurrent[12]     ; hCurrent[12]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; hCurrent[8]      ; hCurrent[8]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; pixelY[6]        ; pixelY[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.719 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.319      ;
; 0.731 ; pixelY[5]        ; pixelY[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.732 ; vCurrent[0]      ; vCurrent[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.001      ;
; 0.733 ; hCurrent[0]      ; hCurrent[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.738 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.317      ;
; 0.740 ; pixelY[2]        ; pixelY[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.008      ;
; 0.755 ; which_bit[0]     ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.023      ;
; 0.755 ; which_bit[0]     ; which_bit[1]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.023      ;
; 0.757 ; pixelY[4]        ; pixelY[4]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.025      ;
; 0.759 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.361      ;
; 0.787 ; pixelX[1]        ; pixelX[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.055      ;
; 0.788 ; which_bit[2]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.056      ;
; 0.791 ; pixelX[2]        ; pixelX[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.059      ;
; 0.797 ; pixelX[4]        ; pixelX[4]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.065      ;
; 0.800 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.400      ;
; 0.801 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.403      ;
; 0.807 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.409      ;
; 0.827 ; vCurrent[10]     ; dataEnable                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.095      ;
; 0.830 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.409      ;
; 0.840 ; hCurrent[10]     ; hsync                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.108      ;
; 0.859 ; which_bit[2]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.127      ;
; 0.864 ; currentPixel[8]  ; readAddress[8]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.133      ;
; 0.871 ; pixelY[7]        ; pixelY[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.139      ;
; 0.877 ; pixelX[5]        ; pixelX[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.145      ;
; 0.891 ; which_bit[1]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.159      ;
; 0.904 ; currentPixel[10] ; readAddress[10]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.171      ;
; 0.906 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.488      ;
; 0.920 ; which_bit[0]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.188      ;
; 0.930 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.514      ;
; 0.932 ; pixelY[1]        ; pixelY[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.200      ;
; 0.942 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.526      ;
; 0.952 ; pixelY[0]        ; pixelY[0]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.220      ;
; 0.970 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.551      ;
; 0.973 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.554      ;
; 0.988 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.568      ;
; 0.991 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.592      ;
; 0.995 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.576      ;
+-------+------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.416 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.495 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.763      ;
; 0.496 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.764      ;
; 0.502 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.770      ;
; 0.525 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.793      ;
; 0.681 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.949      ;
; 0.718 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.986      ;
; 0.844 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.112      ;
; 0.919 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.187      ;
; 0.920 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.188      ;
; 0.922 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.190      ;
; 1.033 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.301      ;
; 1.065 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.333      ;
; 1.167 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.435      ;
; 1.183 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.451      ;
; 1.185 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.453      ;
; 1.186 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.454      ;
; 1.191 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.459      ;
; 1.201 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.469      ;
; 1.204 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.472      ;
; 1.209 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.477      ;
; 1.211 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.479      ;
; 1.213 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.481      ;
; 1.215 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.483      ;
; 1.226 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.494      ;
; 1.230 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.498      ;
; 1.251 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.519      ;
; 1.278 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.546      ;
; 1.294 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.562      ;
; 1.297 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.565      ;
; 1.302 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.570      ;
; 1.306 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.574      ;
; 1.307 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.575      ;
; 1.313 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.581      ;
; 1.324 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.592      ;
; 1.325 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.593      ;
; 1.326 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.594      ;
; 1.331 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.599      ;
; 1.416 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.684      ;
; 1.417 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.685      ;
; 1.424 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.692      ;
; 1.425 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.693      ;
; 1.463 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.731      ;
; 1.471 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.739      ;
; 1.478 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.746      ;
; 1.480 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.748      ;
; 1.486 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.754      ;
; 1.501 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.769      ;
; 1.502 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.770      ;
; 1.502 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.770      ;
; 1.506 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.774      ;
; 1.560 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.828      ;
; 1.587 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.855      ;
; 1.613 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.881      ;
; 1.618 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.886      ;
; 1.674 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.942      ;
; 1.704 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.972      ;
; 1.705 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.973      ;
; 1.705 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.973      ;
; 1.710 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.978      ;
; 1.716 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.984      ;
; 1.766 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.034      ;
; 1.796 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.064      ;
; 1.797 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.065      ;
; 1.797 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.065      ;
; 1.802 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.070      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dotClock'                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; dotClock ; Rise       ; dotClock                                                                                              ;
; 0.204  ; 0.434        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 0.205  ; 0.435        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 0.210  ; 0.440        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.211  ; 0.441        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.213  ; 0.443        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 0.214  ; 0.444        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 0.223  ; 0.453        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 0.223  ; 0.453        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 0.224  ; 0.454        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 0.224  ; 0.454        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.224  ; 0.454        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 0.224  ; 0.454        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.225  ; 0.455        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 0.225  ; 0.455        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 0.227  ; 0.457        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 0.228  ; 0.458        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 0.310  ; 0.540        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 0.312  ; 0.542        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 0.312  ; 0.542        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.312  ; 0.542        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.312  ; 0.542        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 0.313  ; 0.543        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 0.314  ; 0.544        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 0.314  ; 0.544        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 0.314  ; 0.544        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 0.315  ; 0.545        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 0.325  ; 0.555        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 0.326  ; 0.556        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.327  ; 0.557        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 0.328  ; 0.558        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.333  ; 0.563        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 0.335  ; 0.565        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a3|clk0                                              ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a2|clk0                                              ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a5|clk0                                              ;
; 0.403  ; 0.403        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a1|clk0                                              ;
; 0.403  ; 0.403        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a4|clk0                                              ;
; 0.403  ; 0.403        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a6|clk0                                              ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|o                                                                                      ;
; 0.405  ; 0.405        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a7|clk0                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|i                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|i                                                                                      ;
; 0.585  ; 0.585        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a7|clk0                                              ;
; 0.588  ; 0.588        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a1|clk0                                              ;
; 0.588  ; 0.588        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a5|clk0                                              ;
; 0.589  ; 0.589        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a4|clk0                                              ;
; 0.589  ; 0.589        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a6|clk0                                              ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|o                                                                                      ;
; 0.599  ; 0.599        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a2|clk0                                              ;
; 0.602  ; 0.602        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.608  ; 0.608        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a3|clk0                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[0]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[1]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[2]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[3]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[4]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[5]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[6]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[7]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 1.895 ; 2.111        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[2]                                                                                               ;
; 1.895 ; 2.111        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[3]                                                                                               ;
; 1.895 ; 2.111        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[4]                                                                                               ;
; 1.895 ; 2.111        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                               ;
; 1.900 ; 2.116        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                              ;
; 1.901 ; 2.117        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                              ;
; 1.901 ; 2.117        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                              ;
; 1.901 ; 2.117        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                              ;
; 1.902 ; 2.118        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                              ;
; 1.902 ; 2.118        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                              ;
; 1.902 ; 2.118        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                              ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                             ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]                                                                                             ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                             ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                               ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                               ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                               ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                               ;
; 1.910 ; 2.126        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                             ;
; 1.910 ; 2.126        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                             ;
; 1.910 ; 2.126        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                             ;
; 1.910 ; 2.126        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                             ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[1]                                                                                              ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]                                                                                              ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[1]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[2]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[3]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[4]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[5]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[6]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[7]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[0]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[1]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[2]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[3]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[4]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[5]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[6]                                                                                             ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[7]                                                                                             ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]                                                                                             ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[0]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[10]                                                                                       ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[11]                                                                                       ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[12]                                                                                       ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[13]                                                                                       ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[14]                                                                                       ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[15]                                                                                       ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[1]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[2]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[3]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[4]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[5]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[6]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[7]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[8]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[9]                                                                                        ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[0]                                                                                           ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[10]                                                                                          ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[11]                                                                                          ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[12]                                                                                          ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[13]                                                                                          ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[14]                                                                                          ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[15]                                                                                          ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[1]                                                                                           ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[2]                                                                                           ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[3]                                                                                           ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[4]                                                                                           ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[5]                                                                                           ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[6]                                                                                           ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[7]                                                                                           ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[8]                                                                                           ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[9]                                                                                           ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hsync                                                                                                 ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dataEnable                                                                                            ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[1]                                                                                               ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[0]                                                                                               ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[0]                                                                                           ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[11]                                                                                          ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[12]                                                                                          ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[13]                                                                                          ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[14]                                                                                          ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[15]                                                                                          ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[1]                                                                                           ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[2]                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.975 ; 19.975       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 20.008 ; 20.008       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.025 ; 20.025       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.965  ; 7999.965     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.965  ; 7999.965     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.033  ; 8000.033     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.033  ; 8000.033     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 8.735 ; 8.412 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 8.735 ; 8.412 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 9.786 ; 9.287 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 9.786 ; 9.287 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 8.414 ; 7.910 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 8.414 ; 7.910 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 5.512 ; 5.357 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 5.512 ; 5.357 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 9.122 ; 8.511 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 9.122 ; 8.511 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 8.608 ; 8.230 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 8.608 ; 8.230 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 8.508 ; 8.264 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 8.508 ; 8.264 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 6.214 ; 5.928 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 6.214 ; 5.928 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 3.991 ; 3.831 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 5.172 ; 4.910 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 5.172 ; 4.910 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 6.293 ; 5.848 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 6.293 ; 5.848 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 5.175 ; 4.940 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 5.175 ; 4.940 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 4.644 ; 4.487 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 4.644 ; 4.487 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 6.503 ; 6.183 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 6.503 ; 6.183 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 6.505 ; 6.066 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 6.505 ; 6.066 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 5.217 ; 5.037 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 5.217 ; 5.037 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 5.318 ; 5.035 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 5.318 ; 5.035 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 3.483 ; 3.324 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+------------------------------------------------+-----------+---------------+
; Clock                                          ; Slack     ; End Point TNS ;
+------------------------------------------------+-----------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.187     ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 15998.557 ; 0.000         ;
+------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.000   ; -25.730       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.966    ; 0.000         ;
; clock_50                                       ; 19.594   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.799 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+-------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.187 ; pixelX[3] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.417      ;
; 0.200 ; pixelX[4] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.404      ;
; 0.217 ; pixelX[3] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.387      ;
; 0.230 ; pixelX[4] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.374      ;
; 0.245 ; pixelX[4] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.138      ; 4.344      ;
; 0.246 ; pixelX[4] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.134      ; 4.339      ;
; 0.264 ; pixelY[1] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.144      ; 4.331      ;
; 0.273 ; pixelX[3] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 4.334      ;
; 0.281 ; pixelX[1] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.138      ; 4.308      ;
; 0.282 ; pixelX[1] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.134      ; 4.303      ;
; 0.286 ; pixelX[4] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 4.321      ;
; 0.296 ; pixelX[2] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.138      ; 4.293      ;
; 0.297 ; pixelY[1] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.133      ; 4.287      ;
; 0.297 ; pixelX[2] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.134      ; 4.288      ;
; 0.298 ; pixelX[1] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.306      ;
; 0.302 ; pixelY[2] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.144      ; 4.293      ;
; 0.306 ; pixelX[3] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.138      ; 4.283      ;
; 0.307 ; pixelX[3] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.134      ; 4.278      ;
; 0.310 ; pixelX[2] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.294      ;
; 0.314 ; pixelX[4] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.138      ; 4.275      ;
; 0.318 ; pixelX[4] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.134      ; 4.267      ;
; 0.319 ; pixelY[4] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.137      ; 4.269      ;
; 0.320 ; pixelY[4] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.133      ; 4.264      ;
; 0.321 ; pixelY[1] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.137      ; 4.267      ;
; 0.328 ; pixelX[1] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.276      ;
; 0.332 ; pixelY[0] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.137      ; 4.256      ;
; 0.333 ; pixelY[0] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.133      ; 4.251      ;
; 0.336 ; pixelY[1] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.144      ; 4.259      ;
; 0.336 ; pixelY[3] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.144      ; 4.259      ;
; 0.340 ; pixelX[2] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.264      ;
; 0.350 ; pixelX[1] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.138      ; 4.239      ;
; 0.354 ; pixelX[1] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.134      ; 4.231      ;
; 0.365 ; pixelX[2] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.138      ; 4.224      ;
; 0.369 ; pixelY[1] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.133      ; 4.215      ;
; 0.369 ; pixelX[2] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.134      ; 4.216      ;
; 0.372 ; pixelY[0] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.144      ; 4.223      ;
; 0.374 ; pixelY[2] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.144      ; 4.221      ;
; 0.375 ; pixelX[3] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.138      ; 4.214      ;
; 0.379 ; pixelX[3] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.134      ; 4.206      ;
; 0.384 ; pixelX[1] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 4.223      ;
; 0.386 ; pixelX[3] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.143      ; 4.208      ;
; 0.387 ; pixelX[3] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.143      ; 4.207      ;
; 0.388 ; pixelY[4] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.137      ; 4.200      ;
; 0.390 ; pixelY[1] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.137      ; 4.198      ;
; 0.392 ; pixelY[4] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.133      ; 4.192      ;
; 0.396 ; pixelX[2] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 4.211      ;
; 0.399 ; pixelX[4] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.143      ; 4.195      ;
; 0.400 ; pixelX[4] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.143      ; 4.194      ;
; 0.401 ; pixelY[0] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.137      ; 4.187      ;
; 0.405 ; pixelY[0] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.133      ; 4.179      ;
; 0.408 ; pixelY[3] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.144      ; 4.187      ;
; 0.415 ; pixelY[1] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.152      ; 4.188      ;
; 0.436 ; pixelX[3] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 4.171      ;
; 0.442 ; pixelY[4] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.144      ; 4.153      ;
; 0.444 ; pixelY[1] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.144      ; 4.151      ;
; 0.444 ; pixelY[0] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.144      ; 4.151      ;
; 0.445 ; pixelY[1] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.152      ; 4.158      ;
; 0.446 ; pixelX[3] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.158      ;
; 0.449 ; pixelX[4] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 4.158      ;
; 0.452 ; pixelY[0] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.152      ; 4.151      ;
; 0.459 ; pixelX[4] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.145      ;
; 0.466 ; pixelY[3] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.133      ; 4.118      ;
; 0.470 ; pixelX[4] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.145      ; 4.126      ;
; 0.477 ; pixelX[2] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.145      ; 4.119      ;
; 0.481 ; pixelY[1] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.133      ; 4.103      ;
; 0.482 ; pixelY[0] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.152      ; 4.121      ;
; 0.484 ; pixelY[1] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.155      ; 4.122      ;
; 0.490 ; pixelY[3] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.137      ; 4.098      ;
; 0.490 ; pixelY[1] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.155      ; 4.116      ;
; 0.492 ; pixelY[2] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.133      ; 4.092      ;
; 0.495 ; pixelX[1] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.145      ; 4.101      ;
; 0.496 ; pixelY[1] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.137      ; 4.092      ;
; 0.497 ; pixelX[1] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.143      ; 4.097      ;
; 0.498 ; pixelX[1] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.143      ; 4.096      ;
; 0.504 ; pixelY[2] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.133      ; 4.080      ;
; 0.505 ; pixelX[2] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.143      ; 4.089      ;
; 0.508 ; pixelX[2] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 4.099      ;
; 0.509 ; pixelX[4] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.138      ; 4.080      ;
; 0.510 ; pixelX[2] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.143      ; 4.084      ;
; 0.512 ; pixelY[4] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.152      ; 4.091      ;
; 0.514 ; pixelY[4] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.144      ; 4.081      ;
; 0.522 ; pixelY[1] ; blueO[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; -0.059     ; 3.870      ;
; 0.526 ; pixelY[3] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.133      ; 4.058      ;
; 0.528 ; pixelY[2] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.137      ; 4.060      ;
; 0.538 ; pixelY[0] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.155      ; 4.068      ;
; 0.542 ; pixelY[4] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.152      ; 4.061      ;
; 0.542 ; pixelX[4] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.145      ; 4.054      ;
; 0.545 ; pixelX[1] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.138      ; 4.044      ;
; 0.547 ; pixelX[1] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 4.060      ;
; 0.549 ; pixelX[2] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.145      ; 4.047      ;
; 0.552 ; pixelY[0] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.144      ; 4.043      ;
; 0.557 ; pixelX[1] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.047      ;
; 0.558 ; pixelY[2] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.155      ; 4.048      ;
; 0.559 ; pixelY[3] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.137      ; 4.029      ;
; 0.560 ; pixelX[2] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.138      ; 4.029      ;
; 0.564 ; pixelY[2] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.155      ; 4.042      ;
; 0.566 ; pixelX[3] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.145      ; 4.030      ;
; 0.567 ; pixelX[1] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.145      ; 4.029      ;
; 0.569 ; pixelX[2] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.035      ;
; 0.570 ; pixelX[3] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.138      ; 4.019      ;
+-------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15998.557 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.393      ;
; 15998.560 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.390      ;
; 15998.655 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.295      ;
; 15998.662 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.288      ;
; 15998.690 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.260      ;
; 15998.695 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.255      ;
; 15998.701 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.249      ;
; 15998.714 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.236      ;
; 15998.718 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.232      ;
; 15998.749 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.201      ;
; 15998.766 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.184      ;
; 15998.770 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.180      ;
; 15998.773 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.177      ;
; 15998.778 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.172      ;
; 15998.793 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.157      ;
; 15998.794 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.156      ;
; 15998.796 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.154      ;
; 15998.816 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.134      ;
; 15998.823 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.127      ;
; 15998.852 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.098      ;
; 15998.855 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.095      ;
; 15998.875 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.075      ;
; 15998.920 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.030      ;
; 15998.924 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.026      ;
; 15998.924 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.026      ;
; 15998.925 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.025      ;
; 15998.926 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.024      ;
; 15998.927 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.023      ;
; 15998.935 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.015      ;
; 15998.945 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.005      ;
; 15998.953 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.997      ;
; 15998.978 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.972      ;
; 15998.983 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.967      ;
; 15998.996 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.954      ;
; 15999.000 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.950      ;
; 15999.001 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.949      ;
; 15999.002 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.948      ;
; 15999.005 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.945      ;
; 15999.008 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.942      ;
; 15999.016 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.934      ;
; 15999.025 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.925      ;
; 15999.028 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.922      ;
; 15999.029 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.921      ;
; 15999.030 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.920      ;
; 15999.031 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.919      ;
; 15999.035 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.915      ;
; 15999.047 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.903      ;
; 15999.070 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.880      ;
; 15999.072 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.878      ;
; 15999.074 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.876      ;
; 15999.088 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.862      ;
; 15999.107 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.843      ;
; 15999.128 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.822      ;
; 15999.138 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.812      ;
; 15999.165 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.785      ;
; 15999.183 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.767      ;
; 15999.184 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.766      ;
; 15999.198 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.752      ;
; 15999.255 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.695      ;
; 15999.339 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.611      ;
; 15999.387 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.563      ;
; 15999.392 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.558      ;
; 15999.481 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.469      ;
; 15999.537 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.413      ;
; 15999.548 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.402      ;
; 15999.549 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.401      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.187 ; which_bit[3]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; which_bit[2]     ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; which_bit[1]     ; which_bit[1]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; which_bit[0]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; which_bit[3]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.204 ; currentPixel[6]  ; readAddress[6]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; currentPixel[3]  ; readAddress[3]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; pixelX[7]        ; pixelX[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; currentPixel[1]  ; readAddress[1]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; currentPixel[4]  ; readAddress[4]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.210 ; currentPixel[7]  ; readAddress[7]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; currentPixel[11] ; readAddress[11]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.250 ; which_bit[1]     ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.370      ;
; 0.255 ; which_bit[1]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.277 ; currentPixel[5]  ; readAddress[5]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; currentPixel[2]  ; readAddress[2]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; currentPixel[0]  ; readAddress[0]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.282 ; currentPixel[12] ; readAddress[12]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.285 ; currentPixel[9]  ; readAddress[9]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.292 ; pixelYcount[3]   ; pixelYcount[3]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; pixelYcount[1]   ; pixelYcount[1]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; pixelYcount[2]   ; pixelYcount[2]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; pixelYcount[4]   ; pixelYcount[4]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.299 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.595      ;
; 0.300 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.584      ;
; 0.303 ; pixelYcount[15]  ; pixelYcount[15]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; vCurrent[15]     ; vCurrent[15]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; pixelX[6]        ; pixelX[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[13]  ; pixelYcount[13]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[11]  ; pixelYcount[11]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[5]   ; pixelYcount[5]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[0]   ; pixelYcount[0]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[13]     ; vCurrent[13]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[11]     ; vCurrent[11]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[5]      ; vCurrent[5]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[1]      ; vCurrent[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; hCurrent[15]     ; hCurrent[15]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; pixelYcount[9]   ; pixelYcount[9]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pixelYcount[7]   ; pixelYcount[7]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pixelYcount[6]   ; pixelYcount[6]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vCurrent[9]      ; vCurrent[9]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vCurrent[7]      ; vCurrent[7]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vCurrent[2]      ; vCurrent[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; hCurrent[13]     ; hCurrent[13]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[11]     ; hCurrent[11]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[5]      ; hCurrent[5]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[3]      ; hCurrent[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[1]      ; hCurrent[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; pixelYcount[14]  ; pixelYcount[14]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; pixelYcount[8]   ; pixelYcount[8]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vCurrent[14]     ; vCurrent[14]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vCurrent[8]      ; vCurrent[8]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; hCurrent[9]      ; hCurrent[9]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[7]      ; hCurrent[7]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[6]      ; hCurrent[6]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[2]      ; hCurrent[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; pixelYcount[12]  ; pixelYcount[12]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; pixelYcount[10]  ; pixelYcount[10]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; pixelY[6]        ; pixelY[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vCurrent[12]     ; vCurrent[12]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; hCurrent[14]     ; hCurrent[14]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; hCurrent[8]      ; hCurrent[8]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; hCurrent[12]     ; hCurrent[12]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.606      ;
; 0.315 ; vCurrent[0]      ; vCurrent[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; hCurrent[0]      ; hCurrent[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; pixelY[5]        ; pixelY[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.323 ; pixelY[2]        ; pixelY[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.608      ;
; 0.331 ; which_bit[0]     ; which_bit[1]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; which_bit[0]     ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; pixelY[4]        ; pixelY[4]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.453      ;
; 0.342 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.640      ;
; 0.344 ; pixelX[1]        ; pixelX[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.347 ; which_bit[2]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.467      ;
; 0.348 ; pixelX[2]        ; pixelX[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.469      ;
; 0.350 ; currentPixel[8]  ; readAddress[8]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.472      ;
; 0.353 ; pixelX[4]        ; pixelX[4]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.474      ;
; 0.356 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.654      ;
; 0.358 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.654      ;
; 0.359 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.657      ;
; 0.359 ; vCurrent[10]     ; dataEnable                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.479      ;
; 0.365 ; pixelY[7]        ; pixelY[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.485      ;
; 0.368 ; currentPixel[10] ; readAddress[10]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.371 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.655      ;
; 0.373 ; pixelX[5]        ; pixelX[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.381 ; which_bit[0]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.501      ;
; 0.387 ; which_bit[2]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.507      ;
; 0.391 ; hCurrent[10]     ; hsync                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.511      ;
; 0.403 ; pixelY[1]        ; pixelY[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.523      ;
; 0.404 ; which_bit[1]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.524      ;
; 0.408 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.697      ;
; 0.415 ; pixelY[0]        ; pixelY[0]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.535      ;
; 0.420 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.711      ;
; 0.425 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.716      ;
; 0.441 ; pixelYcount[3]   ; pixelYcount[4]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; pixelYcount[1]   ; pixelYcount[2]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.445 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.741      ;
; 0.446 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.732      ;
; 0.449 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.735      ;
+-------+------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.193 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.222 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.343      ;
; 0.223 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.344      ;
; 0.225 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.346      ;
; 0.228 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.349      ;
; 0.283 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.404      ;
; 0.310 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.351 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.472      ;
; 0.379 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.500      ;
; 0.383 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.504      ;
; 0.384 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.505      ;
; 0.462 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.583      ;
; 0.469 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.504 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.625      ;
; 0.506 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.507 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.511 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.632      ;
; 0.518 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.639      ;
; 0.520 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.525 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.534 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.536 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.539 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.660      ;
; 0.539 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.660      ;
; 0.543 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.664      ;
; 0.543 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.664      ;
; 0.566 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.571 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.692      ;
; 0.574 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.695      ;
; 0.575 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.696      ;
; 0.581 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.702      ;
; 0.584 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.705      ;
; 0.586 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.707      ;
; 0.592 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.713      ;
; 0.606 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.727      ;
; 0.607 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.728      ;
; 0.611 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.732      ;
; 0.613 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.734      ;
; 0.641 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.762      ;
; 0.648 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.769      ;
; 0.652 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.773      ;
; 0.653 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.774      ;
; 0.657 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.778      ;
; 0.660 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.781      ;
; 0.671 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.792      ;
; 0.672 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.793      ;
; 0.675 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.796      ;
; 0.677 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.798      ;
; 0.680 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.801      ;
; 0.697 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.818      ;
; 0.707 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.828      ;
; 0.744 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.865      ;
; 0.745 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.866      ;
; 0.751 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.872      ;
; 0.764 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.885      ;
; 0.783 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.904      ;
; 0.783 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.904      ;
; 0.784 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.905      ;
; 0.788 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.909      ;
; 0.819 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.940      ;
; 0.825 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.946      ;
; 0.826 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.947      ;
; 0.826 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.947      ;
; 0.830 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.951      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dotClock'                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; dotClock ; Rise       ; dotClock                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -0.364 ; -0.134       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -0.363 ; -0.133       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -0.362 ; -0.132       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.361 ; -0.131       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.361 ; -0.131       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -0.360 ; -0.130       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -0.360 ; -0.130       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -0.359 ; -0.129       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -0.358 ; -0.128       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -0.358 ; -0.128       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -0.358 ; -0.128       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -0.357 ; -0.127       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -0.357 ; -0.127       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; -0.357 ; -0.127       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -0.352 ; -0.122       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -0.350 ; -0.120       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -0.123 ; -0.123       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a2|clk0                                              ;
; -0.121 ; -0.121       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; -0.120 ; -0.120       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a7|clk0                                              ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a1|clk0                                              ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a4|clk0                                              ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a5|clk0                                              ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a6|clk0                                              ;
; -0.110 ; -0.110       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a3|clk0                                              ;
; -0.051 ; -0.051       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|o                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|i                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|i                                                                                      ;
; 0.890  ; 1.120        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 0.890  ; 1.120        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 0.896  ; 1.126        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 0.896  ; 1.126        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 0.897  ; 1.127        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 0.897  ; 1.127        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 0.897  ; 1.127        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.897  ; 1.127        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 0.897  ; 1.127        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 0.897  ; 1.127        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.899  ; 1.129        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 0.900  ; 1.130        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.900  ; 1.130        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 0.901  ; 1.131        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.902  ; 1.132        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 0.903  ; 1.133        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 1.051  ; 1.051        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|o                                                                                      ;
; 1.108  ; 1.108        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a3|clk0                                              ;
; 1.114  ; 1.114        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a5|clk0                                              ;
; 1.114  ; 1.114        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a6|clk0                                              ;
; 1.115  ; 1.115        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a4|clk0                                              ;
; 1.116  ; 1.116        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a1|clk0                                              ;
; 1.117  ; 1.117        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a7|clk0                                              ;
; 1.118  ; 1.118        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 1.120  ; 1.120        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a2|clk0                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 1.966 ; 2.196        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[3]                          ;
; 1.966 ; 2.196        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[0]                          ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[4]                          ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[5]                          ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[2]                          ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[6]                          ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[7]                          ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 1.970 ; 2.200        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[1]                          ;
; 1.970 ; 2.200        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 2.000 ; 2.184        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[2]                                                                                               ;
; 2.000 ; 2.184        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[3]                                                                                               ;
; 2.000 ; 2.184        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[4]                                                                                               ;
; 2.000 ; 2.184        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                               ;
; 2.000 ; 2.184        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                               ;
; 2.000 ; 2.184        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                               ;
; 2.000 ; 2.184        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                               ;
; 2.000 ; 2.184        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                               ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                              ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                              ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                              ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                             ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]                                                                                             ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                             ;
; 2.003 ; 2.187        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                              ;
; 2.003 ; 2.187        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                              ;
; 2.003 ; 2.187        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                              ;
; 2.003 ; 2.187        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                              ;
; 2.003 ; 2.187        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                             ;
; 2.003 ; 2.187        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                             ;
; 2.003 ; 2.187        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                             ;
; 2.003 ; 2.187        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dataEnable                                                                                            ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[1]                                                                                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[0]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[10]                                                                                          ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[11]                                                                                          ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[12]                                                                                          ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[13]                                                                                          ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[14]                                                                                          ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[15]                                                                                          ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[1]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[2]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[3]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[4]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[5]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[6]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[7]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[8]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[9]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hsync                                                                                                 ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[0]                                                                                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[1]                                                                                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[2]                                                                                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[3]                                                                                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[4]                                                                                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[5]                                                                                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[6]                                                                                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[7]                                                                                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[0]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[11]                                                                                          ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[12]                                                                                          ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[13]                                                                                          ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[14]                                                                                          ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[15]                                                                                          ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[1]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[2]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[5]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[7]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[8]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[9]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vsync                                                                                                 ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[10]                                                                                      ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[11]                                                                                      ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[12]                                                                                      ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[7]                                                                                       ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[8]                                                                                       ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[9]                                                                                       ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]                                                                                       ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]                                                                                       ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                       ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[7]                                                                                        ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                        ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[1]                                                                                               ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[0]                                                                                               ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[10]                                                                                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[3]                                                                                           ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[4]                                                                                           ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[6]                                                                                           ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[0]                                                                                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[1]                                                                                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[2]                                                                                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[3]                                                                                          ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[0]                                                                                              ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.620 ; 19.620       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 19.622 ; 19.622       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.380 ; 20.380       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.799  ; 8000.015     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.799  ; 8000.015     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.799  ; 8000.015     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.799  ; 8000.015     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.799  ; 8000.015     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.799  ; 8000.015     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.799  ; 8000.015     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.799  ; 8000.015     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.799  ; 8000.015     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 7999.999  ; 7999.999     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.999  ; 7999.999     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 8000.001  ; 8000.001     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.001  ; 8000.001     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 8000.021  ; 8000.021     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.021  ; 8000.021     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.021  ; 8000.021     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.021  ; 8000.021     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.021  ; 8000.021     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.021  ; 8000.021     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.021  ; 8000.021     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.021  ; 8000.021     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.021  ; 8000.021     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 4.052 ; 4.229 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 4.052 ; 4.229 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 4.523 ; 4.698 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 4.523 ; 4.698 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 3.836 ; 4.109 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 3.836 ; 4.109 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.677 ; 2.753 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.677 ; 2.753 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 4.117 ; 4.438 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 4.117 ; 4.438 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 4.050 ; 4.218 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 4.050 ; 4.218 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 3.989 ; 4.080 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 3.989 ; 4.080 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 2.940 ; 3.062 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 2.940 ; 3.062 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 2.057 ; 2.030 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 2.419 ; 2.516 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 2.419 ; 2.516 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 2.877 ; 3.070 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 2.877 ; 3.070 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 2.425 ; 2.556 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 2.425 ; 2.556 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.218 ; 2.272 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.218 ; 2.272 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 3.042 ; 3.296 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 3.042 ; 3.296 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 2.990 ; 3.201 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 2.990 ; 3.201 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 2.458 ; 2.611 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 2.458 ; 2.611 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 2.470 ; 2.570 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 2.470 ; 2.570 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 1.801 ; 1.773 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -5.494    ; 0.187 ; N/A      ; N/A     ; -3.201              ;
;  clock_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 19.594              ;
;  dotClock                                       ; N/A       ; N/A   ; N/A      ; N/A     ; -3.201              ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -5.494    ; 0.187 ; N/A      ; N/A     ; 0.263               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; 15996.714 ; 0.193 ; N/A      ; N/A     ; 7999.715            ;
; Design-wide TNS                                 ; -275.376  ; 0.0   ; 0.0      ; 0.0     ; -54.216             ;
;  clock_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  dotClock                                       ; N/A       ; N/A   ; N/A      ; N/A     ; -54.216             ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -275.376  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 9.208  ; 9.047  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 9.208  ; 9.047  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 10.347 ; 10.099 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 10.347 ; 10.099 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 8.874  ; 8.704  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 8.874  ; 8.704  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 5.867  ; 5.836  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 5.867  ; 5.836  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 9.551  ; 9.368  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 9.551  ; 9.368  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 9.127  ; 8.962  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 9.127  ; 8.962  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 8.968  ; 8.905  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 8.968  ; 8.905  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 6.568  ; 6.481  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 6.568  ; 6.481  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.305  ; 4.198  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 2.419 ; 2.516 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 2.419 ; 2.516 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 2.877 ; 3.070 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 2.877 ; 3.070 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 2.425 ; 2.556 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 2.425 ; 2.556 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.218 ; 2.272 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.218 ; 2.272 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 3.042 ; 3.296 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 3.042 ; 3.296 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 2.990 ; 3.201 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 2.990 ; 3.201 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 2.458 ; 2.611 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 2.458 ; 2.611 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 2.470 ; 2.570 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 2.470 ; 2.570 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 1.801 ; 1.773 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pairECLK      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE2        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE1        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE0        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairOCLK      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO2        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO1        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO0        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE2(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE1(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE0(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO2(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO1(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO0(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dotData                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotLatch                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotReg[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotReg[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotReg[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotEnable               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dotClock                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 40241    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 99       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 40241    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 99       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 129   ; 129  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Sun Oct 25 15:58:07 2015
Info: Command: quartus_sta LCD_DMD_driver -c LCD_DMD_driver
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LCD_DMD_driver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clock_50 clock_50
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 224 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 400 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[1]} {u1|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dotClock dotClock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.494            -275.376 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 15996.714               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.464               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -54.216 dotClock 
    Info (332119):     0.263               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.934               0.000 clock_50 
    Info (332119):  7999.719               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.884            -234.544 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 15997.038               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.416               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -54.216 dotClock 
    Info (332119):     0.263               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.943               0.000 clock_50 
    Info (332119):  7999.715               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 15998.557               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -25.730 dotClock 
    Info (332119):     1.966               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.594               0.000 clock_50 
    Info (332119):  7999.799               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 485 megabytes
    Info: Processing ended: Sun Oct 25 15:58:09 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


