#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Fri Mar 22 13:07:56 2019
# Process ID: 20956
# Current directory: /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.runs/lab2_simple_arm_gray_ip_0_0_synth_1
# Command line: vivado -log lab2_simple_arm_gray_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_simple_arm_gray_ip_0_0.tcl
# Log file: /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.runs/lab2_simple_arm_gray_ip_0_0_synth_1/lab2_simple_arm_gray_ip_0_0.vds
# Journal file: /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.runs/lab2_simple_arm_gray_ip_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source lab2_simple_arm_gray_ip_0_0.tcl -notrace
Command: synth_design -top lab2_simple_arm_gray_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20965 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1257.496 ; gain = 81.812 ; free physical = 1473 ; free virtual = 7999
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2_simple_arm_gray_ip_0_0' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_gray_ip_0_0/synth/lab2_simple_arm_gray_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'gray_ip_v1_0' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/329b/hdl/gray_ip_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gray_ip_v1_0_S_AXI' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/329b/hdl/gray_ip_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/329b/hdl/gray_ip_v1_0_S_AXI.v:361]
INFO: [Synth 8-6157] synthesizing module 'gray_user_logic' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/329b/src/gray_user_logic.v:1]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
	Parameter distance bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GrayCounter_Pulse' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/329b/src/GrayCounter_Nbit_Pulse.v:6]
	Parameter distance bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GrayCounter_Pulse' (1#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/329b/src/GrayCounter_Nbit_Pulse.v:6]
INFO: [Synth 8-6157] synthesizing module 'gray_Nbits' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/329b/src/GrayCounter_Nbits.v:7]
	Parameter N bound to: 8 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
	Parameter Zeros bound to: 9'b000000000 
INFO: [Synth 8-6155] done synthesizing module 'gray_Nbits' (2#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/329b/src/GrayCounter_Nbits.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gray_user_logic' (3#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/329b/src/gray_user_logic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gray_ip_v1_0_S_AXI' (4#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/329b/hdl/gray_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_ip_v1_0' (5#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/329b/hdl/gray_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab2_simple_arm_gray_ip_0_0' (6#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_gray_ip_0_0/synth/lab2_simple_arm_gray_ip_0_0.v:56]
WARNING: [Synth 8-3331] design gray_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design gray_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design gray_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design gray_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design gray_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design gray_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1302.121 ; gain = 126.438 ; free physical = 1482 ; free virtual = 8008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1302.121 ; gain = 126.438 ; free physical = 1481 ; free virtual = 8008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1302.121 ; gain = 126.438 ; free physical = 1481 ; free virtual = 8008
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1639.137 ; gain = 1.000 ; free physical = 1230 ; free virtual = 7756
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1196 ; free virtual = 7722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1196 ; free virtual = 7722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1196 ; free virtual = 7722
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pulse" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "toggle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gray_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1178 ; free virtual = 7705
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               32 Bit    Registers := 5     
	               27 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GrayCounter_Pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_Nbits 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gray_user_logic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module gray_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/pulse" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "inst/gray_ip_v1_0_S_AXI_inst/U1/graycounter_inst/toggle" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design lab2_simple_arm_gray_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design lab2_simple_arm_gray_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design lab2_simple_arm_gray_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design lab2_simple_arm_gray_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design lab2_simple_arm_gray_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design lab2_simple_arm_gray_ip_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[8]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[8]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[9]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[9]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[10]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[10]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[11]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[11]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[12]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[12]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[13]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[13]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[14]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[14]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[15]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[15]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[16]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[16]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[17]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[17]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[18]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[18]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[19]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[19]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[20]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[20]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[21]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[21]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[22]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[22]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[23]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[23]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[24]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[24]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[25]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[25]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[26]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[26]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[27]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[27]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[28]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[28]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[29]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[29]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[30]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[30]' (FDR) to 'inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/gray_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gray_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/gray_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/gray_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gray_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gray_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module lab2_simple_arm_gray_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gray_ip_v1_0_S_AXI_inst/slv_reg2_reg[31]) is unused and will be removed from module lab2_simple_arm_gray_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[31]) is unused and will be removed from module lab2_simple_arm_gray_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gray_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module lab2_simple_arm_gray_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gray_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module lab2_simple_arm_gray_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gray_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module lab2_simple_arm_gray_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gray_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module lab2_simple_arm_gray_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gray_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module lab2_simple_arm_gray_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1163 ; free virtual = 7691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1016 ; free virtual = 7544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1016 ; free virtual = 7543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1014 ; free virtual = 7541
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1014 ; free virtual = 7541
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1014 ; free virtual = 7541
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1014 ; free virtual = 7541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1014 ; free virtual = 7541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1014 ; free virtual = 7541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1014 ; free virtual = 7541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |     4|
|4     |LUT3   |    30|
|5     |LUT4   |    79|
|6     |LUT5   |     9|
|7     |LUT6   |    19|
|8     |FDCE   |    25|
|9     |FDPE   |    12|
|10    |FDRE   |   129|
|11    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   319|
|2     |  inst                      |gray_ip_v1_0       |   319|
|3     |    gray_ip_v1_0_S_AXI_inst |gray_ip_v1_0_S_AXI |   319|
|4     |      U1                    |gray_user_logic    |   111|
|5     |        graycounter_inst    |gray_Nbits         |    19|
|6     |        pulse_inst          |GrayCounter_Pulse  |    70|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1639.137 ; gain = 463.453 ; free physical = 1014 ; free virtual = 7541
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1639.137 ; gain = 126.438 ; free physical = 1071 ; free virtual = 7598
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1639.145 ; gain = 463.453 ; free physical = 1071 ; free virtual = 7598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1639.145 ; gain = 475.102 ; free physical = 1061 ; free virtual = 7589
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.runs/lab2_simple_arm_gray_ip_0_0_synth_1/lab2_simple_arm_gray_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_gray_ip_0_0/lab2_simple_arm_gray_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_customIP_grey/lab3_customIP.runs/lab2_simple_arm_gray_ip_0_0_synth_1/lab2_simple_arm_gray_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab2_simple_arm_gray_ip_0_0_utilization_synth.rpt -pb lab2_simple_arm_gray_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1663.148 ; gain = 0.000 ; free physical = 1059 ; free virtual = 7590
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 13:08:52 2019...
