// Seed: 2748212268
module module_0 (
    output wand  id_0,
    output tri   id_1,
    input  tri   id_2,
    output wire  id_3,
    output uwire id_4,
    input  wire  id_5,
    input  tri1  id_6,
    output tri0  id_7,
    input  wire  id_8,
    output tri   id_9,
    input  tri0  id_10,
    input  tri   id_11,
    output uwire id_12,
    input  tri1  id_13,
    input  wor   id_14,
    input  wor   id_15,
    output tri   id_16,
    input  uwire id_17,
    output tri0  id_18,
    input  wor   id_19,
    output tri1  id_20
);
  assign id_3 = 1;
  assign id_7 = id_13;
  id_22(
      .id_0(1 == 1), .id_1(1'b0), .id_2(1), .id_3(1), .id_4(id_17), .id_5(1)
  );
  always @(posedge 1) id_12 = 1;
  assign id_9 = id_10;
  wire id_23;
  wire id_24;
  wire id_25;
  assign module_1.type_2 = 0;
  wire id_26;
endmodule
module module_0 (
    output supply0 id_0,
    output tri1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri id_7,
    output tri1 id_8,
    output uwire id_9,
    input supply1 id_10,
    input tri0 id_11,
    output supply0 id_12
    , id_18,
    output wire module_1,
    input tri1 id_14,
    input wand id_15,
    output uwire id_16
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_14,
      id_12,
      id_1,
      id_5,
      id_14,
      id_12,
      id_14,
      id_16,
      id_7,
      id_15,
      id_3,
      id_5,
      id_15,
      id_14,
      id_2,
      id_7,
      id_16,
      id_15,
      id_12
  );
endmodule
