Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Sat Feb 25 11:15:58 2023


Cell Usage:
GTP_DFF                     144 uses
GTP_DFF_E                   145 uses
GTP_DFF_R                    15 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                     65 uses
GTP_LUT3                     73 uses
GTP_LUT4                      9 uses
GTP_LUT5                     19 uses
GTP_LUT5CARRY                 6 uses
GTP_LUT5M                    68 uses

I/O ports: 2
GTP_INBUF                   1 use
GTP_OUTBUF                  1 use

Mapping Summary:
Total LUTs: 243 of 17536 (1.39%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 243
Total Registers: 304 of 26304 (1.16%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 2 of 240 (0.83%)


Number of unique control sets : 4
  CLK(clk)                                         : 144
  CLK(nt_sys_clk), CE(N54)                         : 145
  CLK(nt_sys_clk), R(N54)                          : 7
  CLK(clk), R(u_p.N212)                            : 8


Number of DFF:CE Signals : 1
  N54(from GTP_LUT3:Z)                             : 145

Number of DFF:CLK Signals : 2
  clk(from GTP_DFF_E:Q)                            : 152
  nt_sys_clk(from GTP_INBUF:O)                     : 152

Number of DFF:RS Signals : 2
  N54(from GTP_LUT3:Z)                             : 7
  u_p.N212(from GTP_LUT5:Z)                        : 8

Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PresentFpga          | 243     | 304     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_p                | 217     | 152     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               152           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     342.349 MHz         20.000          2.921         17.079
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.079       0.000              0            160
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.021       0.000              0            160
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            152
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter[0]/CLK (GTP_DFF_R)
Endpoint    : counter[0]/R (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=152)      2.811       4.022         nt_sys_clk       
                                                                           r       counter[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       4.347 r       counter[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.563       4.910         counter[0]       
                                                                                   N4_mux4_4/I2 (GTP_LUT5)
                                   td                    0.272       5.182 r       N4_mux4_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       5.589         _N9              
                                                                                   N54/I2 (GTP_LUT3)
                                   td                    0.164       5.753 r       N54/Z (GTP_LUT3) 
                                   net (fanout=152)      0.849       6.602         N54              
                                                                           r       counter[0]/R (GTP_DFF_R)

 Data arrival time                                                   6.602         Logic Levels: 2  
                                                                                   Logic: 0.761ns(29.496%), Route: 1.819ns(70.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=152)      2.811      24.022         nt_sys_clk       
                                                                           r       counter[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.291      23.681                          

 Data required time                                                 23.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.681                          
 Data arrival time                                                   6.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.079                          
====================================================================================================

====================================================================================================

Startpoint  : counter[0]/CLK (GTP_DFF_R)
Endpoint    : counter[1]/R (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=152)      2.811       4.022         nt_sys_clk       
                                                                           r       counter[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       4.347 r       counter[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.563       4.910         counter[0]       
                                                                                   N4_mux4_4/I2 (GTP_LUT5)
                                   td                    0.272       5.182 r       N4_mux4_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       5.589         _N9              
                                                                                   N54/I2 (GTP_LUT3)
                                   td                    0.164       5.753 r       N54/Z (GTP_LUT3) 
                                   net (fanout=152)      0.849       6.602         N54              
                                                                           r       counter[1]/R (GTP_DFF_R)

 Data arrival time                                                   6.602         Logic Levels: 2  
                                                                                   Logic: 0.761ns(29.496%), Route: 1.819ns(70.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=152)      2.811      24.022         nt_sys_clk       
                                                                           r       counter[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.291      23.681                          

 Data required time                                                 23.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.681                          
 Data arrival time                                                   6.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.079                          
====================================================================================================

====================================================================================================

Startpoint  : counter[0]/CLK (GTP_DFF_R)
Endpoint    : counter[2]/R (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=152)      2.811       4.022         nt_sys_clk       
                                                                           r       counter[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       4.347 r       counter[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.563       4.910         counter[0]       
                                                                                   N4_mux4_4/I2 (GTP_LUT5)
                                   td                    0.272       5.182 r       N4_mux4_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       5.589         _N9              
                                                                                   N54/I2 (GTP_LUT3)
                                   td                    0.164       5.753 r       N54/Z (GTP_LUT3) 
                                   net (fanout=152)      0.849       6.602         N54              
                                                                           r       counter[2]/R (GTP_DFF_R)

 Data arrival time                                                   6.602         Logic Levels: 2  
                                                                                   Logic: 0.761ns(29.496%), Route: 1.819ns(70.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=152)      2.811      24.022         nt_sys_clk       
                                                                           r       counter[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.291      23.681                          

 Data required time                                                 23.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.681                          
 Data arrival time                                                   6.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.079                          
====================================================================================================

====================================================================================================

Startpoint  : counter[0]/CLK (GTP_DFF_R)
Endpoint    : counter[0]/D (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=152)      2.811       4.022         nt_sys_clk       
                                                                           r       counter[0]/CLK (GTP_DFF_R)

                                   tco                   0.317       4.339 f       counter[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.563       4.902         counter[0]       
                                                                                   counter[6:0]_inv/I0 (GTP_LUT1)
                                   td                    0.164       5.066 r       counter[6:0]_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.066         counter[0]_inv   
                                                                           r       counter[0]/D (GTP_DFF_R)

 Data arrival time                                                   5.066         Logic Levels: 1  
                                                                                   Logic: 0.481ns(46.073%), Route: 0.563ns(53.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=152)      2.811       4.022         nt_sys_clk       
                                                                           r       counter[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.023       4.045                          

 Data required time                                                  4.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.045                          
 Data arrival time                                                   5.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.021                          
====================================================================================================

====================================================================================================

Startpoint  : counter[3]/CLK (GTP_DFF_R)
Endpoint    : counter[3]/D (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=152)      2.811       4.022         nt_sys_clk       
                                                                           r       counter[3]/CLK (GTP_DFF_R)

                                   tco                   0.317       4.339 f       counter[3]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.485       4.824         counter[3]       
                                                                                   N6_0_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       5.105 f       N6_0_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.105         N57[3]           
                                                                           f       counter[3]/D (GTP_DFF_R)

 Data arrival time                                                   5.105         Logic Levels: 1  
                                                                                   Logic: 0.598ns(55.217%), Route: 0.485ns(44.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=152)      2.811       4.022         nt_sys_clk       
                                                                           r       counter[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   5.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.050                          
====================================================================================================

====================================================================================================

Startpoint  : counter[4]/CLK (GTP_DFF_R)
Endpoint    : counter[4]/D (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=152)      2.811       4.022         nt_sys_clk       
                                                                           r       counter[4]/CLK (GTP_DFF_R)

                                   tco                   0.317       4.339 f       counter[4]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.485       4.824         counter[4]       
                                                                                   N6_0_4/I1 (GTP_LUT5CARRY)
                                   td                    0.281       5.105 f       N6_0_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.105         N57[4]           
                                                                           f       counter[4]/D (GTP_DFF_R)

 Data arrival time                                                   5.105         Logic Levels: 1  
                                                                                   Logic: 0.598ns(55.217%), Route: 0.485ns(44.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=152)      2.811       4.022         nt_sys_clk       
                                                                           r       counter[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   5.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.050                          
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          clk/CLK      
 9.380       10.000          0.620           Low Pulse Width                           clk/CLK      
 9.380       10.000          0.620           High Pulse Width                          counter[0]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------+
| Type       | File Name                                                                       
+-----------------------------------------------------------------------------------------------+
| Input      | C:/Users/93462/PdsProject/fpga-learn/project/compile/PresentFpga_comp.adf       
|            | C:/Users/93462/PdsProject/fpga-learn/project/present.fdc                        
| Output     | C:/Users/93462/PdsProject/fpga-learn/project/synthesize/PresentFpga_syn.adf     
|            | C:/Users/93462/PdsProject/fpga-learn/project/synthesize/PresentFpga_syn.vm      
|            | C:/Users/93462/PdsProject/fpga-learn/project/synthesize/PresentFpga.snr         
+-----------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 205,574,144 bytes
Total CPU  time to synthesize completion : 0.453 sec
Process Total CPU  time to synthesize completion : 0.453 sec
Total real time to synthesize completion : 3.000 sec
