##############################################################
##############################################################
##############################################################
SET addpads = false
SET asysymbol = true
SET createndf = false
SET formalverification = false
SET foundationsym = false
SET implementationfiletype = Ngc
SET removerpms = false
SET simulationfiles = Behavioral
SET workingdirectory = ./tmp/
SET designentry = VHDL
SET BusFormat = BusFormatAngleBracketNotRipped
SET devicefamily = virtex5
SET device = xc5vlx30t
SET package = ff665
SET speedgrade = -1
SET FlowVendor = Foundation_ISE
SET VerilogSim = True
SET VHDLSim = True
SELECT Divider_Generator family Xilinx,_Inc. 3.0
CSET algorithm_type=Radix2
CSET ce=true
CSET clocks_per_division=8
CSET component_name=Div20x8
CSET divide_by_zero_detect=false
CSET dividend_and_quotient_width=20
CSET divisor_width=9
CSET fractional_width=9
CSET latency=25
CSET latency_configuration=Automatic
CSET operand_sign=Signed
CSET remainder_type=Remainder
CSET sclr=false
CSET sclr_ce_priority=SCLR_overrides_CE
