module top  (y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h321):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire0;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire [(5'h13):(1'h0)] wire2;
  input wire [(5'h13):(1'h0)] wire3;
  wire signed [(3'h4):(1'h0)] wire185;
  wire [(5'h10):(1'h0)] wire181;
  wire [(3'h4):(1'h0)] wire180;
  wire [(5'h15):(1'h0)] wire4;
  wire signed [(5'h12):(1'h0)] wire17;
  wire signed [(5'h11):(1'h0)] wire63;
  wire [(4'ha):(1'h0)] wire65;
  wire signed [(4'hb):(1'h0)] wire66;
  wire signed [(5'h13):(1'h0)] wire67;
  wire signed [(4'h8):(1'h0)] wire68;
  wire [(3'h5):(1'h0)] wire69;
  wire [(4'he):(1'h0)] wire70;
  wire [(3'h6):(1'h0)] wire80;
  wire signed [(4'hf):(1'h0)] wire81;
  wire [(5'h10):(1'h0)] wire82;
  wire signed [(4'hd):(1'h0)] wire83;
  wire signed [(3'h4):(1'h0)] wire156;
  reg signed [(3'h6):(1'h0)] reg189 = (1'h0);
  reg [(4'hb):(1'h0)] reg188 = (1'h0);
  reg [(4'ha):(1'h0)] reg187 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg186 = (1'h0);
  reg [(4'h8):(1'h0)] reg184 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg183 = (1'h0);
  reg [(3'h6):(1'h0)] reg182 = (1'h0);
  reg [(4'hc):(1'h0)] reg179 = (1'h0);
  reg [(4'he):(1'h0)] reg178 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg177 = (1'h0);
  reg [(4'ha):(1'h0)] reg176 = (1'h0);
  reg [(4'ha):(1'h0)] reg175 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg174 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg173 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg172 = (1'h0);
  reg [(4'he):(1'h0)] reg171 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg170 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg169 = (1'h0);
  reg [(4'h9):(1'h0)] reg168 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg167 = (1'h0);
  reg [(4'hc):(1'h0)] reg166 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg165 = (1'h0);
  reg [(4'hb):(1'h0)] reg164 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg163 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg162 = (1'h0);
  reg [(2'h3):(1'h0)] reg161 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg160 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg159 = (1'h0);
  reg [(4'h9):(1'h0)] reg158 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg79 = (1'h0);
  reg [(2'h2):(1'h0)] reg78 = (1'h0);
  reg [(4'hd):(1'h0)] reg77 = (1'h0);
  reg [(4'hb):(1'h0)] reg76 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg75 = (1'h0);
  reg [(4'hf):(1'h0)] reg74 = (1'h0);
  reg [(4'ha):(1'h0)] reg73 = (1'h0);
  reg [(3'h7):(1'h0)] reg72 = (1'h0);
  reg [(4'hb):(1'h0)] reg71 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg16 = (1'h0);
  reg [(5'h10):(1'h0)] reg15 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg14 = (1'h0);
  reg [(5'h13):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg12 = (1'h0);
  reg [(4'he):(1'h0)] reg11 = (1'h0);
  reg [(5'h12):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg8 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg7 = (1'h0);
  reg [(4'hc):(1'h0)] reg6 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg5 = (1'h0);
  assign y = {wire185,
                 wire181,
                 wire180,
                 wire4,
                 wire17,
                 wire63,
                 wire65,
                 wire66,
                 wire67,
                 wire68,
                 wire69,
                 wire70,
                 wire80,
                 wire81,
                 wire82,
                 wire83,
                 wire156,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg184,
                 reg183,
                 reg182,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg173,
                 reg172,
                 reg171,
                 reg170,
                 reg169,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  assign wire4 = (~({(8'hb8),
                     (wire1 ?
                         $signed(wire3) : (wire1 | wire1))} >> ($signed(wire2) ?
                     (|$unsigned(wire0)) : wire1)));
  always
    @(posedge clk) begin
      if ($unsigned($unsigned((wire3[(3'h5):(3'h5)] ?
          (8'h9f) : wire2[(4'h8):(2'h2)]))))
        begin
          reg5 <= $unsigned(wire2);
          reg6 <= wire2;
          reg7 <= wire2[(2'h2):(1'h0)];
        end
      else
        begin
          reg5 <= wire0;
          reg6 <= (wire0[(3'h7):(1'h1)] ?
              (wire2[(4'ha):(2'h2)] - wire0) : $unsigned($signed(reg6[(2'h2):(1'h1)])));
        end
      reg8 <= ({(^reg6[(3'h6):(2'h2)]),
              ({(wire4 >> wire0), (reg6 | reg7)} ?
                  reg6 : $unsigned((reg6 && reg6)))} ?
          $signed(reg6[(1'h1):(1'h0)]) : ((reg6[(4'hc):(4'ha)] ?
              ($signed(reg6) ?
                  (reg7 ?
                      wire0 : reg6) : (~reg6)) : $signed((|reg5))) || ($signed(wire1) ?
              (wire1 < $signed((8'h9c))) : wire3[(1'h1):(1'h1)])));
      reg9 <= $signed((+$signed(wire4)));
      reg10 <= $signed($signed($unsigned(reg8[(4'h8):(3'h4)])));
    end
  always
    @(posedge clk) begin
      if ($unsigned($signed(($signed(wire0[(5'h13):(5'h10)]) != reg9))))
        begin
          reg11 <= (^wire3[(4'hd):(3'h4)]);
          reg12 <= (8'hbb);
          reg13 <= $signed($unsigned({(reg11[(4'h9):(3'h7)] ?
                  ((8'hb4) >> wire0) : wire1[(2'h2):(2'h2)]),
              (wire3 <<< (wire2 ? reg6 : (8'haa)))}));
        end
      else
        begin
          reg11 <= ({wire2[(2'h3):(1'h1)]} - (((^~reg5) <= (-(wire0 && wire4))) ?
              $signed($unsigned(reg13[(4'he):(2'h2)])) : ($signed($signed(wire4)) ?
                  (+reg11) : (reg9 ? (~wire0) : $unsigned(reg12)))));
          if ($unsigned((&((~|(reg13 ? reg5 : reg8)) != wire2[(4'h8):(2'h3)]))))
            begin
              reg12 <= (^~$signed($unsigned(reg10[(1'h0):(1'h0)])));
            end
          else
            begin
              reg12 <= ($unsigned({{{reg10, reg11}, reg13[(3'h4):(1'h0)]},
                  $signed(wire1[(2'h3):(1'h1)])}) <<< $unsigned(reg7));
              reg13 <= wire1;
              reg14 <= (({(8'haa), wire3} ?
                      {((reg11 <<< wire1) ?
                              $unsigned(reg13) : (wire0 ?
                                  wire2 : reg6))} : $signed(($unsigned(wire3) ?
                          $signed(reg7) : $signed(reg8)))) ?
                  wire2 : (8'h9e));
            end
          reg15 <= ((reg11[(2'h3):(2'h3)] == (^(reg5[(5'h11):(4'h9)] ?
                  $unsigned(reg5) : (reg5 + wire1)))) ?
              (~|$signed($unsigned(reg13[(4'hd):(4'ha)]))) : (~&$signed(((wire0 ?
                  reg6 : reg10) >= (wire2 & reg7)))));
        end
      reg16 <= $unsigned($signed({$unsigned((~|reg6)), wire1}));
    end
  assign wire17 = $signed({(((wire3 ~^ reg8) | (reg7 ^~ reg10)) || ($signed((7'h44)) ?
                          (!reg11) : $signed(wire3)))});
  module18 #() modinst64 (wire63, clk, wire4, reg10, reg8, wire0);
  assign wire65 = $unsigned((wire0[(4'hd):(4'hc)] >> $unsigned(($signed(wire3) & (^~reg11)))));
  assign wire66 = $signed($unsigned($signed($signed((reg8 <= reg15)))));
  assign wire67 = $unsigned(wire66[(4'h8):(3'h5)]);
  assign wire68 = (((|(wire3[(5'h10):(1'h1)] ?
                          (reg7 < (8'hba)) : (wire17 ~^ reg14))) ?
                      wire67[(4'he):(4'hb)] : $signed((reg11 & $signed(reg13)))) >>> (wire2[(5'h12):(1'h1)] <= (~(^~$signed(reg7)))));
  assign wire69 = wire68;
  assign wire70 = $unsigned((|$unsigned($unsigned({reg9}))));
  always
    @(posedge clk) begin
      if (($signed(wire70[(4'h8):(3'h6)]) << reg8))
        begin
          reg71 <= {reg14[(2'h2):(1'h1)],
              ((((reg6 ? (8'ha5) : reg16) ? wire63 : $signed(reg16)) ?
                      {(reg11 ? reg16 : wire0)} : wire67[(5'h11):(3'h4)]) ?
                  reg15 : ($unsigned(reg6) ?
                      $unsigned(wire4[(5'h14):(4'h9)]) : $signed((reg16 ?
                          (8'hb0) : (8'ha4)))))};
        end
      else
        begin
          if ((8'haa))
            begin
              reg71 <= $unsigned($signed($signed($unsigned(((8'ha6) ?
                  reg14 : reg12)))));
              reg72 <= ({reg8[(4'hb):(4'h9)],
                  (((&(8'hb6)) ? wire70[(2'h2):(1'h1)] : (wire3 <<< reg5)) ?
                      {(8'hb8)} : {{(7'h43)}, reg9})} | (+reg15));
              reg73 <= (($signed({$signed(reg5)}) ?
                  $signed(((8'hb8) ?
                      (~^reg7) : $signed(reg11))) : $signed((&{reg12}))) ^~ (~((~^(wire70 ?
                  reg72 : wire68)) > $unsigned((~reg10)))));
              reg74 <= $signed($unsigned(wire0[(4'hf):(4'ha)]));
            end
          else
            begin
              reg71 <= $signed(($unsigned((8'hb6)) >>> wire1));
            end
          reg75 <= ($signed((|{reg16[(3'h7):(1'h0)]})) ?
              (8'hbf) : (+(^$unsigned((wire66 ? (8'hb5) : (8'hab))))));
        end
      reg76 <= reg10[(4'hc):(3'h4)];
      if (reg11[(3'h5):(2'h2)])
        begin
          reg77 <= (reg10[(4'hc):(4'h8)] < ((reg16[(1'h0):(1'h0)] ^ wire70[(4'he):(3'h6)]) ?
              {(~(reg75 && wire68)),
                  {wire65[(3'h7):(2'h3)],
                      (8'ha2)}} : (reg15 <<< ($signed(reg14) ?
                  (reg15 - (8'ha3)) : reg15[(2'h2):(1'h1)]))));
          reg78 <= (^~(&(^~(^~$signed(reg13)))));
          reg79 <= {reg15[(1'h1):(1'h1)],
              ((reg16 ^ wire3) > {$signed((reg14 >>> reg9)), wire68})};
        end
      else
        begin
          reg77 <= wire70[(2'h2):(1'h1)];
        end
    end
  assign wire80 = (reg6 ?
                      {reg9[(4'hc):(1'h0)]} : {wire70,
                          {$signed((wire67 ? reg77 : reg11))}});
  assign wire81 = $unsigned(wire65);
  assign wire82 = ((~^$signed($unsigned((+reg74)))) | ($unsigned($unsigned((wire63 ?
                      (8'h9c) : (8'hbf)))) || $unsigned($signed({wire70}))));
  assign wire83 = $signed(reg76);
  module84 #() modinst157 (wire156, clk, reg14, reg16, wire17, wire67, wire82);
  always
    @(posedge clk) begin
      reg158 <= reg78[(1'h1):(1'h0)];
      if ($signed(reg5[(2'h2):(1'h1)]))
        begin
          if (wire80[(2'h2):(1'h1)])
            begin
              reg159 <= (^$signed((~^$signed($signed((7'h44))))));
              reg160 <= wire67[(1'h0):(1'h0)];
              reg161 <= $signed((~wire81[(1'h1):(1'h0)]));
              reg162 <= wire2[(4'hb):(1'h0)];
              reg163 <= ($signed((reg79 ?
                      ({reg10} >> ((8'h9f) & reg161)) : $unsigned(reg9))) ?
                  $signed(wire83) : $unsigned((reg71 <<< $unsigned({reg159}))));
            end
          else
            begin
              reg159 <= ({((^~reg79[(2'h3):(2'h2)]) | $unsigned($unsigned(wire3))),
                      (~^reg77)} ?
                  $unsigned($unsigned((~reg16))) : wire70[(3'h6):(3'h5)]);
              reg160 <= wire80[(3'h5):(2'h3)];
              reg161 <= $unsigned($unsigned(wire68));
              reg162 <= (~$unsigned((reg160[(2'h2):(1'h1)] ?
                  $signed($unsigned(reg74)) : $unsigned({reg71, (8'ha6)}))));
              reg163 <= reg74[(2'h3):(2'h2)];
            end
          reg164 <= reg72[(3'h4):(2'h2)];
          reg165 <= wire1[(1'h0):(1'h0)];
          reg166 <= ($signed({(~^$signed(reg159)),
              wire83}) > reg165[(3'h4):(2'h2)]);
          if (({($signed(reg14[(3'h6):(3'h4)]) + reg78[(1'h0):(1'h0)])} ?
              $unsigned(wire82[(3'h5):(3'h4)]) : ($signed((wire17[(3'h6):(1'h0)] ?
                      ((8'hbd) & wire69) : (reg75 ? reg9 : wire66))) ?
                  (!$unsigned(reg79)) : {reg12, (7'h42)})))
            begin
              reg167 <= ($signed({reg76[(2'h3):(2'h3)]}) ~^ (wire0 ?
                  (~reg160) : {reg10[(5'h10):(2'h3)]}));
              reg168 <= {$unsigned($unsigned(((wire81 ? wire66 : reg159) ?
                      wire156 : reg163[(3'h5):(2'h3)])))};
              reg169 <= (~(((^~$signed(reg159)) * ((wire69 ?
                      reg75 : (7'h41)) >= $signed(wire17))) ?
                  (8'h9c) : $unsigned(({wire82, reg74} == $unsigned(wire3)))));
              reg170 <= ((((~&$signed(wire17)) || ((reg8 ?
                          wire83 : reg165) == {reg14})) ?
                      (reg168[(3'h4):(1'h1)] <= (wire17[(2'h3):(1'h0)] ?
                          reg73[(2'h3):(2'h2)] : $signed(reg162))) : (+reg7[(3'h6):(3'h5)])) ?
                  ((wire81 <<< reg9[(4'h8):(1'h1)]) || (+$unsigned(reg159))) : $unsigned($unsigned((~$signed(reg15)))));
            end
          else
            begin
              reg167 <= (($unsigned($unsigned((^(8'hac)))) ?
                      $signed(reg78[(2'h2):(1'h0)]) : (!$signed((wire69 && wire2)))) ?
                  ($unsigned((((8'ha8) >> (8'hb4)) & wire3)) != ($signed($signed(reg76)) > ({(7'h44),
                          wire70} ?
                      reg6 : (^wire1)))) : $signed(reg160[(1'h1):(1'h0)]));
              reg168 <= (-(wire2 ?
                  reg167[(3'h4):(3'h4)] : reg8[(4'ha):(1'h0)]));
              reg169 <= $signed($signed(wire1[(1'h1):(1'h0)]));
              reg170 <= ((8'ha5) ?
                  reg9 : ($signed(reg72) ?
                      $unsigned(({(8'ha2)} ?
                          reg14 : (reg170 ?
                              reg72 : reg160))) : $unsigned(reg14)));
            end
        end
      else
        begin
          reg159 <= reg166;
          if ($unsigned({reg10[(5'h10):(2'h3)]}))
            begin
              reg160 <= reg10[(1'h0):(1'h0)];
              reg161 <= {$signed(wire83[(2'h2):(1'h1)])};
              reg162 <= reg73;
              reg163 <= reg13;
              reg164 <= reg161[(2'h2):(2'h2)];
            end
          else
            begin
              reg160 <= reg12;
              reg161 <= $unsigned($unsigned($signed((-$signed(wire83)))));
            end
          reg165 <= {({$unsigned({(8'hbe), reg160}),
                  reg78[(1'h1):(1'h1)]} + ((&$unsigned((8'hb2))) ?
                  $signed((reg8 ? wire63 : wire81)) : wire67[(3'h4):(1'h1)])),
              reg5[(2'h2):(1'h0)]};
        end
      if ({$unsigned(($unsigned($signed((8'ha8))) ?
              (8'hb2) : reg13[(2'h3):(1'h1)]))})
        begin
          reg171 <= (~&$unsigned($signed(($signed(reg12) ^~ reg9[(4'he):(2'h2)]))));
        end
      else
        begin
          reg171 <= (&reg76[(1'h0):(1'h0)]);
          reg172 <= $signed($signed((((reg6 && wire65) > reg158) ?
              $unsigned($unsigned(wire67)) : reg9[(1'h1):(1'h1)])));
          reg173 <= (8'hae);
        end
      if ($signed((^$unsigned(wire0[(4'he):(4'hd)]))))
        begin
          if (($signed(wire82) ? reg173 : reg13[(4'hb):(1'h1)]))
            begin
              reg174 <= (~^(reg162[(3'h7):(1'h1)] <= (+$signed((wire67 ~^ reg15)))));
            end
          else
            begin
              reg174 <= $unsigned($unsigned((($signed(wire2) ?
                  (~&wire156) : $signed(reg77)) >= $signed((reg164 ?
                  reg76 : (8'hb8))))));
              reg175 <= $signed((+(^~(|$signed((8'h9e))))));
              reg176 <= $unsigned((+wire0));
              reg177 <= (wire66[(1'h1):(1'h0)] ?
                  ((~&((reg158 + wire81) - reg10)) ?
                      reg8[(5'h10):(3'h4)] : (|reg10)) : $unsigned(wire17));
            end
          reg178 <= ((8'ha8) ?
              {(((^~(8'hb4)) < reg8) >> $signed((reg162 < reg10))),
                  $unsigned(wire68)} : (reg10[(1'h0):(1'h0)] | ($unsigned((reg166 ?
                  reg164 : reg176)) ^ reg174)));
        end
      else
        begin
          if (($unsigned((~^(reg171 && (|wire17)))) ?
              ((8'ha5) >= wire83[(4'hd):(3'h6)]) : wire69))
            begin
              reg174 <= reg73[(3'h6):(3'h5)];
              reg175 <= $signed(((~|$unsigned($signed(reg7))) ?
                  $unsigned(reg9[(4'hd):(3'h6)]) : ($signed(reg12) ?
                      ({reg160} ? $signed(reg76) : {reg174}) : {((8'ha2) ?
                              reg167 : wire0)})));
            end
          else
            begin
              reg174 <= ($unsigned(reg5[(4'ha):(4'h8)]) >>> $signed(reg169[(3'h6):(3'h4)]));
            end
        end
      reg179 <= $unsigned((wire63[(1'h1):(1'h0)] + (reg168[(4'h9):(4'h9)] << reg170)));
    end
  assign wire180 = {wire69[(2'h2):(1'h0)], reg5[(2'h2):(1'h1)]};
  assign wire181 = $unsigned(((^~$unsigned((^~wire0))) ^ $signed((~&$unsigned(reg75)))));
  always
    @(posedge clk) begin
      reg182 <= (reg9 && (!reg176));
      reg183 <= (wire17 <= (((~&(wire4 ? wire156 : reg79)) ?
          reg78 : wire0) - (reg73[(1'h0):(1'h0)] ^~ $signed((reg159 ?
          (8'had) : reg72)))));
      reg184 <= $unsigned((&{wire3, (!(reg8 >> reg10))}));
    end
  assign wire185 = reg77;
  always
    @(posedge clk) begin
      reg186 <= (~^$unsigned(reg158));
      reg187 <= $unsigned($signed(reg13[(4'hf):(3'h5)]));
      reg188 <= wire69[(1'h0):(1'h0)];
      reg189 <= $unsigned(({wire156} ~^ reg163[(4'hb):(2'h3)]));
    end
endmodule

module module84
#(parameter param155 = (({(~|(~|(7'h40)))} && ({((8'hbe) - (8'hb2)), (!(8'ha4))} ? (^~(~&(8'hb1))) : {((8'had) || (8'hb3)), (&(8'hb4))})) ? (8'h9c) : (((7'h41) ? (-((7'h42) ^ (7'h42))) : (((7'h43) ? (7'h40) : (8'ha2)) * ((8'ha4) >> (8'hbd)))) ? ({((8'ha4) ? (8'haa) : (8'hb1)), (|(8'ha7))} < (((8'hae) ? (8'haf) : (8'hb9)) >> ((8'hbd) ? (8'had) : (8'ha5)))) : ((7'h41) + (!((8'h9c) >= (8'hb1)))))))
(y, clk, wire89, wire88, wire87, wire86, wire85);
  output wire [(32'h14b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hf):(1'h0)] wire89;
  input wire [(5'h13):(1'h0)] wire88;
  input wire signed [(2'h3):(1'h0)] wire87;
  input wire signed [(4'hd):(1'h0)] wire86;
  input wire signed [(5'h10):(1'h0)] wire85;
  wire [(5'h11):(1'h0)] wire154;
  wire signed [(4'hb):(1'h0)] wire153;
  wire [(5'h13):(1'h0)] wire152;
  wire signed [(3'h5):(1'h0)] wire151;
  wire signed [(3'h4):(1'h0)] wire150;
  wire [(5'h10):(1'h0)] wire148;
  wire signed [(5'h13):(1'h0)] wire112;
  wire [(4'hb):(1'h0)] wire111;
  wire signed [(4'h8):(1'h0)] wire110;
  wire signed [(2'h3):(1'h0)] wire109;
  wire signed [(3'h5):(1'h0)] wire108;
  wire [(3'h7):(1'h0)] wire90;
  reg [(5'h10):(1'h0)] reg107 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg106 = (1'h0);
  reg [(3'h7):(1'h0)] reg105 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg104 = (1'h0);
  reg [(2'h2):(1'h0)] reg103 = (1'h0);
  reg [(5'h12):(1'h0)] reg102 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg101 = (1'h0);
  reg [(5'h15):(1'h0)] reg100 = (1'h0);
  reg [(5'h15):(1'h0)] reg99 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg98 = (1'h0);
  reg [(4'h8):(1'h0)] reg97 = (1'h0);
  reg [(5'h13):(1'h0)] reg96 = (1'h0);
  reg [(4'he):(1'h0)] reg95 = (1'h0);
  reg [(3'h7):(1'h0)] reg94 = (1'h0);
  reg [(5'h11):(1'h0)] reg93 = (1'h0);
  reg [(4'ha):(1'h0)] reg92 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg91 = (1'h0);
  assign y = {wire154,
                 wire153,
                 wire152,
                 wire151,
                 wire150,
                 wire148,
                 wire112,
                 wire111,
                 wire110,
                 wire109,
                 wire108,
                 wire90,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 (1'h0)};
  assign wire90 = $unsigned((({$unsigned(wire87)} ~^ $signed({wire87,
                      wire89})) | wire85));
  always
    @(posedge clk) begin
      if ($signed((&($signed((&wire90)) ~^ (wire85 ?
          wire89[(4'hb):(4'h9)] : (~|wire88))))))
        begin
          reg91 <= ($unsigned((~^wire88)) << $signed((~&wire90)));
          reg92 <= wire86[(3'h6):(1'h1)];
          if ((~&((+reg92[(2'h2):(1'h0)]) || (~^({wire85} ?
              $signed(reg91) : $unsigned(wire86))))))
            begin
              reg93 <= (((wire89 ? wire90 : $signed((reg91 >= wire90))) ?
                      (&{wire88[(3'h7):(2'h3)]}) : reg91) ?
                  {wire90[(3'h7):(1'h1)],
                      $signed({(reg91 | wire85),
                          $unsigned(reg92)})} : (!{wire85[(4'he):(2'h3)],
                      (!{wire89})}));
              reg94 <= (-wire87);
              reg95 <= (8'ha3);
              reg96 <= ($unsigned($signed((&reg91))) ?
                  $signed($signed($signed(reg94))) : {{$signed((8'haa))}});
            end
          else
            begin
              reg93 <= reg91[(1'h0):(1'h0)];
            end
          reg97 <= reg96[(4'h8):(3'h4)];
          reg98 <= (reg93[(1'h0):(1'h0)] & reg96);
        end
      else
        begin
          if (reg97[(3'h7):(3'h7)])
            begin
              reg91 <= reg91[(3'h4):(2'h3)];
            end
          else
            begin
              reg91 <= reg97;
              reg92 <= $signed({((reg94[(3'h5):(2'h3)] ?
                      reg94 : reg93) * $signed(wire88)),
                  (-$signed((reg98 ? wire87 : wire89)))});
              reg93 <= wire88;
              reg94 <= ((|wire90[(1'h0):(1'h0)]) * $signed((+$unsigned({reg97,
                  wire89}))));
              reg95 <= (|((~$unsigned((reg98 ^~ wire87))) ?
                  {wire89, $signed(reg95)} : reg91[(2'h3):(1'h0)]));
            end
          reg96 <= ($signed((((&reg97) + ((8'hae) <<< reg95)) ?
                  ((~^(8'hb0)) < $unsigned((8'h9f))) : (&$unsigned(wire90)))) ?
              {(8'h9e),
                  reg94[(3'h6):(1'h1)]} : ($unsigned(reg93[(3'h5):(2'h3)]) * wire85));
          if (($signed($unsigned($unsigned($signed(reg93)))) != (^~(~&($signed(reg96) < wire87)))))
            begin
              reg97 <= (($signed({(8'h9f),
                      (wire90 > (8'hb4))}) + (~|wire87[(1'h0):(1'h0)])) ?
                  ($unsigned($unsigned($unsigned(reg91))) < wire85) : {wire90});
              reg98 <= (&reg98);
              reg99 <= wire86[(4'ha):(1'h0)];
            end
          else
            begin
              reg97 <= $signed((($unsigned($unsigned(reg96)) ~^ (!reg95)) ?
                  wire90[(1'h1):(1'h0)] : wire90));
              reg98 <= reg92;
            end
        end
      if ({$unsigned($unsigned($signed(wire85[(3'h5):(1'h1)])))})
        begin
          reg100 <= $signed((($unsigned((reg91 ? wire85 : reg94)) ?
                  (reg94 ^ $unsigned((8'hb7))) : $unsigned(reg96)) ?
              ({$signed((8'ha1))} ^~ $signed(wire89[(4'ha):(3'h5)])) : $unsigned({(|reg91)})));
          reg101 <= (wire89[(3'h4):(1'h1)] ?
              $unsigned(reg99) : $signed((^($signed(wire90) <= (wire85 | (8'hb4))))));
        end
      else
        begin
          if ((($signed(wire87[(1'h1):(1'h0)]) | {{(wire90 <= wire88)}}) ?
              reg96[(4'hb):(1'h0)] : ((~|$signed((^~(8'hba)))) < reg99[(4'hf):(4'h9)])))
            begin
              reg100 <= (~reg91[(2'h2):(1'h0)]);
              reg101 <= (((((reg101 - reg99) < $signed((8'hba))) ?
                      reg97 : (~^$unsigned(reg94))) | reg97) ?
                  reg98[(1'h1):(1'h1)] : $signed(reg94[(1'h1):(1'h0)]));
            end
          else
            begin
              reg100 <= (~($unsigned($signed((!reg93))) * $signed($unsigned(reg100))));
              reg101 <= $signed((wire85 >> $signed(reg97)));
              reg102 <= (reg95[(1'h0):(1'h0)] & $unsigned(wire90[(2'h2):(2'h2)]));
              reg103 <= (~&(+$unsigned({((8'hac) >>> wire89), (~&(8'hb4))})));
              reg104 <= $unsigned($signed(((!(reg97 != reg93)) <= (reg102 ?
                  {reg98, (8'hb9)} : (~|(8'hb4))))));
            end
          reg105 <= wire88[(5'h11):(4'ha)];
          reg106 <= reg92[(4'ha):(4'h9)];
          reg107 <= $unsigned(wire88[(4'ha):(4'h8)]);
        end
    end
  assign wire108 = (~|$unsigned(((+(~|reg103)) ?
                       reg93[(4'h9):(2'h2)] : $unsigned($signed(reg98)))));
  assign wire109 = $unsigned((({(reg91 != (8'hae)),
                           $signed(wire88)} >>> $unsigned((wire90 - reg107))) ?
                       $signed(reg91) : wire85));
  assign wire110 = $unsigned(reg93);
  assign wire111 = wire88[(4'h8):(2'h2)];
  assign wire112 = {$unsigned({$signed((reg96 >= reg101))})};
  module113 #() modinst149 (.wire115(wire88), .y(wire148), .wire117(wire89), .wire114(wire110), .clk(clk), .wire116(wire86));
  assign wire150 = {(~|$unsigned((!(-wire111)))),
                       ({reg98[(1'h0):(1'h0)], {{wire89, wire148}}} ?
                           $signed($signed((wire110 ?
                               (8'hbb) : wire148))) : reg91[(3'h7):(1'h0)])};
  assign wire151 = (8'hb9);
  assign wire152 = reg100[(5'h13):(4'hd)];
  assign wire153 = (((8'h9c) >>> ((!{(7'h40),
                           (7'h40)}) && (wire87[(2'h2):(2'h2)] << ((8'hb6) >> reg106)))) ?
                       ({reg102} + $unsigned(($signed(wire109) ?
                           (reg96 ? wire88 : wire111) : (reg103 ?
                               reg107 : wire148)))) : (^~$signed($signed(reg103[(1'h1):(1'h1)]))));
  assign wire154 = reg97[(4'h8):(3'h5)];
endmodule

module module18
#(parameter param62 = (^~(((((8'h9d) << (8'hbc)) >>> {(8'hb8), (8'ha5)}) ? (((7'h42) > (8'haa)) >= (!(8'ha4))) : {((8'had) ? (7'h41) : (8'ha1)), ((8'haf) ^~ (8'h9c))}) != ((~&((8'hb8) ? (8'haa) : (8'hac))) ~^ (((8'hbf) ? (8'hb1) : (8'ha1)) != (^~(8'ha1)))))))
(y, clk, wire22, wire21, wire20, wire19);
  output wire [(32'h7b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h15):(1'h0)] wire22;
  input wire [(5'h12):(1'h0)] wire21;
  input wire signed [(5'h14):(1'h0)] wire20;
  input wire [(5'h13):(1'h0)] wire19;
  wire [(3'h7):(1'h0)] wire61;
  wire [(3'h5):(1'h0)] wire60;
  wire [(4'h9):(1'h0)] wire50;
  reg [(3'h4):(1'h0)] reg59 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg58 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg57 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg56 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg55 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg54 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg53 = (1'h0);
  reg [(5'h13):(1'h0)] reg52 = (1'h0);
  assign y = {wire61,
                 wire60,
                 wire50,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 (1'h0)};
  module23 #() modinst51 (wire50, clk, wire20, wire22, wire19, wire21);
  always
    @(posedge clk) begin
      reg52 <= wire50;
      reg53 <= $unsigned(($unsigned(wire50[(3'h5):(1'h0)]) | {wire19[(3'h6):(2'h3)]}));
      reg54 <= wire19[(4'hf):(4'hd)];
      if ({wire22[(3'h6):(2'h3)]})
        begin
          reg55 <= (~^$unsigned(wire20));
        end
      else
        begin
          reg55 <= $unsigned($signed((&reg53[(3'h7):(1'h1)])));
          reg56 <= $signed(reg54[(2'h2):(2'h2)]);
          reg57 <= wire20[(4'he):(4'he)];
          reg58 <= ($unsigned(wire20[(2'h3):(2'h2)]) - ($signed($unsigned($signed(reg53))) ?
              $unsigned(reg52) : (8'ha3)));
        end
    end
  always
    @(posedge clk) begin
      reg59 <= (wire21 <= ($signed((wire20 ^~ reg58)) ?
          $signed($unsigned(wire20)) : {($unsigned((8'ha7)) & wire20)}));
    end
  assign wire60 = ($signed($signed(reg54)) ?
                      $unsigned(((+(reg56 ? reg52 : wire21)) ?
                          {{wire20,
                                  reg56}} : ({reg52} & $signed((7'h40))))) : wire19);
  assign wire61 = reg59;
endmodule

module module23
#(parameter param49 = ((((((8'ha2) >= (8'ha4)) ^~ (~^(8'hbd))) ? (^(!(8'hbc))) : (((8'hb8) ? (8'ha1) : (8'hbb)) <= ((8'h9c) << (8'haa)))) > ({((8'ha2) ? (8'ha1) : (7'h42)), (|(8'h9f))} <= (((8'hb7) ? (8'hac) : (8'hb8)) && (~(8'hb5))))) ? {{(8'hac)}, (((^~(8'ha1)) >> ((8'hb8) || (8'h9d))) ? (^(8'hae)) : (((7'h44) == (8'hb1)) * (7'h42)))} : (|(~|(|((8'ha0) ^ (7'h40)))))))
(y, clk, wire27, wire26, wire25, wire24);
  output wire [(32'hfa):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire27;
  input wire [(3'h6):(1'h0)] wire26;
  input wire signed [(4'hd):(1'h0)] wire25;
  input wire signed [(4'h8):(1'h0)] wire24;
  wire signed [(4'h8):(1'h0)] wire46;
  wire [(4'hc):(1'h0)] wire45;
  wire signed [(4'hc):(1'h0)] wire44;
  wire [(5'h12):(1'h0)] wire43;
  wire [(4'hf):(1'h0)] wire34;
  wire [(4'hd):(1'h0)] wire33;
  wire [(3'h5):(1'h0)] wire32;
  wire [(4'h8):(1'h0)] wire31;
  wire [(4'hf):(1'h0)] wire30;
  wire [(4'he):(1'h0)] wire29;
  wire [(4'hd):(1'h0)] wire28;
  reg signed [(5'h10):(1'h0)] reg48 = (1'h0);
  reg [(4'he):(1'h0)] reg47 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg42 = (1'h0);
  reg signed [(4'he):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg40 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg39 = (1'h0);
  reg [(2'h3):(1'h0)] reg38 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg37 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg36 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg35 = (1'h0);
  assign y = {wire46,
                 wire45,
                 wire44,
                 wire43,
                 wire34,
                 wire33,
                 wire32,
                 wire31,
                 wire30,
                 wire29,
                 wire28,
                 reg48,
                 reg47,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 (1'h0)};
  assign wire28 = {$unsigned((~^wire24))};
  assign wire29 = ($unsigned(((((8'hb1) ? wire28 : wire28) ?
                      {wire26,
                          wire24} : $signed(wire24)) || (wire27[(1'h1):(1'h1)] >= $signed(wire24)))) != wire28);
  assign wire30 = $unsigned(wire26);
  assign wire31 = (^$unsigned((~($signed(wire27) >= (^(8'hb7))))));
  assign wire32 = ((($signed(wire29) ~^ ((wire27 ? (8'ha6) : wire28) ?
                              (^~wire31) : wire27)) ?
                          ($signed({wire25, (8'hb2)}) ?
                              ($unsigned(wire30) >> wire31) : ((^~wire28) - (wire25 >= wire27))) : $signed(({(8'hb5),
                              wire29} || (wire31 <= wire29)))) ?
                      (~|(~|wire27)) : ((({wire30} || (&(8'haf))) < $unsigned($unsigned((8'hbc)))) ?
                          (wire29 ?
                              ({wire25,
                                  (8'hb5)} ~^ {wire24}) : (-$signed(wire25))) : ((+$unsigned(wire27)) ?
                              (wire29 > (~&wire27)) : $signed(wire27))));
  assign wire33 = {$unsigned(($unsigned((wire30 >> (8'hb1))) >>> (wire27 >= (wire29 ?
                          wire29 : wire29)))),
                      (wire29 ^ (^~$signed(wire27)))};
  assign wire34 = wire32[(3'h5):(2'h2)];
  always
    @(posedge clk) begin
      if (wire24)
        begin
          reg35 <= {$signed(wire31)};
          reg36 <= ((+$unsigned($signed($unsigned(wire27)))) < $signed($unsigned(wire33)));
          reg37 <= (^(($unsigned({(8'h9d), wire30}) >> wire25[(3'h7):(1'h0)]) ?
              (&reg36[(3'h5):(2'h2)]) : {$signed((reg35 ? (8'hb8) : wire31))}));
        end
      else
        begin
          if (wire31[(2'h2):(1'h0)])
            begin
              reg35 <= ($signed($unsigned(wire29)) ?
                  wire27 : $signed(((+$signed(reg35)) ?
                      wire30[(1'h1):(1'h1)] : ({wire27} - (wire25 ?
                          reg37 : wire32)))));
              reg36 <= (wire33[(4'hc):(4'ha)] == ((((wire24 ? wire29 : wire34) ?
                  (&reg37) : (wire34 ?
                      wire24 : wire31)) >= wire24[(3'h4):(1'h1)]) ^~ $signed((wire27 ?
                  (wire26 ? wire25 : reg35) : wire34[(4'hb):(3'h5)]))));
              reg37 <= {$signed($unsigned(wire24)),
                  ($signed($signed((^~wire32))) ?
                      (~|($signed(reg35) - wire25)) : $signed((reg36[(1'h0):(1'h0)] | $signed(wire27))))};
              reg38 <= wire31[(3'h7):(3'h5)];
              reg39 <= (wire29 * wire33);
            end
          else
            begin
              reg35 <= reg37;
              reg36 <= (^~(wire29[(4'hd):(3'h7)] ?
                  ($signed(wire28[(3'h5):(3'h5)]) ?
                      (wire28[(4'hb):(4'hb)] & reg37[(1'h1):(1'h0)]) : (~^$unsigned(wire33))) : {(~|(wire24 ?
                          wire28 : wire30)),
                      wire33}));
              reg37 <= ((({(reg36 >= (8'hb2))} ?
                          wire26[(1'h0):(1'h0)] : wire28) ?
                      wire27 : ($unsigned((wire33 + wire29)) && $signed($signed((8'ha8))))) ?
                  ({(~^(wire30 == wire25))} ?
                      reg39 : (reg35 >> ($signed((8'ha7)) ?
                          $signed(wire30) : $signed(wire27)))) : (!(wire28[(4'h8):(3'h6)] ?
                      reg36 : (wire24[(3'h7):(1'h0)] <<< $signed(wire30)))));
            end
          reg40 <= $signed(($signed(wire34[(2'h2):(1'h0)]) ?
              $signed(reg35[(4'h9):(3'h7)]) : wire28[(4'hb):(3'h7)]));
          reg41 <= (^~{{(8'ha6), reg36},
              $unsigned(((reg36 - reg35) <<< (!wire29)))});
          reg42 <= (7'h40);
        end
    end
  assign wire43 = $signed({(^((+wire24) & wire34[(4'hd):(4'ha)]))});
  assign wire44 = $unsigned((^~{$signed($signed(wire30))}));
  assign wire45 = (((~&{(|wire26),
                          wire33[(3'h7):(3'h4)]}) == (+(&$unsigned(wire28)))) ?
                      (!$signed((wire28 ~^ {wire31,
                          wire33}))) : reg36[(4'h8):(1'h0)]);
  assign wire46 = $unsigned($unsigned(($unsigned($unsigned(wire45)) ?
                      (+(reg41 ^~ wire45)) : ({(7'h42)} + (wire32 ?
                          wire44 : reg42)))));
  always
    @(posedge clk) begin
      reg47 <= ($signed((reg37[(2'h3):(2'h3)] || (8'ha3))) + $signed(wire45));
      reg48 <= $signed(($signed(reg37[(2'h3):(1'h1)]) || ((~$signed((8'hb0))) != wire31)));
    end
endmodule

module module113  (y, clk, wire117, wire116, wire115, wire114);
  output wire [(32'h16d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire117;
  input wire signed [(4'hd):(1'h0)] wire116;
  input wire [(4'hc):(1'h0)] wire115;
  input wire signed [(3'h4):(1'h0)] wire114;
  wire signed [(4'hc):(1'h0)] wire147;
  wire [(4'hf):(1'h0)] wire146;
  wire signed [(3'h5):(1'h0)] wire136;
  wire signed [(5'h10):(1'h0)] wire135;
  wire signed [(4'h9):(1'h0)] wire134;
  reg signed [(4'he):(1'h0)] reg145 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg144 = (1'h0);
  reg [(4'he):(1'h0)] reg143 = (1'h0);
  reg [(5'h12):(1'h0)] reg142 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg141 = (1'h0);
  reg [(3'h5):(1'h0)] reg140 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg139 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg138 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg137 = (1'h0);
  reg [(5'h13):(1'h0)] reg133 = (1'h0);
  reg [(5'h11):(1'h0)] reg132 = (1'h0);
  reg [(4'h9):(1'h0)] reg131 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg130 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg129 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg128 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg127 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg126 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg125 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg124 = (1'h0);
  reg [(5'h14):(1'h0)] reg123 = (1'h0);
  reg [(4'hc):(1'h0)] reg122 = (1'h0);
  reg [(4'h8):(1'h0)] reg121 = (1'h0);
  reg [(5'h13):(1'h0)] reg120 = (1'h0);
  reg [(5'h14):(1'h0)] reg119 = (1'h0);
  reg [(2'h3):(1'h0)] reg118 = (1'h0);
  assign y = {wire147,
                 wire146,
                 wire136,
                 wire135,
                 wire134,
                 reg145,
                 reg144,
                 reg143,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg118 <= (~|(-(wire116[(2'h3):(2'h2)] >= wire116)));
      reg119 <= $unsigned(($unsigned($unsigned((wire115 ?
          wire116 : reg118))) >> reg118[(1'h1):(1'h1)]));
      if (reg118)
        begin
          reg120 <= $unsigned({($unsigned((8'ha3)) ?
                  wire114[(2'h2):(1'h1)] : $unsigned(wire116)),
              (reg118[(1'h0):(1'h0)] & $signed($unsigned(wire116)))});
          reg121 <= ({(|(^(~&reg120))),
              (!reg119[(3'h7):(3'h6)])} == (($unsigned((reg120 != wire116)) ^~ (8'hbb)) | $unsigned($signed($unsigned(reg119)))));
          reg122 <= wire115;
          reg123 <= $unsigned((+$signed(((wire115 ^~ wire117) ^ {wire114,
              wire114}))));
          reg124 <= $signed(wire117[(4'ha):(3'h7)]);
        end
      else
        begin
          reg120 <= wire117;
          reg121 <= (~|reg124[(1'h1):(1'h1)]);
          reg122 <= (!(^~reg119));
        end
      if (($unsigned((~&(wire115 ?
          (reg121 ? reg118 : (8'ha1)) : $signed(reg118)))) < (8'ha2)))
        begin
          reg125 <= reg119;
          reg126 <= reg122;
          reg127 <= (^$signed($signed(wire116)));
        end
      else
        begin
          if ($signed(reg119[(3'h6):(2'h2)]))
            begin
              reg125 <= $unsigned((~reg124[(2'h3):(2'h3)]));
            end
          else
            begin
              reg125 <= $signed($unsigned((!reg126[(3'h5):(1'h0)])));
              reg126 <= $signed({(((8'ha2) ?
                          wire116[(3'h7):(3'h4)] : reg118[(2'h2):(1'h1)]) ?
                      ((+wire117) ~^ $unsigned(wire114)) : (^wire116[(3'h5):(3'h5)])),
                  {$unsigned(reg127)}});
              reg127 <= {reg123, reg125[(1'h1):(1'h0)]};
              reg128 <= $signed($unsigned($signed(({reg123,
                  reg127} | (^reg120)))));
            end
          reg129 <= reg123[(3'h6):(2'h2)];
          reg130 <= ($signed($signed(reg129[(4'h8):(2'h3)])) ^ $signed(reg125[(1'h0):(1'h0)]));
          reg131 <= (8'hba);
          reg132 <= $unsigned(($signed(((&(8'hae)) < reg126)) || $signed($signed($signed(wire114)))));
        end
      reg133 <= {(|$unsigned($unsigned((reg124 || (8'hae)))))};
    end
  assign wire134 = ($signed((~|($unsigned(reg122) ?
                           $signed(wire114) : ((8'hb2) || reg130)))) ?
                       $unsigned(wire116) : $unsigned({((reg123 ?
                               reg129 : wire117) <= reg119)}));
  assign wire135 = $unsigned(($unsigned($unsigned($signed(wire117))) - (!(~|reg132[(4'h8):(3'h5)]))));
  assign wire136 = (reg132[(4'hf):(4'hf)] | $unsigned(((^reg125) ?
                       ((reg133 ? reg131 : (8'ha4)) ?
                           (wire117 < wire134) : (~|reg125)) : ($signed(reg119) ?
                           (wire117 >> wire116) : $signed(wire135)))));
  always
    @(posedge clk) begin
      reg137 <= $signed((wire114 || ({reg125} ?
          $unsigned($unsigned((8'ha7))) : {(reg128 <<< reg132),
              $unsigned(reg124)})));
      reg138 <= ({{{(~|reg128), (-wire115)}}} ~^ reg127[(3'h5):(1'h1)]);
      if (reg130)
        begin
          reg139 <= reg131[(2'h2):(1'h1)];
          reg140 <= {((reg129[(3'h5):(2'h3)] ?
                  $signed(reg121[(1'h1):(1'h1)]) : (^~{wire136,
                      reg120})) ~^ {$unsigned(reg139), $unsigned((&reg122))}),
              reg128[(3'h5):(3'h4)]};
          if ($signed({(+({reg129, reg133} ?
                  (wire114 ? wire114 : reg139) : reg123))}))
            begin
              reg141 <= $signed(reg123);
              reg142 <= (8'hb7);
              reg143 <= (reg138[(3'h7):(3'h7)] ^ (~^reg142));
            end
          else
            begin
              reg141 <= $signed((+(reg139 ?
                  ($signed(wire115) >>> {reg121, reg139}) : ({(8'h9c)} ?
                      (^~wire117) : (^~reg125)))));
            end
          reg144 <= (^((&$signed(reg142[(3'h6):(3'h6)])) ?
              ({reg121[(3'h4):(2'h2)]} ?
                  $unsigned((~|reg142)) : (reg128[(4'h8):(4'h8)] < $signed(reg125))) : reg138[(4'h8):(4'h8)]));
        end
      else
        begin
          reg139 <= ($unsigned(reg124) << $unsigned((-$unsigned((^~reg142)))));
          reg140 <= ((($unsigned((reg126 * reg133)) ?
                  reg132 : $signed(reg123)) ?
              ((wire134 ? $unsigned(reg127) : (reg123 ? wire116 : reg123)) ?
                  reg143 : reg131) : (7'h42)) < (((reg124 + $unsigned(reg125)) << (reg128 ?
              (-reg137) : $unsigned(reg122))) ^ reg123));
          reg141 <= reg122[(3'h7):(3'h7)];
          if (reg143)
            begin
              reg142 <= ((($signed((reg125 >> wire135)) & $unsigned((8'ha5))) | ((+wire135) ?
                  reg122[(4'ha):(4'ha)] : $signed({reg139}))) ^~ reg125[(2'h3):(1'h0)]);
              reg143 <= (8'h9d);
              reg144 <= ($signed((+reg121)) < (-wire116[(4'hb):(1'h1)]));
              reg145 <= ((~$unsigned($unsigned($unsigned(reg123)))) ?
                  $unsigned(wire116[(3'h5):(3'h4)]) : (8'haa));
            end
          else
            begin
              reg142 <= ({((reg119[(3'h5):(2'h3)] ? reg120 : $signed(reg143)) ?
                      $signed((reg127 < reg143)) : ($unsigned(reg127) != $unsigned(reg132)))} ~^ $unsigned($signed(((~reg122) ?
                  (reg137 >> (7'h44)) : reg129))));
              reg143 <= $signed({$signed($unsigned($unsigned(wire134)))});
              reg144 <= reg125[(2'h2):(1'h1)];
            end
        end
    end
  assign wire146 = $signed(reg126);
  assign wire147 = (reg144[(5'h11):(4'hf)] ?
                       $signed((8'ha1)) : ({(((8'hbd) < wire117) ?
                               $unsigned(wire146) : {reg129}),
                           ({(8'ha0)} != ((8'ha4) != reg141))} - reg141[(2'h2):(2'h2)]));
endmodule
