
map -a "MachXO2" -p LCMXO2-7000HC -t TQFP144 -s 4 -oc Commercial   "Uniboard_verilog_impl1.ngd" -o "Uniboard_verilog_impl1_map.ncd" -pr "Uniboard_verilog_impl1.prf" -mp "Uniboard_verilog_impl1.mrp" -lpf "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/impl1/Uniboard_verilog_impl1.lpf" -lpf "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/Uniboard_verilog.lpf" -c 0            
map:  version Diamond (64-bit) 3.4.1.213

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Uniboard_verilog_impl1.ngd
   Picdevice="LCMXO2-7000HC"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HCTQFP144, Performance used: 4.

Loading device for application map from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="Stepper_Y_nFault"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="Stepper_Z_nFault"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="Stepper_A_nFault"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="limit[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="limit[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="limit[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_ra"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_rb"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_ri"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_la"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_lb"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_li"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="Stepper_Y_nFault"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="Stepper_Z_nFault"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="Stepper_A_nFault"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="limit[3:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="limit[3:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="limit[3:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_ra"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_rb"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_ri"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_la"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_lb"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_li"  />



Design Summary:
   Number of registers:    813 out of  7209 (11%)
      PFU registers:          806 out of  6864 (12%)
      PIO registers:            7 out of   345 (2%)
   Number of SLICEs:       888 out of  3432 (26%)
      SLICEs as Logic/ROM:    888 out of  3432 (26%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        366 out of  3432 (11%)
   Number of LUT4s:        1772 out of  6864 (26%)
      Number of logic LUTs:      1040
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:    366 (732 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 56 + 4(JTAG) out of 115 (52%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  3
     Net debug_c_c: 459 loads, 459 rising, 0 falling (Driver: PIO clk_12MHz )
     Net select[7]: 9 loads, 9 rising, 0 falling (Driver: protocol_interface/select__i7 )
     Net \protocol_interface/uart_output/bclk: 10 loads, 10 rising, 0 falling (Driver: protocol_interface/uart_output/baud_gen/clk_o_14 )
   Number of Clock Enables:  46
     Net n26446: 1 loads, 1 LSLICEs
     Net motor_pwm/n2455: 6 loads, 6 LSLICEs
     Net motor_pwm/n26394: 4 loads, 4 LSLICEs
     Net n10305: 1 loads, 1 LSLICEs
     Net motor_pwm/n26393: 4 loads, 4 LSLICEs
     Net motor_pwm/n18508: 1 loads, 1 LSLICEs
     Net n26386: 82 loads, 76 LSLICEs
     Net n7573: 4 loads, 4 LSLICEs
     Net n7601: 4 loads, 4 LSLICEs
     Net n30: 8 loads, 8 LSLICEs
     Net n9715: 4 loads, 4 LSLICEs
     Net n10143: 21 loads, 21 LSLICEs
     Net n9903: 18 loads, 18 LSLICEs
     Net n23039: 1 loads, 1 LSLICEs
     Net n26449: 8 loads, 8 LSLICEs
     Net n9722: 6 loads, 6 LSLICEs
     Net n10339: 1 loads, 1 LSLICEs
     Net n10231: 2 loads, 2 LSLICEs
     Net n26385: 16 loads, 16 LSLICEs
     Net n9967: 5 loads, 5 LSLICEs
     Net arm_x/n26415: 15 loads, 15 LSLICEs
     Net arm_x/n10329: 23 loads, 23 LSLICEs
     Net arm_x/n9731: 5 loads, 5 LSLICEs
     Net arm_x/n26411: 14 loads, 14 LSLICEs
     Net arm_x/n26412: 3 loads, 3 LSLICEs
     Net protocol_interface/n1990: 1 loads, 1 LSLICEs
     Net protocol_interface/n2439: 16 loads, 16 LSLICEs
     Net protocol_interface/n2437: 5 loads, 5 LSLICEs
     Net protocol_interface/n26423: 4 loads, 4 LSLICEs
     Net protocol_interface/n9085: 1 loads, 1 LSLICEs
     Net protocol_interface/n5990: 25 loads, 25 LSLICEs
     Net protocol_interface/n26424: 3 loads, 3 LSLICEs
     Net protocol_interface/uart_output/n5987: 4 loads, 4 LSLICEs
     Net protocol_interface/uart_output/n17: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_output/n9929: 3 loads, 3 LSLICEs
     Net n9712: 4 loads, 4 LSLICEs
     Net n23135: 1 loads, 1 LSLICEs
     Net rc_receiver/recv_ch7/n22985: 1 loads, 1 LSLICEs
     Net n9716: 4 loads, 4 LSLICEs
     Net n23149: 1 loads, 1 LSLICEs
     Net n9741: 4 loads, 4 LSLICEs
     Net n23160: 1 loads, 1 LSLICEs
     Net n10307: 4 loads, 4 LSLICEs
     Net n23132: 1 loads, 1 LSLICEs
     Net n23175: 1 loads, 1 LSLICEs
     Net n10320: 4 loads, 4 LSLICEs
   Number of LSRs:  32
     Net motor_pwm/n6045: 4 loads, 4 LSLICEs
     Net n27606: 31 loads, 31 LSLICEs
     Net n26442: 9 loads, 9 LSLICEs
     Net n6024: 7 loads, 7 LSLICEs
     Net n11312: 4 loads, 4 LSLICEs
     Net n11334: 4 loads, 4 LSLICEs
     Net n6020: 7 loads, 7 LSLICEs
     Net n27605: 28 loads, 28 LSLICEs
     Net n6041: 3 loads, 3 LSLICEs
     Net n11521: 1 loads, 1 LSLICEs
     Net n11520: 1 loads, 1 LSLICEs
     Net global_control/uptime_div/n2466: 17 loads, 17 LSLICEs
     Net n23219: 1 loads, 1 LSLICEs
     Net n11362: 16 loads, 16 LSLICEs
     Net n26385: 17 loads, 17 LSLICEs
     Net n2450: 17 loads, 17 LSLICEs
     Net arm_x/n26438: 9 loads, 9 LSLICEs
     Net protocol_interface/n26441: 25 loads, 25 LSLICEs
     Net protocol_interface/n27608: 31 loads, 31 LSLICEs
     Net protocol_interface/n26405: 2 loads, 2 LSLICEs
     Net protocol_interface/n11329: 2 loads, 2 LSLICEs
     Net protocol_interface/n11327: 3 loads, 3 LSLICEs
     Net protocol_interface/uart_output/baud_gen/n11587: 17 loads, 17 LSLICEs
     Net protocol_interface/uart_input/baud_reset: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/n2546: 17 loads, 17 LSLICEs
     Net rc_receiver/n26455: 8 loads, 8 LSLICEs
     Net rc_receiver/recv_ch8/n11306: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch7/n11315: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch4/n11317: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch3/n11355: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch2/n11593: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch1/n11599: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net register_addr_0: 129 loads
     Net n26386: 93 loads
     Net register_addr_1: 79 loads
     Net rw: 67 loads
     Net protocol_interface/n1267: 60 loads
     Net protocol_interface/n1268: 45 loads
     Net protocol_interface/n1258: 41 loads
     Net protocol_interface/n5815: 37 loads
     Net n26446: 36 loads
     Net select_1: 35 loads
 

   Number of warnings:  24
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 194 MB

Dumping design to file Uniboard_verilog_impl1_map.ncd.

ncd2vdb "Uniboard_verilog_impl1_map.ncd" ".vdbs/Uniboard_verilog_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.

mpartrce -p "Uniboard_verilog_impl1.p2t" -f "Uniboard_verilog_impl1.p3t" -tf "Uniboard_verilog_impl1.pt" "Uniboard_verilog_impl1_map.ncd" "Uniboard_verilog_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Uniboard_verilog_impl1_map.ncd"
Sun Jan 10 04:47:19 2016

PAR: Place And Route Diamond (64-bit) 3.4.1.213.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Uniboard_verilog_impl1_map.ncd Uniboard_verilog_impl1.dir/5_1.ncd Uniboard_verilog_impl1.prf
Preference file: Uniboard_verilog_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Uniboard_verilog_impl1_map.ncd.
Design name: UniboardTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 30.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   56+4(JTAG)/336     18% used
                  56+4(JTAG)/115     52% bonded
   IOLOGIC            7/336           2% used

   SLICE            888/3432         25% used



Number of Signals: 2588
Number of Connections: 6770

Pin Constraint Summary:
   56 out of 56 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    debug_c_c (driver: clk_12MHz, clk load #: 459)
    \protocol_interface/uart_output/bclk (driver: protocol_interface/uart_output/baud_gen/SLICE_187, clk load #: 10)


The following 8 signals are selected to use the secondary clock routing resources:
    n26386 (driver: SLICE_687, clk load #: 0, sr load #: 0, ce load #: 82)
    n26385 (driver: SLICE_886, clk load #: 0, sr load #: 17, ce load #: 16)
    n27606 (driver: SLICE_717, clk load #: 0, sr load #: 31, ce load #: 0)
    protocol_interface/n27608 (driver: protocol_interface/uart_output/SLICE_863, clk load #: 0, sr load #: 31, ce load #: 0)
    n27605 (driver: SLICE_713, clk load #: 0, sr load #: 28, ce load #: 0)
    protocol_interface/n26441 (driver: protocol_interface/uart_output/SLICE_863, clk load #: 0, sr load #: 25, ce load #: 0)
    protocol_interface/n5990 (driver: protocol_interface/SLICE_741, clk load #: 0, sr load #: 0, ce load #: 25)
    arm_x/n10329 (driver: arm_x/SLICE_369, clk load #: 0, sr load #: 0, ce load #: 23)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 4 secs 

Starting Placer Phase 1.
.......................
Placer score = 357048.
Finished Placer Phase 1.  REAL time: 19 secs 

Starting Placer Phase 2.
.
Placer score =  351529
Finished Placer Phase 2.  REAL time: 20 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "debug_c_c" from comp "clk_12MHz" on CLK_PIN site "128 (PT18A)", clk load = 459
  PRIMARY "\protocol_interface/uart_output/bclk" from Q0 on comp "protocol_interface/uart_output/baud_gen/SLICE_187" on site "R2C20A", clk load = 10
  SECONDARY "n26386" from F1 on comp "SLICE_687" on site "R14C20A", clk load = 0, ce load = 82, sr load = 0
  SECONDARY "n26385" from F1 on comp "SLICE_886" on site "R21C18C", clk load = 0, ce load = 16, sr load = 17
  SECONDARY "n27606" from F0 on comp "SLICE_717" on site "R14C18D", clk load = 0, ce load = 0, sr load = 31
  SECONDARY "protocol_interface/n27608" from F0 on comp "protocol_interface/uart_output/SLICE_863" on site "R14C18A", clk load = 0, ce load = 0, sr load = 31
  SECONDARY "n27605" from F0 on comp "SLICE_713" on site "R21C18D", clk load = 0, ce load = 0, sr load = 28
  SECONDARY "protocol_interface/n26441" from F1 on comp "protocol_interface/uart_output/SLICE_863" on site "R14C18A", clk load = 0, ce load = 0, sr load = 25
  SECONDARY "protocol_interface/n5990" from F1 on comp "protocol_interface/SLICE_741" on site "R14C20C", clk load = 0, ce load = 25, sr load = 0
  SECONDARY "arm_x/n10329" from F1 on comp "arm_x/SLICE_369" on site "R14C20B", clk load = 0, ce load = 23, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   56 + 4(JTAG) out of 336 (17.9%) PIO sites used.
   56 + 4(JTAG) out of 115 (52.2%) bonded PIO sites used.
   Number of PIO comps: 56; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 14 / 28 ( 50%) | 2.5V       | -         |
| 1        | 23 / 29 ( 79%) | 2.5V       | -         |
| 2        | 16 / 29 ( 55%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 3 / 10 ( 30%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 19 secs 

Dumping design to file Uniboard_verilog_impl1.dir/5_1.ncd.

0 connections routed; 6770 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=select[7] loads=12 clock_loads=9"  />

Completed router resource preassignment. Real time: 23 secs 

Start NBR router at Sun Jan 10 04:47:42 PST 2016

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

Start NBR special constraint process at Sun Jan 10 04:47:43 PST 2016

Start NBR section for initial routing at Sun Jan 10 04:47:43 PST 2016
Level 4, iteration 1
216(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 65.197ns/0.000ns; real time: 26 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Sun Jan 10 04:47:45 PST 2016
Level 4, iteration 1
89(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 65.198ns/0.000ns; real time: 26 secs 
Level 4, iteration 2
24(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 65.198ns/0.000ns; real time: 27 secs 
Level 4, iteration 3
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 65.198ns/0.000ns; real time: 27 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 65.198ns/0.000ns; real time: 27 secs 
Level 4, iteration 5
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 65.198ns/0.000ns; real time: 27 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 65.198ns/0.000ns; real time: 27 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Sun Jan 10 04:47:46 PST 2016
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.372" arg1="0" arg2="1" arg3="0" arg4="protocol_interface/uart_output/SLICE_863" arg5="F1" arg6="protocol_interface/uart_output/SLICE_577" arg7="LSR" arg8="protocol_interface/n26441"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.372" arg1="0" arg2="1" arg3="0" arg4="protocol_interface/uart_output/SLICE_863" arg5="F1" arg6="protocol_interface/uart_output/SLICE_659" arg7="LSR" arg8="protocol_interface/n26441"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.254" arg1="0" arg2="1" arg3="0" arg4="protocol_interface/uart_output/SLICE_863" arg5="F0" arg6="protocol_interface/uart_output/SLICE_503" arg7="LSR" arg8="protocol_interface/n27608"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.254" arg1="0" arg2="1" arg3="0" arg4="protocol_interface/uart_output/SLICE_863" arg5="F0" arg6="protocol_interface/uart_output/SLICE_575" arg7="LSR" arg8="protocol_interface/n27608"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.567" arg1="0" arg2="1" arg3="1" arg4="SLICE_535" arg5="F0" arg6="SLICE_535" arg7="DI0" arg8="protocol_interface/uart_output/n11198"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.966" arg1="0" arg2="1" arg3="1" arg4="protocol_interface/uart_output/SLICE_575" arg5="OFX0" arg6="protocol_interface/uart_output/SLICE_575" arg7="DI0" arg8="protocol_interface/uart_output/n25831"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.155" arg1="0" arg2="1" arg3="1" arg4="protocol_interface/uart_output/SLICE_576" arg5="F0" arg6="protocol_interface/uart_output/SLICE_576" arg7="DI0" arg8="protocol_interface/uart_output/n24660"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.312" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_590" arg5="F0" arg6="rc_receiver/SLICE_590" arg7="DI0" arg8="rc_receiver/n176"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.064" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/i20631/SLICE_678" arg5="OFX0" arg6="rc_receiver/SLICE_594" arg7="FXA" arg8="rc_receiver/n25170"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.203" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_594" arg5="OFX0" arg6="rc_receiver/SLICE_594" arg7="FXB" arg8="rc_receiver/n25171"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.203" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_594" arg5="OFX1" arg6="rc_receiver/SLICE_594" arg7="DI1" arg8="rc_receiver/n25172"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.162" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_597" arg5="OFX1" arg6="rc_receiver/SLICE_597" arg7="DI1" arg8="rc_receiver/n25181"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.089" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_596" arg5="OFX1" arg6="rc_receiver/SLICE_596" arg7="DI1" arg8="rc_receiver/n25178"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.416" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_595" arg5="OFX1" arg6="rc_receiver/SLICE_595" arg7="DI1" arg8="rc_receiver/n25175"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.119" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_593" arg5="OFX1" arg6="rc_receiver/SLICE_593" arg7="DI1" arg8="rc_receiver/n26126"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.383" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_592" arg5="OFX1" arg6="rc_receiver/SLICE_592" arg7="DI1" arg8="rc_receiver/n25943"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.097" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_598" arg5="OFX1" arg6="rc_receiver/SLICE_598" arg7="DI1" arg8="rc_receiver/n25838"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.097" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_598" arg5="OFX0" arg6="rc_receiver/SLICE_598" arg7="FXB" arg8="rc_receiver/n25834"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.383" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/i20634/SLICE_676" arg5="OFX0" arg6="rc_receiver/SLICE_595" arg7="FXA" arg8="rc_receiver/n25173"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.416" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_595" arg5="OFX0" arg6="rc_receiver/SLICE_595" arg7="FXB" arg8="rc_receiver/n25174"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.245" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_591" arg5="OFX1" arg6="rc_receiver/SLICE_591" arg7="DI1" arg8="rc_receiver/n25184"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.055" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_596" arg5="OFX0" arg6="rc_receiver/SLICE_596" arg7="FXB" arg8="rc_receiver/n25177"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.089" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/i20637/SLICE_682" arg5="OFX0" arg6="rc_receiver/SLICE_596" arg7="FXA" arg8="rc_receiver/n25176"  />
. . .
----------------------------------
Info: Total 31 connections where the hold timing errors associated cannot be fixed.

Level 4, iteration 0
Level 4, iteration 1
3(0.00%) conflicts; 3(0.04%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.012ns/0.000ns; real time: 34 secs 
Level 4, iteration 2
0(0.00%) conflict; 37(0.55%) untouched conns; 4123 (nbr) score; 
Estimated worst slack/total negative slack<hold >: -0.245ns/-4.123ns; real time: 34 secs 
Level 4, iteration 0
0(0.00%) conflict; 37(0.55%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 65.178ns/0.000ns; real time: 34 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 65.178ns/0.000ns; real time: 34 secs 

Start NBR section for re-routing at Sun Jan 10 04:47:54 PST 2016
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 65.198ns/0.000ns; real time: 35 secs 

Start NBR section for post-routing at Sun Jan 10 04:47:54 PST 2016

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 65.197ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=select[7] loads=12 clock_loads=9"  />

Total CPU time 36 secs 
Total REAL time: 37 secs 
Completely routed.
End of route.  6770 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Uniboard_verilog_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 65.198
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.017
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 36 secs 
Total REAL time to completion: 37 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "Uniboard_verilog_impl1.t2b" -w "Uniboard_verilog_impl1.ncd" -jedec "Uniboard_verilog_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.4.1.213
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Uniboard_verilog_impl1.ncd.
Design name: UniboardTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 30.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Uniboard_verilog_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.86.
 
Saving bit stream in "Uniboard_verilog_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
