

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'
================================================================
* Date:           Mon Feb 23 22:02:33 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.903 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.22>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %data_0_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_0_val_read, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.22ns)   --->   "%sub_ln42 = sub i21 %p_shl5, i21 %sext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'sub' 'sub_ln42' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %sub_ln42, i32 5, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %data_1_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_1_val_read, i3 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln73_87 = sext i19 %tmp" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'sext' 'sext_ln73_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.16ns)   --->   "%sub_ln73 = sub i20 %sext_ln73_87, i20 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'sub' 'sub_ln73' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %sub_ln73, i32 5, i32 19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_159 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_1_val_read, i1 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'bitconcatenate' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln73_88 = sext i17 %tmp_159" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'sext' 'sext_ln73_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.16ns)   --->   "%sub_ln73_84 = sub i20 %sext_ln73_87, i20 %sext_ln73_88" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'sub' 'sub_ln73_84' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln42_32 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %sub_ln73_84, i32 5, i32 19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'partselect' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.90>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 18 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 19 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln42_94 = sext i15 %trunc_ln42_s" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'sext' 'sext_ln42_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln42_95 = sext i15 %trunc_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'sext' 'sext_ln42_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58 = add i16 %sext_ln42_94, i16 992" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 22 'add' 'add_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln58_288 = add i16 %add_ln58, i16 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 23 'add' 'add_ln58_288' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (2.07ns)   --->   "%add_ln58_289 = add i16 %sext_ln42_95, i16 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 24 'add' 'add_ln58_289' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %add_ln58_288" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 25 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %add_ln58_289" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 26 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 27 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 2.225ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_dense_latency.h:42) on port 'data_0_val' (firmware/nnet_utils/nnet_dense_latency.h:42) [6]  (0.000 ns)
	'sub' operation 21 bit ('sub_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [9]  (2.225 ns)

 <State 2>: 3.903ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln58', firmware/nnet_utils/nnet_dense_latency.h:58) [22]  (0.000 ns)
	'add' operation 16 bit ('add_ln58_288', firmware/nnet_utils/nnet_dense_latency.h:58) [23]  (3.903 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
