

================================================================
== Vitis HLS Report for 'FFT_stage_spatial_unroll_4_s'
================================================================
* Date:           Wed Apr  2 21:41:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.885 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       43|       43|  0.172 us|  0.172 us|   33|   33|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- R_Pair_loop_R_Group_loop  |       41|       41|        11|          1|          1|    32|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      697|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     16|     2352|     5704|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      824|     -|
|Register             |        -|      -|     4398|      385|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     16|     6750|     7610|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2470|   3588|  1680448|   840224|   637|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     9882|  14352|  6721792|  3360896|  2549|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                       |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_no_dsp_1_U117                      |fadd_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U118                      |fadd_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U121                      |fadd_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U122                      |fadd_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U125                      |fadd_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U126                      |fadd_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U129                      |fadd_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U130                      |fadd_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U141  |fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x  |        0|   1|    0|    1|    0|
    |fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U142  |fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x  |        0|   1|    0|    1|    0|
    |fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U143  |fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x  |        0|   1|    0|    1|    0|
    |fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U144  |fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x  |        0|   1|    0|    1|    0|
    |fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U145  |fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x  |        0|   1|    0|    1|    0|
    |fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U146  |fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x  |        0|   1|    0|    1|    0|
    |fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U147  |fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x  |        0|   1|    0|    1|    0|
    |fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U148  |fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x  |        0|   1|    0|    1|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U133               |fmul_32ns_32ns_32_1_primitive_dsp_1               |        0|   1|    0|    0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U134               |fmul_32ns_32ns_32_1_primitive_dsp_1               |        0|   1|    0|    0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U135               |fmul_32ns_32ns_32_1_primitive_dsp_1               |        0|   1|    0|    0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U136               |fmul_32ns_32ns_32_1_primitive_dsp_1               |        0|   1|    0|    0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U137               |fmul_32ns_32ns_32_1_primitive_dsp_1               |        0|   1|    0|    0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U138               |fmul_32ns_32ns_32_1_primitive_dsp_1               |        0|   1|    0|    0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U139               |fmul_32ns_32ns_32_1_primitive_dsp_1               |        0|   1|    0|    0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U140               |fmul_32ns_32ns_32_1_primitive_dsp_1               |        0|   1|    0|    0|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U119                      |fsub_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U120                      |fsub_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U123                      |fsub_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U124                      |fsub_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U127                      |fsub_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U128                      |fsub_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U131                      |fsub_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U132                      |fsub_32ns_32ns_32_4_no_dsp_1                      |        0|   0|  147|  356|    0|
    +-------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                  |                                                  |        0|  16| 2352| 5704|    0|
    +-------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln368_4_fu_1046_p2     |         +|   0|  0|   6|           5|           1|
    |add_ln368_fu_1330_p2       |         +|   0|  0|   9|           9|           5|
    |k_fu_1310_p2               |         +|   0|  0|   6|           4|           3|
    |ap_condition_1609          |       and|   0|  0|   2|           1|           1|
    |ap_condition_450           |       and|   0|  0|   2|           1|           1|
    |ap_condition_711           |       and|   0|  0|   2|           1|           1|
    |empty_fu_1068_p2           |      icmp|   0|  0|   2|           4|           3|
    |icmp_ln10_1_fu_1216_p2     |      icmp|   0|  0|   1|           3|           3|
    |icmp_ln10_2_fu_1477_p2     |      icmp|   0|  0|   1|           3|           3|
    |icmp_ln10_3_fu_1499_p2     |      icmp|   0|  0|   1|           3|           2|
    |icmp_ln10_fu_1376_p2       |      icmp|   0|  0|   1|           3|           1|
    |icmp_ln368_fu_1336_p2      |      icmp|   0|  0|   2|           5|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |a_fu_1397_p3               |    select|   0|  0|  28|           1|          32|
    |c_fu_1362_p3               |    select|   0|  0|  26|           1|          30|
    |d0_imag_fu_1389_p3         |    select|   0|  0|  28|           1|          32|
    |d0_real_fu_1381_p3         |    select|   0|  0|  28|           1|          32|
    |d1_22_fu_1559_p3           |    select|   0|  0|  28|           1|          32|
    |d1_fu_1513_p3              |    select|   0|  0|  28|           1|          32|
    |d1_real_13_fu_1405_p3      |    select|   0|  0|  28|           1|          32|
    |d_fu_1369_p3               |    select|   0|  0|  29|           1|          32|
    |m_fu_1060_p3               |    select|   0|  0|   7|           1|           9|
    |select_ln10_2_fu_1483_p3   |    select|   0|  0|  28|           1|          32|
    |select_ln10_3_fu_1505_p3   |    select|   0|  0|  28|           1|          32|
    |select_ln10_4_fu_1521_p3   |    select|   0|  0|  28|           1|          32|
    |select_ln10_5_fu_1535_p3   |    select|   0|  0|  28|           1|          32|
    |select_ln10_6_fu_1551_p3   |    select|   0|  0|  28|           1|          32|
    |select_ln10_fu_1463_p3     |    select|   0|  0|  28|           1|          32|
    |select_ln11_2_fu_1491_p3   |    select|   0|  0|  28|           1|          32|
    |select_ln11_4_fu_1528_p3   |    select|   0|  0|  28|           1|          32|
    |select_ln11_5_fu_1543_p3   |    select|   0|  0|  28|           1|          32|
    |select_ln11_fu_1470_p3     |    select|   0|  0|  28|           1|          32|
    |select_ln368_fu_1052_p3    |    select|   0|  0|   4|           1|           4|
    |tw_21_fu_1449_p3           |    select|   0|  0|  28|           1|          32|
    |tw_46_i_fu_1421_p3         |    select|   0|  0|  28|           1|          32|
    |tw_47_i_fu_1442_p3         |    select|   0|  0|  28|           1|          32|
    |tw_48_i_fu_1428_p3         |    select|   0|  0|  28|           1|          32|
    |tw_fu_1435_p3              |    select|   0|  0|  28|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln16_fu_1700_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln371_fu_1324_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 697|          71|         780|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |add_ln368290_fu_210                      |  16|          2|    9|         18|
    |ap_done_int                              |   8|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg        |   8|          2|    1|          2|
    |ap_phi_mux_d1_imag_14_phi_fu_839_p6      |  32|          2|   32|         64|
    |ap_phi_mux_d1_real_14_phi_fu_827_p6      |  32|          2|   32|         64|
    |ap_phi_mux_icmp_ln371289_phi_fu_817_p4   |   8|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_d1_imag_14_reg_836  |  32|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_d1_real_14_reg_824  |  32|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_d1_imag_14_reg_836  |  32|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_d1_real_14_reg_824  |  32|          2|   32|         64|
    |ap_sig_allocacmp_add_ln368290_load       |  16|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten286_load  |   8|          2|    5|         10|
    |ap_sig_allocacmp_k288_load               |   8|          2|    4|          8|
    |ap_sig_allocacmp_m287_load               |  16|          2|    9|         18|
    |grp_fu_848_p2                            |  32|          2|   32|         64|
    |grp_fu_854_p2                            |  32|          2|   32|         64|
    |grp_fu_860_p2                            |  32|          2|   32|         64|
    |grp_fu_865_p2                            |  32|          2|   32|         64|
    |grp_fu_870_p2                            |  32|          2|   32|         64|
    |grp_fu_875_p2                            |  32|          2|   32|         64|
    |grp_fu_880_p2                            |  32|          2|   32|         64|
    |grp_fu_884_p2                            |  32|          2|   32|         64|
    |grp_fu_888_p2                            |  32|          2|   32|         64|
    |grp_fu_893_p2                            |  32|          2|   32|         64|
    |grp_fu_898_p2                            |  32|          2|   32|         64|
    |grp_fu_902_p2                            |  32|          2|   32|         64|
    |grp_fu_906_p2                            |  32|          2|   32|         64|
    |grp_fu_911_p2                            |  32|          2|   32|         64|
    |grp_fu_916_p2                            |  32|          2|   32|         64|
    |grp_fu_920_p2                            |  32|          2|   32|         64|
    |indvar_flatten286_fu_198                 |   8|          2|    5|         10|
    |k288_fu_206                              |   8|          2|    4|          8|
    |m287_fu_202                              |  16|          2|    9|         18|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 824|         66|  761|       1522|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |a_reg_2256                                        |  32|   0|   32|          0|
    |add_ln368290_fu_210                               |   9|   0|    9|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_d1_imag_14_reg_836           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_d1_real_14_reg_824           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_d1_imag_14_reg_836           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_d1_real_14_reg_824           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_d1_imag_14_reg_836           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_d1_real_14_reg_824           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_d1_imag_14_reg_836           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_d1_real_14_reg_824           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_d1_imag_14_reg_836           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_d1_real_14_reg_824           |  32|   0|   32|          0|
    |bc_13_i_reg_2430                                  |  32|   0|   32|          0|
    |bc_2_i_reg_2442                                   |  32|   0|   32|          0|
    |bc_5_reg_2454                                     |  32|   0|   32|          0|
    |bc_reg_2418                                       |  32|   0|   32|          0|
    |bd_13_i_reg_2424                                  |  32|   0|   32|          0|
    |bd_2_i_reg_2436                                   |  32|   0|   32|          0|
    |bd_5_reg_2448                                     |  32|   0|   32|          0|
    |bd_reg_2412                                       |  32|   0|   32|          0|
    |c_reg_2224                                        |  13|   0|   32|         19|
    |d0_imag_reg_2248                                  |  32|   0|   32|          0|
    |d0_real_reg_2240                                  |  32|   0|   32|          0|
    |d1_22_reg_2404                                    |  32|   0|   32|          0|
    |d1_imag_15_reg_2515                               |  32|   0|   32|          0|
    |d1_imag_22_i_reg_2483                             |  32|   0|   32|          0|
    |d1_imag_3_i_reg_2499                              |  32|   0|   32|          0|
    |d1_imag_reg_2470                                  |  32|   0|   32|          0|
    |d1_real_13_reg_2266                               |  32|   0|   32|          0|
    |d1_real_15_reg_2507                               |  32|   0|   32|          0|
    |d1_real_22_i_reg_2475                             |  32|   0|   32|          0|
    |d1_real_3_i_reg_2491                              |  32|   0|   32|          0|
    |d1_real_reg_2465                                  |  32|   0|   32|          0|
    |d1_reg_2356                                       |  32|   0|   32|          0|
    |d3_imag_13_i_reg_2541                             |  32|   0|   32|          0|
    |d3_imag_2_i_reg_2553                              |  32|   0|   32|          0|
    |d3_imag_5_reg_2565                                |  32|   0|   32|          0|
    |d3_imag_reg_2529                                  |  32|   0|   32|          0|
    |d3_real_13_i_reg_2535                             |  32|   0|   32|          0|
    |d3_real_2_i_reg_2547                              |  32|   0|   32|          0|
    |d3_real_5_reg_2559                                |  32|   0|   32|          0|
    |d3_real_reg_2523                                  |  32|   0|   32|          0|
    |d_reg_2232                                        |   7|   0|   32|         25|
    |empty_reg_2008                                    |   1|   0|    1|          0|
    |grp_fu_1000_p1                                    |  32|   0|   32|          0|
    |grp_fu_1000_p2                                    |   1|   0|   32|         31|
    |grp_fu_1000_p3                                    |  32|   0|   32|          0|
    |grp_fu_1007_p1                                    |  32|   0|   32|          0|
    |grp_fu_1007_p2                                    |  16|   0|   32|         16|
    |grp_fu_1007_p3                                    |  32|   0|   32|          0|
    |grp_fu_848_ce                                     |   1|   0|    1|          0|
    |grp_fu_848_p0                                     |  32|   0|   32|          0|
    |grp_fu_848_p1                                     |  32|   0|   32|          0|
    |grp_fu_854_ce                                     |   1|   0|    1|          0|
    |grp_fu_854_p0                                     |  32|   0|   32|          0|
    |grp_fu_854_p1                                     |  32|   0|   32|          0|
    |grp_fu_860_ce                                     |   1|   0|    1|          0|
    |grp_fu_860_p0                                     |  32|   0|   32|          0|
    |grp_fu_860_p1                                     |  32|   0|   32|          0|
    |grp_fu_865_ce                                     |   1|   0|    1|          0|
    |grp_fu_865_p0                                     |  32|   0|   32|          0|
    |grp_fu_865_p1                                     |  32|   0|   32|          0|
    |grp_fu_870_ce                                     |   1|   0|    1|          0|
    |grp_fu_870_p0                                     |  32|   0|   32|          0|
    |grp_fu_870_p1                                     |  32|   0|   32|          0|
    |grp_fu_875_ce                                     |   1|   0|    1|          0|
    |grp_fu_875_p0                                     |  32|   0|   32|          0|
    |grp_fu_875_p1                                     |  32|   0|   32|          0|
    |grp_fu_880_ce                                     |   1|   0|    1|          0|
    |grp_fu_880_p0                                     |  32|   0|   32|          0|
    |grp_fu_880_p1                                     |  32|   0|   32|          0|
    |grp_fu_884_ce                                     |   1|   0|    1|          0|
    |grp_fu_884_p0                                     |  32|   0|   32|          0|
    |grp_fu_884_p1                                     |  32|   0|   32|          0|
    |grp_fu_888_ce                                     |   1|   0|    1|          0|
    |grp_fu_888_p0                                     |  32|   0|   32|          0|
    |grp_fu_888_p1                                     |  32|   0|   32|          0|
    |grp_fu_893_ce                                     |   1|   0|    1|          0|
    |grp_fu_893_p0                                     |  32|   0|   32|          0|
    |grp_fu_893_p1                                     |  32|   0|   32|          0|
    |grp_fu_898_ce                                     |   1|   0|    1|          0|
    |grp_fu_898_p0                                     |  32|   0|   32|          0|
    |grp_fu_898_p1                                     |  32|   0|   32|          0|
    |grp_fu_902_ce                                     |   1|   0|    1|          0|
    |grp_fu_902_p0                                     |  32|   0|   32|          0|
    |grp_fu_902_p1                                     |  32|   0|   32|          0|
    |grp_fu_906_ce                                     |   1|   0|    1|          0|
    |grp_fu_906_p0                                     |  32|   0|   32|          0|
    |grp_fu_906_p1                                     |  32|   0|   32|          0|
    |grp_fu_911_ce                                     |   1|   0|    1|          0|
    |grp_fu_911_p0                                     |  32|   0|   32|          0|
    |grp_fu_911_p1                                     |  32|   0|   32|          0|
    |grp_fu_916_ce                                     |   1|   0|    1|          0|
    |grp_fu_916_p0                                     |  32|   0|   32|          0|
    |grp_fu_916_p1                                     |  32|   0|   32|          0|
    |grp_fu_920_ce                                     |   1|   0|    1|          0|
    |grp_fu_920_p0                                     |  32|   0|   32|          0|
    |grp_fu_920_p1                                     |  32|   0|   32|          0|
    |grp_fu_957_p1                                     |  32|   0|   32|          0|
    |grp_fu_957_p2                                     |   7|   0|   32|         25|
    |grp_fu_957_p3                                     |  32|   0|   32|          0|
    |grp_fu_964_p1                                     |  32|   0|   32|          0|
    |grp_fu_964_p2                                     |  15|   0|   32|         17|
    |grp_fu_964_p3                                     |  32|   0|   32|          0|
    |grp_fu_971_p1                                     |  32|   0|   32|          0|
    |grp_fu_971_p3                                     |  32|   0|   32|          0|
    |grp_fu_979_p1                                     |  32|   0|   32|          0|
    |grp_fu_979_p2                                     |  15|   0|   32|         17|
    |grp_fu_979_p3                                     |  32|   0|   32|          0|
    |grp_fu_986_p1                                     |  32|   0|   32|          0|
    |grp_fu_986_p2                                     |  13|   0|   32|         19|
    |grp_fu_986_p3                                     |  32|   0|   32|          0|
    |grp_fu_993_p1                                     |  32|   0|   32|          0|
    |grp_fu_993_p2                                     |  16|   0|   32|         16|
    |grp_fu_993_p3                                     |  32|   0|   32|          0|
    |icmp_ln10_1_reg_2207                              |   1|   0|    1|          0|
    |icmp_ln368_reg_2220                               |   1|   0|    1|          0|
    |indvar_flatten286_fu_198                          |   5|   0|    5|          0|
    |k288_fu_206                                       |   4|   0|    4|          0|
    |m287_fu_202                                       |   9|   0|    9|          0|
    |pre_grp_fu_848_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_854_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_860_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_865_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_870_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_875_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_880_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_884_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_888_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_893_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_898_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_902_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_906_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_911_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_916_p2_reg                             |  32|   0|   32|          0|
    |pre_grp_fu_920_p2_reg                             |  32|   0|   32|          0|
    |select_ln10_2_reg_2332                            |  32|   0|   32|          0|
    |select_ln10_3_reg_2348                            |  32|   0|   32|          0|
    |select_ln10_4_reg_2364                            |  32|   0|   32|          0|
    |select_ln10_5_reg_2380                            |  32|   0|   32|          0|
    |select_ln10_6_reg_2396                            |  32|   0|   32|          0|
    |select_ln10_reg_2316                              |  32|   0|   32|          0|
    |select_ln11_2_reg_2340                            |  32|   0|   32|          0|
    |select_ln11_4_reg_2372                            |  32|   0|   32|          0|
    |select_ln11_5_reg_2388                            |  32|   0|   32|          0|
    |select_ln11_reg_2324                              |  32|   0|   32|          0|
    |tmp_5_reg_2029                                    |   1|   0|    1|          0|
    |tmp_reg_2024                                      |   5|   0|    5|          0|
    |tmp_s_reg_2037                                    |   4|   0|    4|          0|
    |trunc_ln378_1_reg_2122                            |   1|   0|    1|          0|
    |trunc_ln378_reg_2019                              |   3|   0|    3|          0|
    |tw_21_reg_2308                                    |  15|   0|   32|         17|
    |tw_46_i_reg_2276                                  |  16|   0|   32|         16|
    |tw_47_i_reg_2300                                  |  15|   0|   32|         17|
    |tw_48_i_reg_2284                                  |   1|   0|   32|         31|
    |tw_reg_2292                                       |  16|   0|   32|         16|
    |xor_ln371_reg_2215                                |   1|   0|    1|          0|
    |a_reg_2256                                        |  64|  32|   32|          0|
    |c_reg_2224                                        |  32|  14|   32|         19|
    |d0_imag_reg_2248                                  |   0|  16|   32|          0|
    |d0_real_reg_2240                                  |   0|  16|   32|          0|
    |d1_real_13_reg_2266                               |  64|  32|   32|          0|
    |d1_reg_2356                                       |  64|  32|   32|          0|
    |d_reg_2232                                        |  16|   7|   32|         25|
    |select_ln10_2_reg_2332                            |   0|  16|   32|          0|
    |select_ln10_3_reg_2348                            |   0|  16|   32|          0|
    |select_ln10_4_reg_2364                            |   0|  16|   32|          0|
    |select_ln10_5_reg_2380                            |   0|  16|   32|          0|
    |select_ln10_6_reg_2396                            |   0|  16|   32|          0|
    |select_ln10_reg_2316                              |   0|  16|   32|          0|
    |select_ln11_2_reg_2340                            |  64|  32|   32|          0|
    |select_ln11_reg_2324                              |  64|  32|   32|          0|
    |tmp_5_reg_2029                                    |   0|   2|    1|          0|
    |tmp_reg_2024                                      |   0|   8|    5|          0|
    |tmp_s_reg_2037                                    |   0|   4|    4|          0|
    |trunc_ln378_reg_2019                              |   0|   4|    3|          0|
    |tw_21_reg_2308                                    |  32|  14|   32|         17|
    |tw_46_i_reg_2276                                  |  32|  14|   32|         16|
    |tw_47_i_reg_2300                                  |  32|  14|   32|         17|
    |tw_48_i_reg_2284                                  |   4|   2|   32|         31|
    |tw_reg_2292                                       |  32|  14|   32|         16|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |4398| 385| 4833|        423|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------------------------+--------------+
|                                                            RTL Ports                                                            | Dir | Bits|  Protocol  |                                                      Source Object                                                     |    C Type    |
+---------------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                                                           |   in|    1|  ap_ctrl_hs|                                                                                             FFT_stage_spatial_unroll<4>|  return value|
|ap_rst                                                                                                                           |   in|    1|  ap_ctrl_hs|                                                                                             FFT_stage_spatial_unroll<4>|  return value|
|ap_start                                                                                                                         |   in|    1|  ap_ctrl_hs|                                                                                             FFT_stage_spatial_unroll<4>|  return value|
|ap_done                                                                                                                          |  out|    1|  ap_ctrl_hs|                                                                                             FFT_stage_spatial_unroll<4>|  return value|
|ap_continue                                                                                                                      |   in|    1|  ap_ctrl_hs|                                                                                             FFT_stage_spatial_unroll<4>|  return value|
|ap_idle                                                                                                                          |  out|    1|  ap_ctrl_hs|                                                                                             FFT_stage_spatial_unroll<4>|  return value|
|ap_ready                                                                                                                         |  out|    1|  ap_ctrl_hs|                                                                                             FFT_stage_spatial_unroll<4>|  return value|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_address0  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_d0        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_address1  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_address0  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_d0        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_address1  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_address0  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_d0        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_address1  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_address0  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_d0        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_address1  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_address0  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_d0        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_address1  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_address0  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_d0        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_address1  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_address0  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_d0        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_address1  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_address0  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_d0        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_address1  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_address0                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce0                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_q0                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_address1                                               |  out|    5|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce1                                                    |  out|    1|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_q1                                                     |   in|   32|   ap_memory|                                               FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4|         array|
+---------------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten286 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m287 = alloca i32 1"   --->   Operation 15 'alloca' 'm287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k288 = alloca i32 1"   --->   Operation 16 'alloca' 'k288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_ln368290 = alloca i32 1"   --->   Operation 17 'alloca' 'add_ln368290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 16, i9 %add_ln368290"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %k288"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 0, i9 %m287"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten286"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc116.i"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%icmp_ln371289 = phi i1 1, void %entry, i1 %xor_ln371, void %fpga_resource_hint.for.inc113.55" [FFT.cpp:371]   --->   Operation 55 'phi' 'icmp_ln371289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten286_load = load i5 %indvar_flatten286" [FFT.cpp:368]   --->   Operation 56 'load' 'indvar_flatten286_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%m287_load = load i9 %m287" [FFT.cpp:368]   --->   Operation 57 'load' 'm287_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%k288_load = load i4 %k288" [FFT.cpp:368]   --->   Operation 58 'load' 'k288_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add_ln368290_load = load i9 %add_ln368290" [FFT.cpp:368]   --->   Operation 59 'load' 'add_ln368290_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.59ns)   --->   "%add_ln368_4 = add i5 %indvar_flatten286_load, i5 1" [FFT.cpp:368]   --->   Operation 60 'add' 'add_ln368_4' <Predicate = true> <Delay = 0.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.31ns)   --->   "%select_ln368 = select i1 %icmp_ln371289, i4 %k288_load, i4 0" [FFT.cpp:368]   --->   Operation 61 'select' 'select_ln368' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.32ns)   --->   "%m = select i1 %icmp_ln371289, i9 %m287_load, i9 %add_ln368290_load" [FFT.cpp:368]   --->   Operation 62 'select' 'm' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%empty = icmp_eq  i4 %select_ln368, i4 4" [FFT.cpp:368]   --->   Operation 63 'icmp' 'empty' <Predicate = true> <Delay = 0.42> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln378 = trunc i4 %select_ln368" [FFT.cpp:378]   --->   Operation 64 'trunc' 'trunc_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %m, i32 3, i32 7" [FFT.cpp:381]   --->   Operation 65 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln368, i32 2" [FFT.cpp:381]   --->   Operation 66 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln381_1 = zext i5 %tmp" [FFT.cpp:381]   --->   Operation 67 'zext' 'zext_ln381_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %m, i32 4, i32 7" [FFT.cpp:381]   --->   Operation 68 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%lshr_ln7_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_s, i1 1" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 69 'bitconcatenate' 'lshr_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i5 %lshr_ln7_1" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 70 'zext' 'zext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 71 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 72 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 73 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 74 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr"   --->   Operation 75 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 76 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr"   --->   Operation 77 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 78 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr"   --->   Operation 79 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 80 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr"   --->   Operation 81 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 82 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 83 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 84 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 85 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 86 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1"   --->   Operation 87 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 88 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1"   --->   Operation 89 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 90 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1"   --->   Operation 91 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 92 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1"   --->   Operation 93 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 94 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln368, i32 1, i32 2" [FFT.cpp:378]   --->   Operation 95 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp_226, i1 1" [FFT.cpp:378]   --->   Operation 96 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 97 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 98 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 99 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 100 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 101 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 102 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 103 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 104 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln378_1 = trunc i4 %select_ln368" [FFT.cpp:378]   --->   Operation 105 'trunc' 'trunc_ln378_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 106 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 107 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 108 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 109 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 110 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 111 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 112 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 113 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 114 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 115 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 116 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 117 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 118 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 119 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 120 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 121 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr"   --->   Operation 122 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 123 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr"   --->   Operation 124 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 125 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 126 [1/1] (0.36ns)   --->   "%icmp_ln10_1 = icmp_eq  i3 %or_ln, i3 5" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 126 'icmp' 'icmp_ln10_1' <Predicate = true> <Delay = 0.36> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1"   --->   Operation 127 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 128 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1"   --->   Operation 129 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 130 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr"   --->   Operation 131 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 132 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr"   --->   Operation 133 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 134 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1"   --->   Operation 135 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 136 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1"   --->   Operation 137 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 138 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr"   --->   Operation 139 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 140 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr"   --->   Operation 141 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 142 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1"   --->   Operation 143 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 144 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1"   --->   Operation 145 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 146 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr"   --->   Operation 147 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 148 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr"   --->   Operation 149 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 150 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1"   --->   Operation 151 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 152 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1"   --->   Operation 153 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 154 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr"   --->   Operation 155 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 156 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr"   --->   Operation 157 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 158 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1"   --->   Operation 159 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 160 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1"   --->   Operation 161 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 162 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr"   --->   Operation 163 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 164 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr"   --->   Operation 165 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 166 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1"   --->   Operation 167 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 168 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1"   --->   Operation 169 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 170 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 171 [1/1] (0.59ns)   --->   "%k = add i4 %select_ln368, i4 4" [FFT.cpp:371]   --->   Operation 171 'add' 'k' <Predicate = true> <Delay = 0.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %k, i32 3" [FFT.cpp:371]   --->   Operation 172 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.24ns)   --->   "%xor_ln371 = xor i1 %tmp_6, i1 1" [FFT.cpp:371]   --->   Operation 173 'xor' 'xor_ln371' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.62ns)   --->   "%add_ln368 = add i9 %m, i9 16" [FFT.cpp:368]   --->   Operation 174 'add' 'add_ln368' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.48ns)   --->   "%icmp_ln368 = icmp_eq  i5 %indvar_flatten286_load, i5 31" [FFT.cpp:368]   --->   Operation 175 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 0.48> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.37ns)   --->   "%store_ln368 = store i9 %add_ln368, i9 %add_ln368290" [FFT.cpp:368]   --->   Operation 176 'store' 'store_ln368' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 177 [1/1] (0.38ns)   --->   "%store_ln371 = store i4 %k, i4 %k288" [FFT.cpp:371]   --->   Operation 177 'store' 'store_ln371' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 178 [1/1] (0.37ns)   --->   "%store_ln368 = store i9 %m, i9 %m287" [FFT.cpp:368]   --->   Operation 178 'store' 'store_ln368' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 179 [1/1] (0.38ns)   --->   "%store_ln368 = store i5 %add_ln368_4, i5 %indvar_flatten286" [FFT.cpp:368]   --->   Operation 179 'store' 'store_ln368' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %for.inc116.i, void %FFT_stage_spatial_unroll<4>.exit" [FFT.cpp:368]   --->   Operation 180 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.74>
ST_2 : Operation 181 [1/1] (0.37ns)   --->   "%c = select i1 %empty, i32 6.12323e-17, i32 1" [FFT.cpp:368]   --->   Operation 181 'select' 'c' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.37ns)   --->   "%d = select i1 %empty, i32 -1, i32 -0" [FFT.cpp:368]   --->   Operation 182 'select' 'd' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 183 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 184 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 184 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 185 [1/1] (0.36ns)   --->   "%icmp_ln10 = icmp_ne  i3 %trunc_ln378, i3 0" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 185 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.36> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.37ns)   --->   "%d0_real = select i1 %icmp_ln10, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 186 'select' 'd0_real' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 187 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 187 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 188 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 188 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 189 [1/1] (0.37ns)   --->   "%d0_imag = select i1 %icmp_ln10, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 189 'select' 'd0_imag' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 190 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 191 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 191 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 192 [1/1] (0.37ns)   --->   "%a = select i1 %icmp_ln10, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 192 'select' 'a' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 193 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 194 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 194 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 195 [1/1] (0.37ns)   --->   "%d1_real_13 = select i1 %icmp_ln10, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 195 'select' 'd1_real_13' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.43ns)   --->   "%switch_ln13 = switch i3 %trunc_ln378, void %fpga_resource_hint.if.then4.i.57, i3 4, void %if.then.i.i, i3 0, void %fpga_resource_hint.for.inc113.55" [FFT.cpp:13->FFT.cpp:381]   --->   Operation 196 'switch' 'switch_ln13' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln378_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_5, i1 1, i1 %trunc_ln378_1" [FFT.cpp:378]   --->   Operation 197 'bitconcatenate' 'or_ln378_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.37ns)   --->   "%tw_46_i = select i1 %empty, i32 -0.382683, i32 0.92388" [FFT.cpp:368]   --->   Operation 198 'select' 'tw_46_i' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.37ns)   --->   "%tw_48_i = select i1 %empty, i32 -0.707107, i32 0.707107" [FFT.cpp:368]   --->   Operation 199 'select' 'tw_48_i' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.37ns)   --->   "%tw = select i1 %empty, i32 -0.92388, i32 0.382683" [FFT.cpp:368]   --->   Operation 200 'select' 'tw' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.37ns)   --->   "%tw_47_i = select i1 %empty, i32 -0.92388, i32 -0.382683" [FFT.cpp:368]   --->   Operation 201 'select' 'tw_47_i' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.37ns)   --->   "%tw_21 = select i1 %empty, i32 -0.382683, i32 -0.92388" [FFT.cpp:368]   --->   Operation 202 'select' 'tw_21' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln378_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_5, i2 3" [FFT.cpp:378]   --->   Operation 203 'bitconcatenate' 'or_ln378_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 204 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 205 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 205 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 206 [1/1] (0.37ns)   --->   "%select_ln10 = select i1 %icmp_ln10_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 206 'select' 'select_ln10' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 207 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 207 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 208 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 208 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 209 [1/1] (0.37ns)   --->   "%select_ln11 = select i1 %icmp_ln10_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 209 'select' 'select_ln11' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 210 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 211 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 211 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 212 [1/1] (0.36ns)   --->   "%icmp_ln10_2 = icmp_eq  i3 %or_ln378_1, i3 6" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 212 'icmp' 'icmp_ln10_2' <Predicate = true> <Delay = 0.36> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.37ns)   --->   "%select_ln10_2 = select i1 %icmp_ln10_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 213 'select' 'select_ln10_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 214 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 215 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 215 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 216 [1/1] (0.37ns)   --->   "%select_ln11_2 = select i1 %icmp_ln10_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 216 'select' 'select_ln11_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 217 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 218 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 218 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 219 [1/1] (0.36ns)   --->   "%icmp_ln10_3 = icmp_eq  i3 %or_ln378_2, i3 7" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 219 'icmp' 'icmp_ln10_3' <Predicate = true> <Delay = 0.36> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.37ns)   --->   "%select_ln10_3 = select i1 %icmp_ln10_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 220 'select' 'select_ln10_3' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 221 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 221 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 222 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 222 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 223 [1/1] (0.37ns)   --->   "%d1 = select i1 %icmp_ln10_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 223 'select' 'd1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 224 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 224 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 225 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 225 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 226 [1/1] (0.37ns)   --->   "%select_ln10_4 = select i1 %icmp_ln10_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 226 'select' 'select_ln10_4' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 227 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 228 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 228 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 229 [1/1] (0.37ns)   --->   "%select_ln11_4 = select i1 %icmp_ln10_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 229 'select' 'select_ln11_4' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 230 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 231 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 231 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 232 [1/1] (0.37ns)   --->   "%select_ln10_5 = select i1 %icmp_ln10_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 232 'select' 'select_ln10_5' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 233 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 233 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 234 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 234 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 235 [1/1] (0.37ns)   --->   "%select_ln11_5 = select i1 %icmp_ln10_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 235 'select' 'select_ln11_5' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 236 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 236 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 237 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 237 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 238 [1/1] (0.37ns)   --->   "%select_ln10_6 = select i1 %icmp_ln10_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 238 'select' 'select_ln10_6' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 239 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 240 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 240 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 241 [1/1] (0.37ns)   --->   "%d1_22 = select i1 %icmp_ln10_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 241 'select' 'd1_22' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.83>
ST_3 : Operation 242 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd = muxlogic i32 %d1_real_13"   --->   Operation 242 'muxlogic' 'muxLogicI0_to_bd' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.70>
ST_3 : Operation 243 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd = muxlogic i32 %d"   --->   Operation 243 'muxlogic' 'muxLogicI1_to_bd' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.70>
ST_3 : Operation 244 [1/1] (2.13ns) (share mux size 8)   --->   "%bd = fmul i32 %d1_real_13, i32 %d" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 244 'fmul' 'bd' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc = muxlogic i32 %d1_real_13"   --->   Operation 245 'muxlogic' 'muxLogicI0_to_bc' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.70>
ST_3 : Operation 246 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc = muxlogic i32 %c"   --->   Operation 246 'muxlogic' 'muxLogicI1_to_bc' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.70>
ST_3 : Operation 247 [1/1] (2.13ns) (share mux size 8)   --->   "%bc = fmul i32 %d1_real_13, i32 %c" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 247 'fmul' 'bc' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_13_i = muxlogic i32 %select_ln11_4"   --->   Operation 248 'muxlogic' 'muxLogicI0_to_bd_13_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 249 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_13_i = muxlogic i32 %tw_47_i"   --->   Operation 249 'muxlogic' 'muxLogicI1_to_bd_13_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 250 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_13_i = fmul i32 %select_ln11_4, i32 %tw_47_i" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 250 'fmul' 'bd_13_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_13_i = muxlogic i32 %select_ln11_4"   --->   Operation 251 'muxlogic' 'muxLogicI0_to_bc_13_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 252 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_13_i = muxlogic i32 %tw_46_i"   --->   Operation 252 'muxlogic' 'muxLogicI1_to_bc_13_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 253 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_13_i = fmul i32 %select_ln11_4, i32 %tw_46_i" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 253 'fmul' 'bc_13_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_2_i = muxlogic i32 %select_ln11_5"   --->   Operation 254 'muxlogic' 'muxLogicI0_to_bd_2_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 255 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_2_i = muxlogic i32 -0.707107"   --->   Operation 255 'muxlogic' 'muxLogicI1_to_bd_2_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 256 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_2_i = fmul i32 %select_ln11_5, i32 -0.707107" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 256 'fmul' 'bd_2_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_2_i = muxlogic i32 %select_ln11_5"   --->   Operation 257 'muxlogic' 'muxLogicI0_to_bc_2_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 258 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_2_i = muxlogic i32 %tw_48_i"   --->   Operation 258 'muxlogic' 'muxLogicI1_to_bc_2_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 259 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_2_i = fmul i32 %select_ln11_5, i32 %tw_48_i" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 259 'fmul' 'bc_2_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_5 = muxlogic i32 %d1_22"   --->   Operation 260 'muxlogic' 'muxLogicI0_to_bd_5' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 261 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_5 = muxlogic i32 %tw_21"   --->   Operation 261 'muxlogic' 'muxLogicI1_to_bd_5' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 262 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_5 = fmul i32 %d1_22, i32 %tw_21" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 262 'fmul' 'bd_5' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_5 = muxlogic i32 %d1_22"   --->   Operation 263 'muxlogic' 'muxLogicI0_to_bc_5' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 264 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_5 = muxlogic i32 %tw"   --->   Operation 264 'muxlogic' 'muxLogicI1_to_bc_5' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 265 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_5 = fmul i32 %d1_22, i32 %tw" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 265 'fmul' 'bc_5' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.43>
ST_4 : Operation 266 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real = muxlogic i32 %a"   --->   Operation 266 'muxlogic' 'muxLogicI0_to_d1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_4 : Operation 267 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real = muxlogic i32 %c"   --->   Operation 267 'muxlogic' 'muxLogicI1_to_d1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_4 : Operation 268 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real = muxlogic i32 %bd"   --->   Operation 268 'muxlogic' 'muxLogicI2_to_d1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_4 : Operation 269 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag = muxlogic i32 %a"   --->   Operation 269 'muxlogic' 'muxLogicI0_to_d1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_4 : Operation 270 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag = muxlogic i32 %d"   --->   Operation 270 'muxlogic' 'muxLogicI1_to_d1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_4 : Operation 271 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag = muxlogic i32 %bc"   --->   Operation 271 'muxlogic' 'muxLogicI2_to_d1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_4 : Operation 272 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_22_i = muxlogic i32 %select_ln11"   --->   Operation 272 'muxlogic' 'muxLogicI0_to_d1_real_22_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 273 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_22_i = muxlogic i32 %tw_46_i"   --->   Operation 273 'muxlogic' 'muxLogicI1_to_d1_real_22_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 274 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_22_i = muxlogic i32 %bd_13_i"   --->   Operation 274 'muxlogic' 'muxLogicI2_to_d1_real_22_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 275 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_22_i = muxlogic i32 %select_ln11"   --->   Operation 275 'muxlogic' 'muxLogicI0_to_d1_imag_22_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 276 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_22_i = muxlogic i32 %tw_47_i"   --->   Operation 276 'muxlogic' 'muxLogicI1_to_d1_imag_22_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 277 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_22_i = muxlogic i32 %bc_13_i"   --->   Operation 277 'muxlogic' 'muxLogicI2_to_d1_imag_22_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 278 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_3_i = muxlogic i32 %select_ln11_2"   --->   Operation 278 'muxlogic' 'muxLogicI0_to_d1_real_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 279 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_3_i = muxlogic i32 %tw_48_i"   --->   Operation 279 'muxlogic' 'muxLogicI1_to_d1_real_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 280 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_3_i = muxlogic i32 %bd_2_i"   --->   Operation 280 'muxlogic' 'muxLogicI2_to_d1_real_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 281 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_3_i = muxlogic i32 %select_ln11_2"   --->   Operation 281 'muxlogic' 'muxLogicI0_to_d1_imag_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 282 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_3_i = muxlogic i32 -0.707107"   --->   Operation 282 'muxlogic' 'muxLogicI1_to_d1_imag_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 283 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_3_i = muxlogic i32 %bc_2_i"   --->   Operation 283 'muxlogic' 'muxLogicI2_to_d1_imag_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 284 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_15 = muxlogic i32 %d1"   --->   Operation 284 'muxlogic' 'muxLogicI0_to_d1_real_15' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 285 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_15 = muxlogic i32 %tw"   --->   Operation 285 'muxlogic' 'muxLogicI1_to_d1_real_15' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 286 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_15 = muxlogic i32 %bd_5"   --->   Operation 286 'muxlogic' 'muxLogicI2_to_d1_real_15' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 287 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_15 = muxlogic i32 %d1"   --->   Operation 287 'muxlogic' 'muxLogicI0_to_d1_imag_15' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 288 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_15 = muxlogic i32 %tw_21"   --->   Operation 288 'muxlogic' 'muxLogicI1_to_d1_imag_15' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 289 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_15 = muxlogic i32 %bc_5"   --->   Operation 289 'muxlogic' 'muxLogicI2_to_d1_imag_15' <Predicate = true> <Delay = 0.43>

State 5 <SV = 4> <Delay = 2.88>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %a" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 290 'bitcast' 'bitcast_ln16' <Predicate = (trunc_ln378 == 4)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln16, i32 31" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 291 'bitselect' 'bit_sel' <Predicate = (trunc_ln378 == 4)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.24ns)   --->   "%xor_ln16 = xor i1 %bit_sel, i1 1" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 292 'xor' 'xor_ln16' <Predicate = (trunc_ln378 == 4)> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %bitcast_ln16" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 293 'trunc' 'trunc_ln16' <Predicate = (trunc_ln378 == 4)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln16, i31 %trunc_ln16" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 294 'bitconcatenate' 'xor_ln' <Predicate = (trunc_ln378 == 4)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%d1_imag_13 = bitcast i32 %xor_ln" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 295 'bitcast' 'd1_imag_13' <Predicate = (trunc_ln378 == 4)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.43ns)   --->   "%br_ln17 = br void %fpga_resource_hint.for.inc113.55" [FFT.cpp:17->FFT.cpp:381]   --->   Operation 296 'br' 'br_ln17' <Predicate = (trunc_ln378 == 4)> <Delay = 0.43>
ST_5 : Operation 297 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real = muxlogic i32 %a"   --->   Operation 297 'muxlogic' 'muxLogicI0_to_d1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 298 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real = muxlogic i32 %c"   --->   Operation 298 'muxlogic' 'muxLogicI1_to_d1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 299 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real = muxlogic i32 %bd"   --->   Operation 299 'muxlogic' 'muxLogicI2_to_d1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real = fmsub i32 @_ssdm_op_FMSUB, i32 %a, i32 %c, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 300 'fmsub' 'd1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 301 'specfucore' 'specfucore_ln19' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 302 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag = muxlogic i32 %a"   --->   Operation 302 'muxlogic' 'muxLogicI0_to_d1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 303 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag = muxlogic i32 %d"   --->   Operation 303 'muxlogic' 'muxLogicI1_to_d1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 304 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag = muxlogic i32 %bc"   --->   Operation 304 'muxlogic' 'muxLogicI2_to_d1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag = fmadd i32 @_ssdm_op_FMADD, i32 %a, i32 %d, i32 %bc" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 305 'fmadd' 'd1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 306 'specfucore' 'specfucore_ln20' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 307 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_22_i = muxlogic i32 %select_ln11"   --->   Operation 307 'muxlogic' 'muxLogicI0_to_d1_real_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_22_i = muxlogic i32 %tw_46_i"   --->   Operation 308 'muxlogic' 'muxLogicI1_to_d1_real_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_22_i = muxlogic i32 %bd_13_i"   --->   Operation 309 'muxlogic' 'muxLogicI2_to_d1_real_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_22_i = fmsub i32 @_ssdm_op_FMSUB, i32 %select_ln11, i32 %tw_46_i, i32 %bd_13_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 310 'fmsub' 'd1_real_22_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_22_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 311 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_22_i = muxlogic i32 %select_ln11"   --->   Operation 312 'muxlogic' 'muxLogicI0_to_d1_imag_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 313 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_22_i = muxlogic i32 %tw_47_i"   --->   Operation 313 'muxlogic' 'muxLogicI1_to_d1_imag_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_22_i = muxlogic i32 %bc_13_i"   --->   Operation 314 'muxlogic' 'muxLogicI2_to_d1_imag_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_22_i = fmadd i32 @_ssdm_op_FMADD, i32 %select_ln11, i32 %tw_47_i, i32 %bc_13_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 315 'fmadd' 'd1_imag_22_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_22_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 316 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 317 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_3_i = muxlogic i32 %select_ln11_2"   --->   Operation 317 'muxlogic' 'muxLogicI0_to_d1_real_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_3_i = muxlogic i32 %tw_48_i"   --->   Operation 318 'muxlogic' 'muxLogicI1_to_d1_real_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_3_i = muxlogic i32 %bd_2_i"   --->   Operation 319 'muxlogic' 'muxLogicI2_to_d1_real_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_3_i = fmsub i32 @_ssdm_op_FMSUB, i32 %select_ln11_2, i32 %tw_48_i, i32 %bd_2_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 320 'fmsub' 'd1_real_3_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_3_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 321 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_3_i = muxlogic i32 %select_ln11_2"   --->   Operation 322 'muxlogic' 'muxLogicI0_to_d1_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_3_i = muxlogic i32 -0.707107"   --->   Operation 323 'muxlogic' 'muxLogicI1_to_d1_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_3_i = muxlogic i32 %bc_2_i"   --->   Operation 324 'muxlogic' 'muxLogicI2_to_d1_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_3_i = fmadd i32 @_ssdm_op_FMADD, i32 %select_ln11_2, i32 -0.707107, i32 %bc_2_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 325 'fmadd' 'd1_imag_3_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_3_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 326 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_15 = muxlogic i32 %d1"   --->   Operation 327 'muxlogic' 'muxLogicI0_to_d1_real_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_15 = muxlogic i32 %tw"   --->   Operation 328 'muxlogic' 'muxLogicI1_to_d1_real_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 329 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_15 = muxlogic i32 %bd_5"   --->   Operation 329 'muxlogic' 'muxLogicI2_to_d1_real_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_15 = fmsub i32 @_ssdm_op_FMSUB, i32 %d1, i32 %tw, i32 %bd_5" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 330 'fmsub' 'd1_real_15' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_15, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 331 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 332 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_15 = muxlogic i32 %d1"   --->   Operation 332 'muxlogic' 'muxLogicI0_to_d1_imag_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 333 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_15 = muxlogic i32 %tw_21"   --->   Operation 333 'muxlogic' 'muxLogicI1_to_d1_imag_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 334 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_15 = muxlogic i32 %bc_5"   --->   Operation 334 'muxlogic' 'muxLogicI2_to_d1_imag_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_15 = fmadd i32 @_ssdm_op_FMADD, i32 %d1, i32 %tw_21, i32 %bc_5" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 335 'fmadd' 'd1_imag_15' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_15, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 336 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.22>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 337 'specregionbegin' 'rbegin21_i' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin21_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 338 'specregionend' 'rend22_i' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 339 'specregionbegin' 'rbegin19_i' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin19_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 340 'specregionend' 'rend20_i' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.43ns)   --->   "%br_ln30 = br void %fpga_resource_hint.for.inc113.55" [FFT.cpp:30->FFT.cpp:381]   --->   Operation 341 'br' 'br_ln30' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%d1_real_14 = phi i32 %d1_real_13, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.57, i32 %a, void %for.inc116.i"   --->   Operation 342 'phi' 'd1_real_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%d1_imag_14 = phi i32 %d1_imag_13, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.57, i32 %d1_real_13, void %for.inc116.i"   --->   Operation 343 'phi' 'd1_imag_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0_real"   --->   Operation 344 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 345 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_real_14"   --->   Operation 345 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 346 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag"   --->   Operation 346 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 347 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_14"   --->   Operation 347 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 348 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0_real"   --->   Operation 348 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 349 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_real_14"   --->   Operation 349 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 350 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag"   --->   Operation 350 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 351 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_14"   --->   Operation 351 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 352 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_13_i = muxlogic i32 %select_ln10"   --->   Operation 352 'muxlogic' 'muxLogicI0_to_d2_real_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 353 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_13_i = muxlogic i32 %d1_real_22_i"   --->   Operation 353 'muxlogic' 'muxLogicI1_to_d2_real_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 354 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_13_i = muxlogic i32 %select_ln10_4"   --->   Operation 354 'muxlogic' 'muxLogicI0_to_d2_imag_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 355 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_13_i = muxlogic i32 %d1_imag_22_i"   --->   Operation 355 'muxlogic' 'muxLogicI1_to_d2_imag_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 356 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_13_i = muxlogic i32 %select_ln10"   --->   Operation 356 'muxlogic' 'muxLogicI0_to_d3_real_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 357 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_13_i = muxlogic i32 %d1_real_22_i"   --->   Operation 357 'muxlogic' 'muxLogicI1_to_d3_real_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 358 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_13_i = muxlogic i32 %select_ln10_4"   --->   Operation 358 'muxlogic' 'muxLogicI0_to_d3_imag_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 359 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_13_i = muxlogic i32 %d1_imag_22_i"   --->   Operation 359 'muxlogic' 'muxLogicI1_to_d3_imag_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 360 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_2_i = muxlogic i32 %select_ln10_2"   --->   Operation 360 'muxlogic' 'muxLogicI0_to_d2_real_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 361 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_2_i = muxlogic i32 %d1_real_3_i"   --->   Operation 361 'muxlogic' 'muxLogicI1_to_d2_real_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 362 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_2_i = muxlogic i32 %select_ln10_5"   --->   Operation 362 'muxlogic' 'muxLogicI0_to_d2_imag_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 363 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_2_i = muxlogic i32 %d1_imag_3_i"   --->   Operation 363 'muxlogic' 'muxLogicI1_to_d2_imag_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 364 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_2_i = muxlogic i32 %select_ln10_2"   --->   Operation 364 'muxlogic' 'muxLogicI0_to_d3_real_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 365 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_2_i = muxlogic i32 %d1_real_3_i"   --->   Operation 365 'muxlogic' 'muxLogicI1_to_d3_real_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 366 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_2_i = muxlogic i32 %select_ln10_5"   --->   Operation 366 'muxlogic' 'muxLogicI0_to_d3_imag_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 367 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_2_i = muxlogic i32 %d1_imag_3_i"   --->   Operation 367 'muxlogic' 'muxLogicI1_to_d3_imag_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 368 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_5 = muxlogic i32 %select_ln10_3"   --->   Operation 368 'muxlogic' 'muxLogicI0_to_d2_real_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 369 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_5 = muxlogic i32 %d1_real_15"   --->   Operation 369 'muxlogic' 'muxLogicI1_to_d2_real_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 370 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_5 = muxlogic i32 %select_ln10_6"   --->   Operation 370 'muxlogic' 'muxLogicI0_to_d2_imag_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 371 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_5 = muxlogic i32 %d1_imag_15"   --->   Operation 371 'muxlogic' 'muxLogicI1_to_d2_imag_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 372 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_5 = muxlogic i32 %select_ln10_3"   --->   Operation 372 'muxlogic' 'muxLogicI0_to_d3_real_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 373 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_5 = muxlogic i32 %d1_real_15"   --->   Operation 373 'muxlogic' 'muxLogicI1_to_d3_real_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 374 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_5 = muxlogic i32 %select_ln10_6"   --->   Operation 374 'muxlogic' 'muxLogicI0_to_d3_imag_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 375 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_5 = muxlogic i32 %d1_imag_15"   --->   Operation 375 'muxlogic' 'muxLogicI1_to_d3_imag_5' <Predicate = true> <Delay = 0.78>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 376 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0_real"   --->   Operation 376 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 377 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_real_14"   --->   Operation 377 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 378 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 378 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag"   --->   Operation 379 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 380 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_14"   --->   Operation 380 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 381 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 381 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0_real"   --->   Operation 382 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 383 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_real_14"   --->   Operation 383 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 384 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 384 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 385 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag"   --->   Operation 385 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 386 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_14"   --->   Operation 386 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 387 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 387 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_13_i = muxlogic i32 %select_ln10"   --->   Operation 388 'muxlogic' 'muxLogicI0_to_d2_real_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 389 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_13_i = muxlogic i32 %d1_real_22_i"   --->   Operation 389 'muxlogic' 'muxLogicI1_to_d2_real_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 390 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_13_i = fadd i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 390 'fadd' 'd2_real_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_13_i = muxlogic i32 %select_ln10_4"   --->   Operation 391 'muxlogic' 'muxLogicI0_to_d2_imag_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 392 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_13_i = muxlogic i32 %d1_imag_22_i"   --->   Operation 392 'muxlogic' 'muxLogicI1_to_d2_imag_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 393 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_13_i = fadd i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 393 'fadd' 'd2_imag_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_13_i = muxlogic i32 %select_ln10"   --->   Operation 394 'muxlogic' 'muxLogicI0_to_d3_real_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 395 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_13_i = muxlogic i32 %d1_real_22_i"   --->   Operation 395 'muxlogic' 'muxLogicI1_to_d3_real_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 396 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_13_i = fsub i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 396 'fsub' 'd3_real_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_13_i = muxlogic i32 %select_ln10_4"   --->   Operation 397 'muxlogic' 'muxLogicI0_to_d3_imag_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 398 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_13_i = muxlogic i32 %d1_imag_22_i"   --->   Operation 398 'muxlogic' 'muxLogicI1_to_d3_imag_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 399 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_13_i = fsub i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 399 'fsub' 'd3_imag_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_2_i = muxlogic i32 %select_ln10_2"   --->   Operation 400 'muxlogic' 'muxLogicI0_to_d2_real_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 401 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_2_i = muxlogic i32 %d1_real_3_i"   --->   Operation 401 'muxlogic' 'muxLogicI1_to_d2_real_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 402 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_2_i = fadd i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 402 'fadd' 'd2_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_2_i = muxlogic i32 %select_ln10_5"   --->   Operation 403 'muxlogic' 'muxLogicI0_to_d2_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 404 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_2_i = muxlogic i32 %d1_imag_3_i"   --->   Operation 404 'muxlogic' 'muxLogicI1_to_d2_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 405 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_2_i = fadd i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 405 'fadd' 'd2_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 406 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_2_i = muxlogic i32 %select_ln10_2"   --->   Operation 406 'muxlogic' 'muxLogicI0_to_d3_real_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 407 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_2_i = muxlogic i32 %d1_real_3_i"   --->   Operation 407 'muxlogic' 'muxLogicI1_to_d3_real_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 408 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_2_i = fsub i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 408 'fsub' 'd3_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 409 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_2_i = muxlogic i32 %select_ln10_5"   --->   Operation 409 'muxlogic' 'muxLogicI0_to_d3_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 410 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_2_i = muxlogic i32 %d1_imag_3_i"   --->   Operation 410 'muxlogic' 'muxLogicI1_to_d3_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 411 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_2_i = fsub i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 411 'fsub' 'd3_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 412 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_5 = muxlogic i32 %select_ln10_3"   --->   Operation 412 'muxlogic' 'muxLogicI0_to_d2_real_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 413 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_5 = muxlogic i32 %d1_real_15"   --->   Operation 413 'muxlogic' 'muxLogicI1_to_d2_real_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 414 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_5 = fadd i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 414 'fadd' 'd2_real_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 415 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_5 = muxlogic i32 %select_ln10_6"   --->   Operation 415 'muxlogic' 'muxLogicI0_to_d2_imag_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 416 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_5 = muxlogic i32 %d1_imag_15"   --->   Operation 416 'muxlogic' 'muxLogicI1_to_d2_imag_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 417 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_5 = fadd i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 417 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_5 = muxlogic i32 %select_ln10_3"   --->   Operation 418 'muxlogic' 'muxLogicI0_to_d3_real_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 419 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_5 = muxlogic i32 %d1_real_15"   --->   Operation 419 'muxlogic' 'muxLogicI1_to_d3_real_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 420 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_5 = fsub i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 420 'fsub' 'd3_real_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_5 = muxlogic i32 %select_ln10_6"   --->   Operation 421 'muxlogic' 'muxLogicI0_to_d3_imag_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 422 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_5 = muxlogic i32 %d1_imag_15"   --->   Operation 422 'muxlogic' 'muxLogicI1_to_d3_imag_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 423 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_5 = fsub i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 423 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 424 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 424 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 425 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 426 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 427 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 427 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 428 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_13_i = fadd i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 428 'fadd' 'd2_real_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 429 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_13_i = fadd i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 429 'fadd' 'd2_imag_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 430 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_13_i = fsub i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 430 'fsub' 'd3_real_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 431 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_13_i = fsub i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 431 'fsub' 'd3_imag_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 432 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_2_i = fadd i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 432 'fadd' 'd2_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 433 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_2_i = fadd i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 433 'fadd' 'd2_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 434 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_2_i = fsub i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 434 'fsub' 'd3_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 435 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_2_i = fsub i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 435 'fsub' 'd3_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 436 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_5 = fadd i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 436 'fadd' 'd2_real_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 437 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_5 = fadd i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 437 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 438 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_5 = fsub i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 438 'fsub' 'd3_real_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 439 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_5 = fsub i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 439 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 440 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 440 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 441 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 441 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 442 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 442 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 443 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 443 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 444 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_13_i = fadd i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 444 'fadd' 'd2_real_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 445 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_13_i = fadd i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 445 'fadd' 'd2_imag_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 446 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_13_i = fsub i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 446 'fsub' 'd3_real_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 447 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_13_i = fsub i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 447 'fsub' 'd3_imag_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 448 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_2_i = fadd i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 448 'fadd' 'd2_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 449 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_2_i = fadd i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 449 'fadd' 'd2_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 450 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_2_i = fsub i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 450 'fsub' 'd3_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 451 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_2_i = fsub i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 451 'fsub' 'd3_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 452 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_5 = fadd i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 452 'fadd' 'd2_real_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 453 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_5 = fadd i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 453 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 454 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_5 = fsub i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 454 'fsub' 'd3_real_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 455 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_5 = fsub i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 455 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.48>
ST_10 : Operation 456 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp, i1 %tmp_5" [FFT.cpp:381]   --->   Operation 456 'bitconcatenate' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i6 %lshr_ln" [FFT.cpp:381]   --->   Operation 457 'zext' 'zext_ln381' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 458 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 458 'fadd' 'd2_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 459 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 459 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 460 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 460 'fadd' 'd2_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 461 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 461 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 462 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 462 'fsub' 'd3_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 463 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 463 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 464 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 464 'fsub' 'd3_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 465 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 466 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 466 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 467 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 467 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 468 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 469 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 470 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 471 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 472 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_13_i = fadd i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 472 'fadd' 'd2_real_13_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_13_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 473 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 474 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_13_i = fadd i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 474 'fadd' 'd2_imag_13_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 475 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_13_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 475 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 476 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_13_i = fsub i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 476 'fsub' 'd3_real_13_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_13_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 477 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 478 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_13_i = fsub i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 478 'fsub' 'd3_imag_13_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 479 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_13_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 479 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 480 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_2_i = fadd i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 480 'fadd' 'd2_real_2_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_2_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 481 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 482 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_2_i = fadd i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 482 'fadd' 'd2_imag_2_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 483 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_2_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 483 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 484 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_2_i = fsub i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 484 'fsub' 'd3_real_2_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 485 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_2_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 485 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 486 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_2_i = fsub i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 486 'fsub' 'd3_imag_2_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 487 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_2_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 487 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 488 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_5 = fadd i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 488 'fadd' 'd2_real_5' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_5, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 489 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 490 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_5 = fadd i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 490 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 491 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_5, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 491 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 492 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_5 = fsub i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 492 'fsub' 'd3_real_5' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 493 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_5, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 493 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 494 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_5 = fsub i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 494 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 495 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_5, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 495 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 496 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 496 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 497 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 497 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 498 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real"   --->   Operation 498 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 499 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr"   --->   Operation 499 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 500 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 500 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 501 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_13_i"   --->   Operation 501 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 502 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr"   --->   Operation 502 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 503 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_13_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 503 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 504 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_2_i"   --->   Operation 504 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 505 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr"   --->   Operation 505 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 506 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 506 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 507 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_5"   --->   Operation 507 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 508 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr"   --->   Operation 508 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 509 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 509 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 510 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag"   --->   Operation 510 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 511 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr"   --->   Operation 511 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 512 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 512 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 513 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_13_i"   --->   Operation 513 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 514 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr"   --->   Operation 514 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 515 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_13_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 515 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_2_i"   --->   Operation 516 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr"   --->   Operation 517 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 518 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 518 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 519 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_5"   --->   Operation 519 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 520 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr"   --->   Operation 520 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 521 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 521 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 0.41>
ST_11 : Operation 522 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @R_Pair_loop_R_Group_loop_str"   --->   Operation 522 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 523 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 523 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 524 [1/1] (0.00ns)   --->   "%specperformance_ln369 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:369]   --->   Operation 524 'specperformance' 'specperformance_ln369' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 525 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:0]   --->   Operation 525 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 526 [1/1] (0.00ns)   --->   "%lshr_ln7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i1.i1, i4 %tmp_s, i1 1, i1 %tmp_5" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 526 'bitconcatenate' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i6 %lshr_ln7" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 527 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 528 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 528 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 529 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin17_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 529 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 530 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 530 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin15_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 531 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 532 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 533 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin13_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 533 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 534 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 534 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 535 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin11_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 535 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 536 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 536 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 537 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 537 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 538 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 538 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 539 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 539 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 540 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 540 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 541 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 541 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 542 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 542 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 543 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin9_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 543 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 544 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 545 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin7_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 545 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 546 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 546 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 547 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin5_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 547 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 548 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 548 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 549 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 549 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 550 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 550 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 551 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin1_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 551 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 552 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 552 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 553 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 553 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 554 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 554 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 555 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 555 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 556 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real"   --->   Operation 556 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 557 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2"   --->   Operation 557 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 558 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 558 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 559 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_13_i"   --->   Operation 559 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 560 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2"   --->   Operation 560 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 561 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_13_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 561 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 562 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_2_i"   --->   Operation 562 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 563 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2"   --->   Operation 563 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 564 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 564 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 565 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_5"   --->   Operation 565 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 566 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2"   --->   Operation 566 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 567 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 567 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 568 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag"   --->   Operation 568 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 569 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2"   --->   Operation 569 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 570 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 570 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 571 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_13_i"   --->   Operation 571 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 572 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2"   --->   Operation 572 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 573 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_13_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 573 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 574 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_2_i"   --->   Operation 574 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 575 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2"   --->   Operation 575 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 576 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 576 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 577 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_5"   --->   Operation 577 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 578 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2"   --->   Operation 578 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 579 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 579 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 580 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 580 'ret' 'ret_ln0' <Predicate = (icmp_ln368)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten286                                                                          (alloca           ) [ 010000000000]
m287                                                                                       (alloca           ) [ 010000000000]
k288                                                                                       (alloca           ) [ 010000000000]
add_ln368290                                                                               (alloca           ) [ 010000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                            (specmemcore      ) [ 000000000000]
store_ln0                                                                                  (store            ) [ 000000000000]
store_ln0                                                                                  (store            ) [ 000000000000]
store_ln0                                                                                  (store            ) [ 000000000000]
store_ln0                                                                                  (store            ) [ 000000000000]
br_ln0                                                                                     (br               ) [ 000000000000]
icmp_ln371289                                                                              (phi              ) [ 010000000000]
indvar_flatten286_load                                                                     (load             ) [ 000000000000]
m287_load                                                                                  (load             ) [ 000000000000]
k288_load                                                                                  (load             ) [ 000000000000]
add_ln368290_load                                                                          (load             ) [ 000000000000]
add_ln368_4                                                                                (add              ) [ 000000000000]
select_ln368                                                                               (select           ) [ 000000000000]
m                                                                                          (select           ) [ 000000000000]
empty                                                                                      (icmp             ) [ 011000000000]
trunc_ln378                                                                                (trunc            ) [ 011111111111]
tmp                                                                                        (partselect       ) [ 011111111110]
tmp_5                                                                                      (bitselect        ) [ 011111111111]
zext_ln381_1                                                                               (zext             ) [ 000000000000]
tmp_s                                                                                      (partselect       ) [ 011111111111]
lshr_ln7_1                                                                                 (bitconcatenate   ) [ 000000000000]
zext_ln7_1                                                                                 (zext             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr                      (getelementptr    ) [ 011000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load   (muxlogic         ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1                    (getelementptr    ) [ 011000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1 (muxlogic         ) [ 000000000000]
tmp_226                                                                                    (partselect       ) [ 000000000000]
or_ln                                                                                      (bitconcatenate   ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1                    (getelementptr    ) [ 011000000000]
trunc_ln378_1                                                                              (trunc            ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr                      (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1                    (getelementptr    ) [ 011000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load   (muxlogic         ) [ 000000000000]
icmp_ln10_1                                                                                (icmp             ) [ 011000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load   (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1 (muxlogic         ) [ 000000000000]
k                                                                                          (add              ) [ 000000000000]
tmp_6                                                                                      (bitselect        ) [ 000000000000]
xor_ln371                                                                                  (xor              ) [ 010000000000]
add_ln368                                                                                  (add              ) [ 000000000000]
icmp_ln368                                                                                 (icmp             ) [ 011111111111]
store_ln368                                                                                (store            ) [ 000000000000]
store_ln371                                                                                (store            ) [ 000000000000]
store_ln368                                                                                (store            ) [ 000000000000]
store_ln368                                                                                (store            ) [ 000000000000]
br_ln368                                                                                   (br               ) [ 010000000000]
c                                                                                          (select           ) [ 010111000000]
d                                                                                          (select           ) [ 010111000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load                      (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load                      (load             ) [ 000000000000]
icmp_ln10                                                                                  (icmp             ) [ 000000000000]
d0_real                                                                                    (select           ) [ 010111111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load                      (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load                      (load             ) [ 000000000000]
d0_imag                                                                                    (select           ) [ 010111111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1                    (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1                    (load             ) [ 000000000000]
a                                                                                          (select           ) [ 011111100000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1                    (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1                    (load             ) [ 000000000000]
d1_real_13                                                                                 (select           ) [ 011111100000]
switch_ln13                                                                                (switch           ) [ 011111100000]
or_ln378_1                                                                                 (bitconcatenate   ) [ 000000000000]
tw_46_i                                                                                    (select           ) [ 010111000000]
tw_48_i                                                                                    (select           ) [ 010111000000]
tw                                                                                         (select           ) [ 010111000000]
tw_47_i                                                                                    (select           ) [ 010111000000]
tw_21                                                                                      (select           ) [ 010111000000]
or_ln378_2                                                                                 (bitconcatenate   ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load                      (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load                      (load             ) [ 000000000000]
select_ln10                                                                                (select           ) [ 010111111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1                    (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1                    (load             ) [ 000000000000]
select_ln11                                                                                (select           ) [ 010111000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load                      (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load                      (load             ) [ 000000000000]
icmp_ln10_2                                                                                (icmp             ) [ 000000000000]
select_ln10_2                                                                              (select           ) [ 010111111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1                    (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1                    (load             ) [ 000000000000]
select_ln11_2                                                                              (select           ) [ 010111000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load                      (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load                      (load             ) [ 000000000000]
icmp_ln10_3                                                                                (icmp             ) [ 000000000000]
select_ln10_3                                                                              (select           ) [ 010111111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1                    (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1                    (load             ) [ 000000000000]
d1                                                                                         (select           ) [ 010111000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load                      (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load                      (load             ) [ 000000000000]
select_ln10_4                                                                              (select           ) [ 010111111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1                    (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1                    (load             ) [ 000000000000]
select_ln11_4                                                                              (select           ) [ 010100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load                      (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load                      (load             ) [ 000000000000]
select_ln10_5                                                                              (select           ) [ 010111111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1                    (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1                    (load             ) [ 000000000000]
select_ln11_5                                                                              (select           ) [ 010100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load                      (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load                      (load             ) [ 000000000000]
select_ln10_6                                                                              (select           ) [ 010111111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1                    (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1                    (load             ) [ 000000000000]
d1_22                                                                                      (select           ) [ 010100000000]
muxLogicI0_to_bd                                                                           (muxlogic         ) [ 000000000000]
muxLogicI1_to_bd                                                                           (muxlogic         ) [ 000000000000]
bd                                                                                         (fmul             ) [ 010011000000]
muxLogicI0_to_bc                                                                           (muxlogic         ) [ 000000000000]
muxLogicI1_to_bc                                                                           (muxlogic         ) [ 000000000000]
bc                                                                                         (fmul             ) [ 010011000000]
muxLogicI0_to_bd_13_i                                                                      (muxlogic         ) [ 000000000000]
muxLogicI1_to_bd_13_i                                                                      (muxlogic         ) [ 000000000000]
bd_13_i                                                                                    (fmul             ) [ 010011000000]
muxLogicI0_to_bc_13_i                                                                      (muxlogic         ) [ 000000000000]
muxLogicI1_to_bc_13_i                                                                      (muxlogic         ) [ 000000000000]
bc_13_i                                                                                    (fmul             ) [ 010011000000]
muxLogicI0_to_bd_2_i                                                                       (muxlogic         ) [ 000000000000]
muxLogicI1_to_bd_2_i                                                                       (muxlogic         ) [ 000000000000]
bd_2_i                                                                                     (fmul             ) [ 010011000000]
muxLogicI0_to_bc_2_i                                                                       (muxlogic         ) [ 000000000000]
muxLogicI1_to_bc_2_i                                                                       (muxlogic         ) [ 000000000000]
bc_2_i                                                                                     (fmul             ) [ 010011000000]
muxLogicI0_to_bd_5                                                                         (muxlogic         ) [ 000000000000]
muxLogicI1_to_bd_5                                                                         (muxlogic         ) [ 000000000000]
bd_5                                                                                       (fmul             ) [ 010011000000]
muxLogicI0_to_bc_5                                                                         (muxlogic         ) [ 000000000000]
muxLogicI1_to_bc_5                                                                         (muxlogic         ) [ 000000000000]
bc_5                                                                                       (fmul             ) [ 010011000000]
bitcast_ln16                                                                               (bitcast          ) [ 000000000000]
bit_sel                                                                                    (bitselect        ) [ 000000000000]
xor_ln16                                                                                   (xor              ) [ 000000000000]
trunc_ln16                                                                                 (trunc            ) [ 000000000000]
xor_ln                                                                                     (bitconcatenate   ) [ 000000000000]
d1_imag_13                                                                                 (bitcast          ) [ 011001100000]
br_ln17                                                                                    (br               ) [ 011001100000]
muxLogicI0_to_d1_real                                                                      (muxlogic         ) [ 000000000000]
muxLogicI1_to_d1_real                                                                      (muxlogic         ) [ 000000000000]
muxLogicI2_to_d1_real                                                                      (muxlogic         ) [ 000000000000]
d1_real                                                                                    (fmsub            ) [ 011001100000]
specfucore_ln19                                                                            (specfucore       ) [ 000000000000]
muxLogicI0_to_d1_imag                                                                      (muxlogic         ) [ 000000000000]
muxLogicI1_to_d1_imag                                                                      (muxlogic         ) [ 000000000000]
muxLogicI2_to_d1_imag                                                                      (muxlogic         ) [ 000000000000]
d1_imag                                                                                    (fmadd            ) [ 011001100000]
specfucore_ln20                                                                            (specfucore       ) [ 000000000000]
muxLogicI0_to_d1_real_22_i                                                                 (muxlogic         ) [ 000000000000]
muxLogicI1_to_d1_real_22_i                                                                 (muxlogic         ) [ 000000000000]
muxLogicI2_to_d1_real_22_i                                                                 (muxlogic         ) [ 000000000000]
d1_real_22_i                                                                               (fmsub            ) [ 010000111110]
specfucore_ln19                                                                            (specfucore       ) [ 000000000000]
muxLogicI0_to_d1_imag_22_i                                                                 (muxlogic         ) [ 000000000000]
muxLogicI1_to_d1_imag_22_i                                                                 (muxlogic         ) [ 000000000000]
muxLogicI2_to_d1_imag_22_i                                                                 (muxlogic         ) [ 000000000000]
d1_imag_22_i                                                                               (fmadd            ) [ 010000111110]
specfucore_ln20                                                                            (specfucore       ) [ 000000000000]
muxLogicI0_to_d1_real_3_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI1_to_d1_real_3_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI2_to_d1_real_3_i                                                                  (muxlogic         ) [ 000000000000]
d1_real_3_i                                                                                (fmsub            ) [ 010000111110]
specfucore_ln19                                                                            (specfucore       ) [ 000000000000]
muxLogicI0_to_d1_imag_3_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI1_to_d1_imag_3_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI2_to_d1_imag_3_i                                                                  (muxlogic         ) [ 000000000000]
d1_imag_3_i                                                                                (fmadd            ) [ 010000111110]
specfucore_ln20                                                                            (specfucore       ) [ 000000000000]
muxLogicI0_to_d1_real_15                                                                   (muxlogic         ) [ 000000000000]
muxLogicI1_to_d1_real_15                                                                   (muxlogic         ) [ 000000000000]
muxLogicI2_to_d1_real_15                                                                   (muxlogic         ) [ 000000000000]
d1_real_15                                                                                 (fmsub            ) [ 010000111110]
specfucore_ln19                                                                            (specfucore       ) [ 000000000000]
muxLogicI0_to_d1_imag_15                                                                   (muxlogic         ) [ 000000000000]
muxLogicI1_to_d1_imag_15                                                                   (muxlogic         ) [ 000000000000]
muxLogicI2_to_d1_imag_15                                                                   (muxlogic         ) [ 000000000000]
d1_imag_15                                                                                 (fmadd            ) [ 010000111110]
specfucore_ln20                                                                            (specfucore       ) [ 000000000000]
rbegin21_i                                                                                 (specregionbegin  ) [ 000000000000]
rend22_i                                                                                   (specregionend    ) [ 000000000000]
rbegin19_i                                                                                 (specregionbegin  ) [ 000000000000]
rend20_i                                                                                   (specregionend    ) [ 000000000000]
br_ln30                                                                                    (br               ) [ 000000000000]
d1_real_14                                                                                 (phi              ) [ 010000111110]
d1_imag_14                                                                                 (phi              ) [ 010000111110]
muxLogicI0_to_d2_real                                                                      (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_real                                                                      (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_imag                                                                      (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_imag                                                                      (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_real                                                                      (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_real                                                                      (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_imag                                                                      (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_imag                                                                      (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_real_13_i                                                                 (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_real_13_i                                                                 (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_imag_13_i                                                                 (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_imag_13_i                                                                 (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_real_13_i                                                                 (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_real_13_i                                                                 (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_imag_13_i                                                                 (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_imag_13_i                                                                 (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_real_2_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_real_2_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_imag_2_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_imag_2_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_real_2_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_real_2_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_imag_2_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_imag_2_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_real_5                                                                    (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_real_5                                                                    (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_imag_5                                                                    (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_imag_5                                                                    (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_real_5                                                                    (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_real_5                                                                    (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_imag_5                                                                    (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_imag_5                                                                    (muxlogic         ) [ 000000000000]
lshr_ln                                                                                    (bitconcatenate   ) [ 000000000000]
zext_ln381                                                                                 (zext             ) [ 000000000000]
d2_real                                                                                    (fadd             ) [ 000000000000]
specfucore_ln35                                                                            (specfucore       ) [ 000000000000]
d2_imag                                                                                    (fadd             ) [ 000000000000]
specfucore_ln36                                                                            (specfucore       ) [ 000000000000]
d3_real                                                                                    (fsub             ) [ 010000000001]
specfucore_ln37                                                                            (specfucore       ) [ 000000000000]
d3_imag                                                                                    (fsub             ) [ 010000000001]
specfucore_ln38                                                                            (specfucore       ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr                      (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr                      (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr                      (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr                      (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr                      (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr                      (getelementptr    ) [ 000000000000]
d2_real_13_i                                                                               (fadd             ) [ 000000000000]
specfucore_ln35                                                                            (specfucore       ) [ 000000000000]
d2_imag_13_i                                                                               (fadd             ) [ 000000000000]
specfucore_ln36                                                                            (specfucore       ) [ 000000000000]
d3_real_13_i                                                                               (fsub             ) [ 010000000001]
specfucore_ln37                                                                            (specfucore       ) [ 000000000000]
d3_imag_13_i                                                                               (fsub             ) [ 010000000001]
specfucore_ln38                                                                            (specfucore       ) [ 000000000000]
d2_real_2_i                                                                                (fadd             ) [ 000000000000]
specfucore_ln35                                                                            (specfucore       ) [ 000000000000]
d2_imag_2_i                                                                                (fadd             ) [ 000000000000]
specfucore_ln36                                                                            (specfucore       ) [ 000000000000]
d3_real_2_i                                                                                (fsub             ) [ 010000000001]
specfucore_ln37                                                                            (specfucore       ) [ 000000000000]
d3_imag_2_i                                                                                (fsub             ) [ 010000000001]
specfucore_ln38                                                                            (specfucore       ) [ 000000000000]
d2_real_5                                                                                  (fadd             ) [ 000000000000]
specfucore_ln35                                                                            (specfucore       ) [ 000000000000]
d2_imag_5                                                                                  (fadd             ) [ 000000000000]
specfucore_ln36                                                                            (specfucore       ) [ 000000000000]
d3_real_5                                                                                  (fsub             ) [ 010000000001]
specfucore_ln37                                                                            (specfucore       ) [ 000000000000]
d3_imag_5                                                                                  (fsub             ) [ 010000000001]
specfucore_ln38                                                                            (specfucore       ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr                      (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr                      (getelementptr    ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
store_ln46                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
store_ln46                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
store_ln46                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
store_ln46                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
store_ln46                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
store_ln46                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
store_ln46                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 000000000000]
store_ln46                                                                                 (store            ) [ 000000000000]
specloopname_ln0                                                                           (specloopname     ) [ 000000000000]
speclooptripcount_ln0                                                                      (speclooptripcount) [ 000000000000]
specperformance_ln369                                                                      (specperformance  ) [ 000000000000]
specpipeline_ln0                                                                           (specpipeline     ) [ 000000000000]
lshr_ln7                                                                                   (bitconcatenate   ) [ 000000000000]
zext_ln7                                                                                   (zext             ) [ 000000000000]
rbegin17_i                                                                                 (specregionbegin  ) [ 000000000000]
rend18_i                                                                                   (specregionend    ) [ 000000000000]
rbegin15_i                                                                                 (specregionbegin  ) [ 000000000000]
rend16_i                                                                                   (specregionend    ) [ 000000000000]
rbegin13_i                                                                                 (specregionbegin  ) [ 000000000000]
rend14_i                                                                                   (specregionend    ) [ 000000000000]
rbegin11_i                                                                                 (specregionbegin  ) [ 000000000000]
rend12_i                                                                                   (specregionend    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2                    (getelementptr    ) [ 000000000000]
rbegin9_i                                                                                  (specregionbegin  ) [ 000000000000]
rend10_i                                                                                   (specregionend    ) [ 000000000000]
rbegin7_i                                                                                  (specregionbegin  ) [ 000000000000]
rend8_i                                                                                    (specregionend    ) [ 000000000000]
rbegin5_i                                                                                  (specregionbegin  ) [ 000000000000]
rend6_i                                                                                    (specregionend    ) [ 000000000000]
rbegin3_i                                                                                  (specregionbegin  ) [ 000000000000]
rend4_i                                                                                    (specregionend    ) [ 000000000000]
rbegin1_i                                                                                  (specregionbegin  ) [ 000000000000]
rend2_i                                                                                    (specregionend    ) [ 000000000000]
rbegin_i                                                                                   (specregionbegin  ) [ 000000000000]
rend_i                                                                                     (specregionend    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2                    (getelementptr    ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
store_ln47                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
store_ln47                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
store_ln47                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
store_ln47                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
store_ln47                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
store_ln47                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
store_ln47                                                                                 (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 000000000000]
store_ln47                                                                                 (store            ) [ 000000000000]
ret_ln0                                                                                    (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMSUB"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMADD"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Pair_loop_R_Group_loop_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPerformance"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_66"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_64"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_63"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_61"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten286_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten286/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="m287_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m287/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k288_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k288/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln368290_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln368290/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="0"/>
<pin id="247" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="248" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
<pin id="250" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="0"/>
<pin id="257" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="258" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
<pin id="260" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="0"/>
<pin id="267" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="268" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
<pin id="270" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="0"/>
<pin id="277" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="278" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
<pin id="280" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="5" slack="0"/>
<pin id="381" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="5" slack="0"/>
<pin id="395" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="5" slack="0"/>
<pin id="402" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="5" slack="0"/>
<pin id="409" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="5" slack="0"/>
<pin id="430" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="5" slack="0"/>
<pin id="437" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="0"/>
<pin id="458" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1_gep_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="5" slack="0"/>
<pin id="472" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1_gep_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="5" slack="0"/>
<pin id="479" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_access_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="0" slack="0"/>
<pin id="487" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="488" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="3" bw="32" slack="0"/>
<pin id="490" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="0" slack="0"/>
<pin id="497" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="498" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="32" slack="0"/>
<pin id="500" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="0" slack="0"/>
<pin id="509" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="510" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="511" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="32" slack="0"/>
<pin id="512" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_access_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="0" slack="0"/>
<pin id="519" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="520" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="521" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="3" bw="32" slack="0"/>
<pin id="522" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_access_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="0" slack="0"/>
<pin id="531" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="532" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="533" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="3" bw="32" slack="0"/>
<pin id="534" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_access_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="0" slack="0"/>
<pin id="541" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="542" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="543" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="3" bw="32" slack="0"/>
<pin id="544" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_access_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="0" slack="0"/>
<pin id="553" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="554" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="555" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="3" bw="32" slack="0"/>
<pin id="556" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_access_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="0" slack="0"/>
<pin id="563" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="564" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="565" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="3" bw="32" slack="0"/>
<pin id="566" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="grp_access_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="0" slack="0"/>
<pin id="575" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="576" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="3" bw="32" slack="0"/>
<pin id="578" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_access_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="0" slack="0"/>
<pin id="585" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="586" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
<pin id="588" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_access_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="0" slack="0"/>
<pin id="597" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="598" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="599" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="3" bw="32" slack="0"/>
<pin id="600" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_access_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="2" bw="0" slack="0"/>
<pin id="607" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="608" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="609" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="3" bw="32" slack="0"/>
<pin id="610" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_gep_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="0" index="2" bw="6" slack="0"/>
<pin id="618" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr/10 "/>
</bind>
</comp>

<comp id="621" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_gep_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="0" index="2" bw="6" slack="0"/>
<pin id="625" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_gep_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="6" slack="0"/>
<pin id="632" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_gep_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="0" index="2" bw="6" slack="0"/>
<pin id="639" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr/10 "/>
</bind>
</comp>

<comp id="642" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_gep_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="0" index="2" bw="6" slack="0"/>
<pin id="646" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_gep_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="0" index="2" bw="6" slack="0"/>
<pin id="653" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_gep_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="0" index="2" bw="6" slack="0"/>
<pin id="660" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr/10 "/>
</bind>
</comp>

<comp id="663" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_gep_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="0" index="2" bw="6" slack="0"/>
<pin id="667" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="grp_access_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="6" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="1"/>
<pin id="673" dir="0" index="2" bw="0" slack="0"/>
<pin id="675" dir="0" index="4" bw="6" slack="0"/>
<pin id="676" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="677" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="674" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="678" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/10 store_ln47/11 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_access_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="1"/>
<pin id="683" dir="0" index="2" bw="0" slack="0"/>
<pin id="685" dir="0" index="4" bw="6" slack="0"/>
<pin id="686" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="687" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="684" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="688" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/10 store_ln47/11 "/>
</bind>
</comp>

<comp id="690" class="1004" name="grp_access_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="1"/>
<pin id="693" dir="0" index="2" bw="0" slack="0"/>
<pin id="695" dir="0" index="4" bw="6" slack="0"/>
<pin id="696" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="697" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="694" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="698" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/10 store_ln47/11 "/>
</bind>
</comp>

<comp id="700" class="1004" name="grp_access_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="1"/>
<pin id="703" dir="0" index="2" bw="0" slack="0"/>
<pin id="705" dir="0" index="4" bw="6" slack="0"/>
<pin id="706" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="707" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="704" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="708" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/10 store_ln47/11 "/>
</bind>
</comp>

<comp id="710" class="1004" name="grp_access_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="6" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="1"/>
<pin id="713" dir="0" index="2" bw="0" slack="0"/>
<pin id="715" dir="0" index="4" bw="6" slack="0"/>
<pin id="716" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="717" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="714" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="718" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/10 store_ln47/11 "/>
</bind>
</comp>

<comp id="720" class="1004" name="grp_access_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="6" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="1"/>
<pin id="723" dir="0" index="2" bw="0" slack="0"/>
<pin id="725" dir="0" index="4" bw="6" slack="0"/>
<pin id="726" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="727" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="724" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="728" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/10 store_ln47/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="grp_access_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="1"/>
<pin id="733" dir="0" index="2" bw="0" slack="0"/>
<pin id="735" dir="0" index="4" bw="6" slack="0"/>
<pin id="736" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="737" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="734" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="738" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/10 store_ln47/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="grp_access_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="1"/>
<pin id="743" dir="0" index="2" bw="0" slack="0"/>
<pin id="745" dir="0" index="4" bw="6" slack="0"/>
<pin id="746" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="747" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="744" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="748" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/10 store_ln47/11 "/>
</bind>
</comp>

<comp id="750" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2_gep_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="0" index="2" bw="6" slack="0"/>
<pin id="754" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2/11 "/>
</bind>
</comp>

<comp id="757" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2_gep_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="0" index="2" bw="6" slack="0"/>
<pin id="761" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2/11 "/>
</bind>
</comp>

<comp id="764" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2_gep_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="0" index="2" bw="6" slack="0"/>
<pin id="768" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2/11 "/>
</bind>
</comp>

<comp id="771" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2_gep_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="0" index="2" bw="6" slack="0"/>
<pin id="775" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2/11 "/>
</bind>
</comp>

<comp id="778" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2_gep_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="0" index="2" bw="6" slack="0"/>
<pin id="782" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2/11 "/>
</bind>
</comp>

<comp id="785" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2_gep_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="0" index="2" bw="6" slack="0"/>
<pin id="789" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2/11 "/>
</bind>
</comp>

<comp id="792" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2_gep_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="0" index="2" bw="6" slack="0"/>
<pin id="796" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2/11 "/>
</bind>
</comp>

<comp id="799" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2_gep_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="0" index="2" bw="6" slack="0"/>
<pin id="803" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2/11 "/>
</bind>
</comp>

<comp id="814" class="1005" name="icmp_ln371289_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="816" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln371289 (phireg) "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln371289_phi_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="820" dir="0" index="2" bw="1" slack="0"/>
<pin id="821" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="822" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln371289/1 "/>
</bind>
</comp>

<comp id="824" class="1005" name="d1_real_14_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_14 (phireg) "/>
</bind>
</comp>

<comp id="827" class="1004" name="d1_real_14_phi_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="4"/>
<pin id="829" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="830" dir="0" index="2" bw="32" slack="1"/>
<pin id="831" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="832" dir="0" index="4" bw="32" slack="4"/>
<pin id="833" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="834" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d1_real_14/6 "/>
</bind>
</comp>

<comp id="836" class="1005" name="d1_imag_14_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_14 (phireg) "/>
</bind>
</comp>

<comp id="839" class="1004" name="d1_imag_14_phi_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="842" dir="0" index="2" bw="32" slack="1"/>
<pin id="843" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="844" dir="0" index="4" bw="32" slack="4"/>
<pin id="845" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="846" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d1_imag_14/6 "/>
</bind>
</comp>

<comp id="848" class="1004" name="grp_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="5"/>
<pin id="850" dir="0" index="1" bw="32" slack="1"/>
<pin id="851" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real/7 "/>
</bind>
</comp>

<comp id="854" class="1004" name="grp_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="5"/>
<pin id="856" dir="0" index="1" bw="32" slack="1"/>
<pin id="857" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag/7 "/>
</bind>
</comp>

<comp id="860" class="1004" name="grp_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="5"/>
<pin id="862" dir="0" index="1" bw="32" slack="1"/>
<pin id="863" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real/7 "/>
</bind>
</comp>

<comp id="865" class="1004" name="grp_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="5"/>
<pin id="867" dir="0" index="1" bw="32" slack="1"/>
<pin id="868" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag/7 "/>
</bind>
</comp>

<comp id="870" class="1004" name="grp_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="5"/>
<pin id="872" dir="0" index="1" bw="32" slack="2"/>
<pin id="873" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_13_i/7 "/>
</bind>
</comp>

<comp id="875" class="1004" name="grp_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="5"/>
<pin id="877" dir="0" index="1" bw="32" slack="2"/>
<pin id="878" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag_13_i/7 "/>
</bind>
</comp>

<comp id="880" class="1004" name="grp_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="5"/>
<pin id="882" dir="0" index="1" bw="32" slack="2"/>
<pin id="883" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_13_i/7 "/>
</bind>
</comp>

<comp id="884" class="1004" name="grp_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="5"/>
<pin id="886" dir="0" index="1" bw="32" slack="2"/>
<pin id="887" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag_13_i/7 "/>
</bind>
</comp>

<comp id="888" class="1004" name="grp_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="5"/>
<pin id="890" dir="0" index="1" bw="32" slack="2"/>
<pin id="891" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_2_i/7 "/>
</bind>
</comp>

<comp id="893" class="1004" name="grp_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="5"/>
<pin id="895" dir="0" index="1" bw="32" slack="2"/>
<pin id="896" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag_2_i/7 "/>
</bind>
</comp>

<comp id="898" class="1004" name="grp_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="5"/>
<pin id="900" dir="0" index="1" bw="32" slack="2"/>
<pin id="901" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_2_i/7 "/>
</bind>
</comp>

<comp id="902" class="1004" name="grp_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="5"/>
<pin id="904" dir="0" index="1" bw="32" slack="2"/>
<pin id="905" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag_2_i/7 "/>
</bind>
</comp>

<comp id="906" class="1004" name="grp_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="5"/>
<pin id="908" dir="0" index="1" bw="32" slack="2"/>
<pin id="909" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_5/7 "/>
</bind>
</comp>

<comp id="911" class="1004" name="grp_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="5"/>
<pin id="913" dir="0" index="1" bw="32" slack="2"/>
<pin id="914" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag_5/7 "/>
</bind>
</comp>

<comp id="916" class="1004" name="grp_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="5"/>
<pin id="918" dir="0" index="1" bw="32" slack="2"/>
<pin id="919" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_5/7 "/>
</bind>
</comp>

<comp id="920" class="1004" name="grp_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="5"/>
<pin id="922" dir="0" index="1" bw="32" slack="2"/>
<pin id="923" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag_5/7 "/>
</bind>
</comp>

<comp id="924" class="1004" name="bd_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="0" index="1" bw="32" slack="1"/>
<pin id="927" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd/3 "/>
</bind>
</comp>

<comp id="928" class="1004" name="bc_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="0" index="1" bw="32" slack="1"/>
<pin id="931" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc/3 "/>
</bind>
</comp>

<comp id="932" class="1004" name="bd_13_i_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="0" index="1" bw="32" slack="1"/>
<pin id="935" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd_13_i/3 "/>
</bind>
</comp>

<comp id="936" class="1004" name="bc_13_i_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="0" index="1" bw="32" slack="1"/>
<pin id="939" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc_13_i/3 "/>
</bind>
</comp>

<comp id="940" class="1004" name="bd_2_i_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="0" index="1" bw="32" slack="0"/>
<pin id="943" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd_2_i/3 "/>
</bind>
</comp>

<comp id="945" class="1004" name="bc_2_i_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="0" index="1" bw="32" slack="1"/>
<pin id="948" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc_2_i/3 "/>
</bind>
</comp>

<comp id="949" class="1004" name="bd_5_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="0" index="1" bw="32" slack="1"/>
<pin id="952" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd_5/3 "/>
</bind>
</comp>

<comp id="953" class="1004" name="bc_5_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="1"/>
<pin id="955" dir="0" index="1" bw="32" slack="1"/>
<pin id="956" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc_5/3 "/>
</bind>
</comp>

<comp id="957" class="1004" name="grp_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="3"/>
<pin id="960" dir="0" index="2" bw="32" slack="3"/>
<pin id="961" dir="0" index="3" bw="32" slack="2"/>
<pin id="962" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag/5 "/>
</bind>
</comp>

<comp id="964" class="1004" name="grp_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="0"/>
<pin id="966" dir="0" index="1" bw="32" slack="3"/>
<pin id="967" dir="0" index="2" bw="32" slack="3"/>
<pin id="968" dir="0" index="3" bw="32" slack="2"/>
<pin id="969" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag_22_i/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="grp_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="3"/>
<pin id="974" dir="0" index="2" bw="32" slack="0"/>
<pin id="975" dir="0" index="3" bw="32" slack="2"/>
<pin id="976" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag_3_i/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="grp_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="0"/>
<pin id="981" dir="0" index="1" bw="32" slack="3"/>
<pin id="982" dir="0" index="2" bw="32" slack="3"/>
<pin id="983" dir="0" index="3" bw="32" slack="2"/>
<pin id="984" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag_15/5 "/>
</bind>
</comp>

<comp id="986" class="1004" name="grp_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="0"/>
<pin id="988" dir="0" index="1" bw="32" slack="3"/>
<pin id="989" dir="0" index="2" bw="32" slack="3"/>
<pin id="990" dir="0" index="3" bw="32" slack="2"/>
<pin id="991" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real/5 "/>
</bind>
</comp>

<comp id="993" class="1004" name="grp_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="0" index="1" bw="32" slack="3"/>
<pin id="996" dir="0" index="2" bw="32" slack="3"/>
<pin id="997" dir="0" index="3" bw="32" slack="2"/>
<pin id="998" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real_22_i/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="grp_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="3"/>
<pin id="1003" dir="0" index="2" bw="32" slack="3"/>
<pin id="1004" dir="0" index="3" bw="32" slack="2"/>
<pin id="1005" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real_3_i/5 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="grp_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="0"/>
<pin id="1009" dir="0" index="1" bw="32" slack="3"/>
<pin id="1010" dir="0" index="2" bw="32" slack="3"/>
<pin id="1011" dir="0" index="3" bw="32" slack="2"/>
<pin id="1012" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real_15/5 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="store_ln0_store_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="6" slack="0"/>
<pin id="1016" dir="0" index="1" bw="9" slack="0"/>
<pin id="1017" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="store_ln0_store_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="4" slack="0"/>
<pin id="1022" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="store_ln0_store_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="0" index="1" bw="9" slack="0"/>
<pin id="1027" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="store_ln0_store_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="5" slack="0"/>
<pin id="1032" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="indvar_flatten286_load_load_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="5" slack="0"/>
<pin id="1036" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten286_load/1 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="m287_load_load_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="9" slack="0"/>
<pin id="1039" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m287_load/1 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="k288_load_load_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="4" slack="0"/>
<pin id="1042" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k288_load/1 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="add_ln368290_load_load_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="9" slack="0"/>
<pin id="1045" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln368290_load/1 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln368_4_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="5" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln368_4/1 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="select_ln368_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="4" slack="0"/>
<pin id="1055" dir="0" index="2" bw="4" slack="0"/>
<pin id="1056" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368/1 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="m_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="9" slack="0"/>
<pin id="1063" dir="0" index="2" bw="9" slack="0"/>
<pin id="1064" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="empty_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="4" slack="0"/>
<pin id="1070" dir="0" index="1" bw="4" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="trunc_ln378_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="4" slack="0"/>
<pin id="1076" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln378/1 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="tmp_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="5" slack="0"/>
<pin id="1080" dir="0" index="1" bw="9" slack="0"/>
<pin id="1081" dir="0" index="2" bw="3" slack="0"/>
<pin id="1082" dir="0" index="3" bw="4" slack="0"/>
<pin id="1083" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_5_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="4" slack="0"/>
<pin id="1091" dir="0" index="2" bw="3" slack="0"/>
<pin id="1092" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="zext_ln381_1_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="5" slack="0"/>
<pin id="1098" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln381_1/1 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_s_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="4" slack="0"/>
<pin id="1118" dir="0" index="1" bw="9" slack="0"/>
<pin id="1119" dir="0" index="2" bw="4" slack="0"/>
<pin id="1120" dir="0" index="3" bw="4" slack="0"/>
<pin id="1121" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="lshr_ln7_1_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="5" slack="0"/>
<pin id="1128" dir="0" index="1" bw="4" slack="0"/>
<pin id="1129" dir="0" index="2" bw="1" slack="0"/>
<pin id="1130" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln7_1/1 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="zext_ln7_1_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="5" slack="0"/>
<pin id="1136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_1/1 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="5" slack="0"/>
<pin id="1156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load/1 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="5" slack="0"/>
<pin id="1160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load/1 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="5" slack="0"/>
<pin id="1164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load/1 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="5" slack="0"/>
<pin id="1168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load/1 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="5" slack="0"/>
<pin id="1172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1/1 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="5" slack="0"/>
<pin id="1176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1/1 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="5" slack="0"/>
<pin id="1180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1/1 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="5" slack="0"/>
<pin id="1184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1/1 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_226_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="2" slack="0"/>
<pin id="1188" dir="0" index="1" bw="4" slack="0"/>
<pin id="1189" dir="0" index="2" bw="1" slack="0"/>
<pin id="1190" dir="0" index="3" bw="3" slack="0"/>
<pin id="1191" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_226/1 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="or_ln_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="3" slack="0"/>
<pin id="1198" dir="0" index="1" bw="2" slack="0"/>
<pin id="1199" dir="0" index="2" bw="1" slack="0"/>
<pin id="1200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="trunc_ln378_1_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="4" slack="0"/>
<pin id="1206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln378_1/1 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="5" slack="0"/>
<pin id="1210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load/1 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="5" slack="0"/>
<pin id="1214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load/1 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="icmp_ln10_1_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="3" slack="0"/>
<pin id="1218" dir="0" index="1" bw="3" slack="0"/>
<pin id="1219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_1/1 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="5" slack="0"/>
<pin id="1224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1/1 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="5" slack="0"/>
<pin id="1228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1/1 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="5" slack="0"/>
<pin id="1232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load/1 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="5" slack="0"/>
<pin id="1236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load/1 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="5" slack="0"/>
<pin id="1240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1/1 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="5" slack="0"/>
<pin id="1244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1/1 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="5" slack="0"/>
<pin id="1248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load/1 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="5" slack="0"/>
<pin id="1252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load/1 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="5" slack="0"/>
<pin id="1256" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1/1 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="5" slack="0"/>
<pin id="1260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1/1 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="5" slack="0"/>
<pin id="1264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load/1 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="5" slack="0"/>
<pin id="1268" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load/1 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="5" slack="0"/>
<pin id="1272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1/1 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="5" slack="0"/>
<pin id="1276" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1/1 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="5" slack="0"/>
<pin id="1280" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load/1 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="5" slack="0"/>
<pin id="1284" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load/1 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="5" slack="0"/>
<pin id="1288" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1/1 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="5" slack="0"/>
<pin id="1292" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1/1 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="5" slack="0"/>
<pin id="1296" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load/1 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="5" slack="0"/>
<pin id="1300" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load/1 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="5" slack="0"/>
<pin id="1304" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1/1 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="5" slack="0"/>
<pin id="1308" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1/1 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="k_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="4" slack="0"/>
<pin id="1312" dir="0" index="1" bw="4" slack="0"/>
<pin id="1313" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="tmp_6_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="0"/>
<pin id="1318" dir="0" index="1" bw="4" slack="0"/>
<pin id="1319" dir="0" index="2" bw="3" slack="0"/>
<pin id="1320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="xor_ln371_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="0"/>
<pin id="1326" dir="0" index="1" bw="1" slack="0"/>
<pin id="1327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln371/1 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="add_ln368_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="9" slack="0"/>
<pin id="1332" dir="0" index="1" bw="6" slack="0"/>
<pin id="1333" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln368/1 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="icmp_ln368_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="5" slack="0"/>
<pin id="1338" dir="0" index="1" bw="5" slack="0"/>
<pin id="1339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/1 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="store_ln368_store_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="9" slack="0"/>
<pin id="1344" dir="0" index="1" bw="9" slack="0"/>
<pin id="1345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/1 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="store_ln371_store_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="4" slack="0"/>
<pin id="1349" dir="0" index="1" bw="4" slack="0"/>
<pin id="1350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln371/1 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="store_ln368_store_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="9" slack="0"/>
<pin id="1354" dir="0" index="1" bw="9" slack="0"/>
<pin id="1355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/1 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="store_ln368_store_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="5" slack="0"/>
<pin id="1359" dir="0" index="1" bw="5" slack="0"/>
<pin id="1360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/1 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="c_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="0" index="1" bw="32" slack="0"/>
<pin id="1365" dir="0" index="2" bw="32" slack="0"/>
<pin id="1366" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="d_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="1"/>
<pin id="1371" dir="0" index="1" bw="32" slack="0"/>
<pin id="1372" dir="0" index="2" bw="32" slack="0"/>
<pin id="1373" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d/2 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="icmp_ln10_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="3" slack="1"/>
<pin id="1378" dir="0" index="1" bw="3" slack="0"/>
<pin id="1379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="d0_real_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="0"/>
<pin id="1383" dir="0" index="1" bw="32" slack="0"/>
<pin id="1384" dir="0" index="2" bw="32" slack="0"/>
<pin id="1385" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d0_real/2 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="d0_imag_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="0"/>
<pin id="1391" dir="0" index="1" bw="32" slack="0"/>
<pin id="1392" dir="0" index="2" bw="32" slack="0"/>
<pin id="1393" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d0_imag/2 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="a_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="0"/>
<pin id="1399" dir="0" index="1" bw="32" slack="0"/>
<pin id="1400" dir="0" index="2" bw="32" slack="0"/>
<pin id="1401" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="d1_real_13_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="0"/>
<pin id="1407" dir="0" index="1" bw="32" slack="0"/>
<pin id="1408" dir="0" index="2" bw="32" slack="0"/>
<pin id="1409" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d1_real_13/2 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="or_ln378_1_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="3" slack="0"/>
<pin id="1415" dir="0" index="1" bw="1" slack="1"/>
<pin id="1416" dir="0" index="2" bw="1" slack="0"/>
<pin id="1417" dir="0" index="3" bw="1" slack="1"/>
<pin id="1418" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln378_1/2 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="tw_46_i_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="1"/>
<pin id="1423" dir="0" index="1" bw="32" slack="0"/>
<pin id="1424" dir="0" index="2" bw="32" slack="0"/>
<pin id="1425" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tw_46_i/2 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="tw_48_i_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="1"/>
<pin id="1430" dir="0" index="1" bw="32" slack="0"/>
<pin id="1431" dir="0" index="2" bw="32" slack="0"/>
<pin id="1432" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tw_48_i/2 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="tw_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="1"/>
<pin id="1437" dir="0" index="1" bw="32" slack="0"/>
<pin id="1438" dir="0" index="2" bw="32" slack="0"/>
<pin id="1439" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tw/2 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="tw_47_i_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="1"/>
<pin id="1444" dir="0" index="1" bw="32" slack="0"/>
<pin id="1445" dir="0" index="2" bw="32" slack="0"/>
<pin id="1446" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tw_47_i/2 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="tw_21_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="1" slack="1"/>
<pin id="1451" dir="0" index="1" bw="32" slack="0"/>
<pin id="1452" dir="0" index="2" bw="32" slack="0"/>
<pin id="1453" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tw_21/2 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="or_ln378_2_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="3" slack="0"/>
<pin id="1458" dir="0" index="1" bw="1" slack="1"/>
<pin id="1459" dir="0" index="2" bw="1" slack="0"/>
<pin id="1460" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln378_2/2 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="select_ln10_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="1" slack="1"/>
<pin id="1465" dir="0" index="1" bw="32" slack="0"/>
<pin id="1466" dir="0" index="2" bw="32" slack="0"/>
<pin id="1467" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/2 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="select_ln11_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="1"/>
<pin id="1472" dir="0" index="1" bw="32" slack="0"/>
<pin id="1473" dir="0" index="2" bw="32" slack="0"/>
<pin id="1474" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="icmp_ln10_2_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="3" slack="0"/>
<pin id="1479" dir="0" index="1" bw="3" slack="0"/>
<pin id="1480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_2/2 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="select_ln10_2_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="0"/>
<pin id="1485" dir="0" index="1" bw="32" slack="0"/>
<pin id="1486" dir="0" index="2" bw="32" slack="0"/>
<pin id="1487" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_2/2 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="select_ln11_2_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="1" slack="0"/>
<pin id="1493" dir="0" index="1" bw="32" slack="0"/>
<pin id="1494" dir="0" index="2" bw="32" slack="0"/>
<pin id="1495" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_2/2 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="icmp_ln10_3_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="3" slack="0"/>
<pin id="1501" dir="0" index="1" bw="3" slack="0"/>
<pin id="1502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_3/2 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="select_ln10_3_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="0"/>
<pin id="1507" dir="0" index="1" bw="32" slack="0"/>
<pin id="1508" dir="0" index="2" bw="32" slack="0"/>
<pin id="1509" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_3/2 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="d1_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="0"/>
<pin id="1515" dir="0" index="1" bw="32" slack="0"/>
<pin id="1516" dir="0" index="2" bw="32" slack="0"/>
<pin id="1517" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d1/2 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="select_ln10_4_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="1"/>
<pin id="1523" dir="0" index="1" bw="32" slack="0"/>
<pin id="1524" dir="0" index="2" bw="32" slack="0"/>
<pin id="1525" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_4/2 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="select_ln11_4_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="1"/>
<pin id="1530" dir="0" index="1" bw="32" slack="0"/>
<pin id="1531" dir="0" index="2" bw="32" slack="0"/>
<pin id="1532" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_4/2 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="select_ln10_5_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="1" slack="0"/>
<pin id="1537" dir="0" index="1" bw="32" slack="0"/>
<pin id="1538" dir="0" index="2" bw="32" slack="0"/>
<pin id="1539" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_5/2 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="select_ln11_5_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="0"/>
<pin id="1545" dir="0" index="1" bw="32" slack="0"/>
<pin id="1546" dir="0" index="2" bw="32" slack="0"/>
<pin id="1547" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_5/2 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="select_ln10_6_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="1" slack="0"/>
<pin id="1553" dir="0" index="1" bw="32" slack="0"/>
<pin id="1554" dir="0" index="2" bw="32" slack="0"/>
<pin id="1555" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_6/2 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="d1_22_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="0"/>
<pin id="1561" dir="0" index="1" bw="32" slack="0"/>
<pin id="1562" dir="0" index="2" bw="32" slack="0"/>
<pin id="1563" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d1_22/2 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="muxLogicI0_to_bd_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="32" slack="1"/>
<pin id="1569" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd/3 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="muxLogicI1_to_bd_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="1"/>
<pin id="1572" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd/3 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="muxLogicI0_to_bc_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="32" slack="1"/>
<pin id="1575" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc/3 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="muxLogicI1_to_bc_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="32" slack="1"/>
<pin id="1578" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc/3 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="muxLogicI0_to_bd_13_i_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="32" slack="1"/>
<pin id="1581" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd_13_i/3 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="muxLogicI1_to_bd_13_i_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="32" slack="1"/>
<pin id="1584" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd_13_i/3 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="muxLogicI0_to_bc_13_i_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="32" slack="1"/>
<pin id="1587" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc_13_i/3 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="muxLogicI1_to_bc_13_i_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="32" slack="1"/>
<pin id="1590" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc_13_i/3 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="muxLogicI0_to_bd_2_i_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="32" slack="1"/>
<pin id="1593" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd_2_i/3 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="muxLogicI1_to_bd_2_i_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="0"/>
<pin id="1596" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd_2_i/3 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="muxLogicI0_to_bc_2_i_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="32" slack="1"/>
<pin id="1600" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc_2_i/3 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="muxLogicI1_to_bc_2_i_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="1"/>
<pin id="1603" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc_2_i/3 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="muxLogicI0_to_bd_5_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="32" slack="1"/>
<pin id="1606" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd_5/3 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="muxLogicI1_to_bd_5_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="32" slack="1"/>
<pin id="1609" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd_5/3 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="muxLogicI0_to_bc_5_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="1"/>
<pin id="1612" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc_5/3 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="muxLogicI1_to_bc_5_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="1"/>
<pin id="1615" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc_5/3 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="grp_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="2"/>
<pin id="1618" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real/4 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="grp_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="32" slack="2"/>
<pin id="1621" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real/4 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="grp_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="1"/>
<pin id="1624" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real/4 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="grp_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="32" slack="2"/>
<pin id="1627" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag/4 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="grp_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="32" slack="2"/>
<pin id="1630" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag/4 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="grp_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="1"/>
<pin id="1633" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag/4 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="grp_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="32" slack="2"/>
<pin id="1636" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real_22_i/4 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="grp_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="32" slack="2"/>
<pin id="1639" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real_22_i/4 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="grp_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="32" slack="1"/>
<pin id="1642" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real_22_i/4 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="grp_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="2"/>
<pin id="1645" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag_22_i/4 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="grp_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="2"/>
<pin id="1648" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag_22_i/4 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="grp_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="32" slack="1"/>
<pin id="1651" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag_22_i/4 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="grp_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="32" slack="2"/>
<pin id="1654" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real_3_i/4 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="grp_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="32" slack="2"/>
<pin id="1657" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real_3_i/4 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="grp_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="1"/>
<pin id="1660" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real_3_i/4 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="grp_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="32" slack="2"/>
<pin id="1663" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag_3_i/4 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="grp_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="32" slack="0"/>
<pin id="1666" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag_3_i/4 "/>
</bind>
</comp>

<comp id="1668" class="1004" name="grp_fu_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="32" slack="1"/>
<pin id="1670" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag_3_i/4 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="grp_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="32" slack="2"/>
<pin id="1673" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real_15/4 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="grp_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="32" slack="2"/>
<pin id="1676" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real_15/4 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="grp_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="32" slack="1"/>
<pin id="1679" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real_15/4 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="grp_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="32" slack="2"/>
<pin id="1682" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag_15/4 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="grp_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="32" slack="2"/>
<pin id="1685" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag_15/4 "/>
</bind>
</comp>

<comp id="1686" class="1004" name="grp_fu_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="32" slack="1"/>
<pin id="1688" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag_15/4 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="bitcast_ln16_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="32" slack="3"/>
<pin id="1691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/5 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="bit_sel_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="1" slack="0"/>
<pin id="1694" dir="0" index="1" bw="32" slack="0"/>
<pin id="1695" dir="0" index="2" bw="6" slack="0"/>
<pin id="1696" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/5 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="xor_ln16_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="1" slack="0"/>
<pin id="1702" dir="0" index="1" bw="1" slack="0"/>
<pin id="1703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/5 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="trunc_ln16_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="32" slack="0"/>
<pin id="1708" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/5 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="xor_ln_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="32" slack="0"/>
<pin id="1712" dir="0" index="1" bw="1" slack="0"/>
<pin id="1713" dir="0" index="2" bw="31" slack="0"/>
<pin id="1714" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/5 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="d1_imag_13_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="32" slack="0"/>
<pin id="1720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_imag_13/5 "/>
</bind>
</comp>

<comp id="1722" class="1004" name="grp_fu_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="32" slack="4"/>
<pin id="1724" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real/6 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="grp_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="32" slack="0"/>
<pin id="1727" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real/6 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="grp_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="4"/>
<pin id="1731" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag/6 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="grp_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="32" slack="0"/>
<pin id="1734" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag/6 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="grp_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="32" slack="4"/>
<pin id="1738" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real/6 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="grp_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="32" slack="0"/>
<pin id="1741" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real/6 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="grp_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="32" slack="4"/>
<pin id="1745" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag/6 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="grp_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="32" slack="0"/>
<pin id="1748" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag/6 "/>
</bind>
</comp>

<comp id="1750" class="1004" name="grp_fu_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="32" slack="4"/>
<pin id="1752" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_13_i/6 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="grp_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="32" slack="1"/>
<pin id="1755" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_13_i/6 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="grp_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="32" slack="4"/>
<pin id="1758" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_13_i/6 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="grp_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="32" slack="1"/>
<pin id="1761" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_13_i/6 "/>
</bind>
</comp>

<comp id="1762" class="1004" name="grp_fu_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="32" slack="4"/>
<pin id="1764" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_13_i/6 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="grp_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="32" slack="1"/>
<pin id="1767" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_13_i/6 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="grp_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="32" slack="4"/>
<pin id="1770" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_13_i/6 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="grp_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="32" slack="1"/>
<pin id="1773" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_13_i/6 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="grp_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="32" slack="4"/>
<pin id="1776" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_2_i/6 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="grp_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="32" slack="1"/>
<pin id="1779" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_2_i/6 "/>
</bind>
</comp>

<comp id="1780" class="1004" name="grp_fu_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="32" slack="4"/>
<pin id="1782" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_2_i/6 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="grp_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="32" slack="1"/>
<pin id="1785" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_2_i/6 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="grp_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="32" slack="4"/>
<pin id="1788" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_2_i/6 "/>
</bind>
</comp>

<comp id="1789" class="1004" name="grp_fu_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="32" slack="1"/>
<pin id="1791" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_2_i/6 "/>
</bind>
</comp>

<comp id="1792" class="1004" name="grp_fu_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="32" slack="4"/>
<pin id="1794" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_2_i/6 "/>
</bind>
</comp>

<comp id="1795" class="1004" name="grp_fu_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="32" slack="1"/>
<pin id="1797" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_2_i/6 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="grp_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="32" slack="4"/>
<pin id="1800" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_5/6 "/>
</bind>
</comp>

<comp id="1801" class="1004" name="grp_fu_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="32" slack="1"/>
<pin id="1803" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_5/6 "/>
</bind>
</comp>

<comp id="1804" class="1004" name="grp_fu_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="32" slack="4"/>
<pin id="1806" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_5/6 "/>
</bind>
</comp>

<comp id="1807" class="1004" name="grp_fu_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="32" slack="1"/>
<pin id="1809" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_5/6 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="grp_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="32" slack="4"/>
<pin id="1812" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_5/6 "/>
</bind>
</comp>

<comp id="1813" class="1004" name="grp_fu_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="32" slack="1"/>
<pin id="1815" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_5/6 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="grp_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="32" slack="4"/>
<pin id="1818" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_5/6 "/>
</bind>
</comp>

<comp id="1819" class="1004" name="grp_fu_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="32" slack="1"/>
<pin id="1821" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_5/6 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="lshr_ln_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="6" slack="0"/>
<pin id="1824" dir="0" index="1" bw="5" slack="9"/>
<pin id="1825" dir="0" index="2" bw="1" slack="9"/>
<pin id="1826" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln/10 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="zext_ln381_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="6" slack="0"/>
<pin id="1830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln381/10 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="32" slack="0"/>
<pin id="1842" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="6" slack="0"/>
<pin id="1846" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1848" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="32" slack="0"/>
<pin id="1850" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1852" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="6" slack="0"/>
<pin id="1854" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="32" slack="0"/>
<pin id="1858" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1860" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="6" slack="0"/>
<pin id="1862" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="32" slack="0"/>
<pin id="1866" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="6" slack="0"/>
<pin id="1870" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="32" slack="0"/>
<pin id="1874" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="6" slack="0"/>
<pin id="1878" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="32" slack="0"/>
<pin id="1882" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1884" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="6" slack="0"/>
<pin id="1886" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1888" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="32" slack="0"/>
<pin id="1890" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1892" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="6" slack="0"/>
<pin id="1894" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="32" slack="0"/>
<pin id="1898" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1900" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="6" slack="0"/>
<pin id="1902" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/10 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="lshr_ln7_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="6" slack="0"/>
<pin id="1906" dir="0" index="1" bw="4" slack="10"/>
<pin id="1907" dir="0" index="2" bw="1" slack="0"/>
<pin id="1908" dir="0" index="3" bw="1" slack="10"/>
<pin id="1909" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln7/11 "/>
</bind>
</comp>

<comp id="1912" class="1004" name="zext_ln7_fu_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="6" slack="0"/>
<pin id="1914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/11 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="32" slack="1"/>
<pin id="1926" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="6" slack="0"/>
<pin id="1929" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="32" slack="1"/>
<pin id="1933" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1934" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="6" slack="0"/>
<pin id="1936" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="32" slack="1"/>
<pin id="1940" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1941" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="6" slack="0"/>
<pin id="1943" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1945" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="32" slack="1"/>
<pin id="1947" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1948" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="6" slack="0"/>
<pin id="1950" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="32" slack="1"/>
<pin id="1954" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1955" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="6" slack="0"/>
<pin id="1957" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="32" slack="1"/>
<pin id="1961" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1962" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="6" slack="0"/>
<pin id="1964" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1966" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="32" slack="1"/>
<pin id="1968" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1969" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="6" slack="0"/>
<pin id="1971" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1973" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="32" slack="1"/>
<pin id="1975" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="6" slack="0"/>
<pin id="1978" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="indvar_flatten286_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="5" slack="0"/>
<pin id="1982" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten286 "/>
</bind>
</comp>

<comp id="1987" class="1005" name="m287_reg_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="9" slack="0"/>
<pin id="1989" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="m287 "/>
</bind>
</comp>

<comp id="1994" class="1005" name="k288_reg_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="4" slack="0"/>
<pin id="1996" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k288 "/>
</bind>
</comp>

<comp id="2001" class="1005" name="add_ln368290_reg_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="9" slack="0"/>
<pin id="2003" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln368290 "/>
</bind>
</comp>

<comp id="2008" class="1005" name="empty_reg_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="1" slack="1"/>
<pin id="2010" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="2019" class="1005" name="trunc_ln378_reg_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="3" slack="1"/>
<pin id="2021" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln378 "/>
</bind>
</comp>

<comp id="2024" class="1005" name="tmp_reg_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="5" slack="9"/>
<pin id="2026" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2029" class="1005" name="tmp_5_reg_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="1" slack="1"/>
<pin id="2031" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2037" class="1005" name="tmp_s_reg_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="4" slack="10"/>
<pin id="2039" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2042" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_reg_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="5" slack="1"/>
<pin id="2044" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr "/>
</bind>
</comp>

<comp id="2047" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_reg_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="5" slack="1"/>
<pin id="2049" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr "/>
</bind>
</comp>

<comp id="2052" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_reg_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="5" slack="1"/>
<pin id="2054" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr "/>
</bind>
</comp>

<comp id="2057" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_reg_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="5" slack="1"/>
<pin id="2059" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr "/>
</bind>
</comp>

<comp id="2062" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1_reg_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="5" slack="1"/>
<pin id="2064" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1 "/>
</bind>
</comp>

<comp id="2067" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1_reg_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="5" slack="1"/>
<pin id="2069" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1 "/>
</bind>
</comp>

<comp id="2072" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1_reg_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="5" slack="1"/>
<pin id="2074" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1 "/>
</bind>
</comp>

<comp id="2077" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1_reg_2077">
<pin_list>
<pin id="2078" dir="0" index="0" bw="5" slack="1"/>
<pin id="2079" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1 "/>
</bind>
</comp>

<comp id="2082" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_reg_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="5" slack="1"/>
<pin id="2084" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr "/>
</bind>
</comp>

<comp id="2087" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_reg_2087">
<pin_list>
<pin id="2088" dir="0" index="0" bw="5" slack="1"/>
<pin id="2089" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr "/>
</bind>
</comp>

<comp id="2092" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_reg_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="5" slack="1"/>
<pin id="2094" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr "/>
</bind>
</comp>

<comp id="2097" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_reg_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="5" slack="1"/>
<pin id="2099" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr "/>
</bind>
</comp>

<comp id="2102" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1_reg_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="5" slack="1"/>
<pin id="2104" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1 "/>
</bind>
</comp>

<comp id="2107" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1_reg_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="5" slack="1"/>
<pin id="2109" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1 "/>
</bind>
</comp>

<comp id="2112" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1_reg_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="5" slack="1"/>
<pin id="2114" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1 "/>
</bind>
</comp>

<comp id="2117" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1_reg_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="5" slack="1"/>
<pin id="2119" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1 "/>
</bind>
</comp>

<comp id="2122" class="1005" name="trunc_ln378_1_reg_2122">
<pin_list>
<pin id="2123" dir="0" index="0" bw="1" slack="1"/>
<pin id="2124" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln378_1 "/>
</bind>
</comp>

<comp id="2127" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_reg_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="5" slack="1"/>
<pin id="2129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr "/>
</bind>
</comp>

<comp id="2132" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_reg_2132">
<pin_list>
<pin id="2133" dir="0" index="0" bw="5" slack="1"/>
<pin id="2134" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr "/>
</bind>
</comp>

<comp id="2137" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_reg_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="5" slack="1"/>
<pin id="2139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr "/>
</bind>
</comp>

<comp id="2142" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_reg_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="5" slack="1"/>
<pin id="2144" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr "/>
</bind>
</comp>

<comp id="2147" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1_reg_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="5" slack="1"/>
<pin id="2149" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1 "/>
</bind>
</comp>

<comp id="2152" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1_reg_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="5" slack="1"/>
<pin id="2154" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1 "/>
</bind>
</comp>

<comp id="2157" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1_reg_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="5" slack="1"/>
<pin id="2159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1 "/>
</bind>
</comp>

<comp id="2162" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1_reg_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="5" slack="1"/>
<pin id="2164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1 "/>
</bind>
</comp>

<comp id="2167" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_reg_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="5" slack="1"/>
<pin id="2169" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr "/>
</bind>
</comp>

<comp id="2172" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_reg_2172">
<pin_list>
<pin id="2173" dir="0" index="0" bw="5" slack="1"/>
<pin id="2174" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr "/>
</bind>
</comp>

<comp id="2177" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_reg_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="5" slack="1"/>
<pin id="2179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr "/>
</bind>
</comp>

<comp id="2182" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_reg_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="5" slack="1"/>
<pin id="2184" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr "/>
</bind>
</comp>

<comp id="2187" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1_reg_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="5" slack="1"/>
<pin id="2189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1 "/>
</bind>
</comp>

<comp id="2192" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1_reg_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="5" slack="1"/>
<pin id="2194" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1 "/>
</bind>
</comp>

<comp id="2197" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1_reg_2197">
<pin_list>
<pin id="2198" dir="0" index="0" bw="5" slack="1"/>
<pin id="2199" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1 "/>
</bind>
</comp>

<comp id="2202" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1_reg_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="5" slack="1"/>
<pin id="2204" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1 "/>
</bind>
</comp>

<comp id="2207" class="1005" name="icmp_ln10_1_reg_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="1" slack="1"/>
<pin id="2209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln10_1 "/>
</bind>
</comp>

<comp id="2215" class="1005" name="xor_ln371_reg_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="1" slack="0"/>
<pin id="2217" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="xor_ln371 "/>
</bind>
</comp>

<comp id="2220" class="1005" name="icmp_ln368_reg_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="1" slack="1"/>
<pin id="2222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln368 "/>
</bind>
</comp>

<comp id="2224" class="1005" name="c_reg_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="32" slack="1"/>
<pin id="2226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="2232" class="1005" name="d_reg_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="32" slack="1"/>
<pin id="2234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="2240" class="1005" name="d0_real_reg_2240">
<pin_list>
<pin id="2241" dir="0" index="0" bw="32" slack="4"/>
<pin id="2242" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="d0_real "/>
</bind>
</comp>

<comp id="2248" class="1005" name="d0_imag_reg_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="32" slack="4"/>
<pin id="2250" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="d0_imag "/>
</bind>
</comp>

<comp id="2256" class="1005" name="a_reg_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="32" slack="2"/>
<pin id="2258" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="2266" class="1005" name="d1_real_13_reg_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="32" slack="1"/>
<pin id="2268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_13 "/>
</bind>
</comp>

<comp id="2276" class="1005" name="tw_46_i_reg_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="32" slack="1"/>
<pin id="2278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_46_i "/>
</bind>
</comp>

<comp id="2284" class="1005" name="tw_48_i_reg_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="32" slack="1"/>
<pin id="2286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_48_i "/>
</bind>
</comp>

<comp id="2292" class="1005" name="tw_reg_2292">
<pin_list>
<pin id="2293" dir="0" index="0" bw="32" slack="1"/>
<pin id="2294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw "/>
</bind>
</comp>

<comp id="2300" class="1005" name="tw_47_i_reg_2300">
<pin_list>
<pin id="2301" dir="0" index="0" bw="32" slack="1"/>
<pin id="2302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_47_i "/>
</bind>
</comp>

<comp id="2308" class="1005" name="tw_21_reg_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="32" slack="1"/>
<pin id="2310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_21 "/>
</bind>
</comp>

<comp id="2316" class="1005" name="select_ln10_reg_2316">
<pin_list>
<pin id="2317" dir="0" index="0" bw="32" slack="4"/>
<pin id="2318" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln10 "/>
</bind>
</comp>

<comp id="2324" class="1005" name="select_ln11_reg_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="32" slack="2"/>
<pin id="2326" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="2332" class="1005" name="select_ln10_2_reg_2332">
<pin_list>
<pin id="2333" dir="0" index="0" bw="32" slack="4"/>
<pin id="2334" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln10_2 "/>
</bind>
</comp>

<comp id="2340" class="1005" name="select_ln11_2_reg_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="32" slack="2"/>
<pin id="2342" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln11_2 "/>
</bind>
</comp>

<comp id="2348" class="1005" name="select_ln10_3_reg_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="32" slack="4"/>
<pin id="2350" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln10_3 "/>
</bind>
</comp>

<comp id="2356" class="1005" name="d1_reg_2356">
<pin_list>
<pin id="2357" dir="0" index="0" bw="32" slack="2"/>
<pin id="2358" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="d1 "/>
</bind>
</comp>

<comp id="2364" class="1005" name="select_ln10_4_reg_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="32" slack="4"/>
<pin id="2366" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln10_4 "/>
</bind>
</comp>

<comp id="2372" class="1005" name="select_ln11_4_reg_2372">
<pin_list>
<pin id="2373" dir="0" index="0" bw="32" slack="1"/>
<pin id="2374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11_4 "/>
</bind>
</comp>

<comp id="2380" class="1005" name="select_ln10_5_reg_2380">
<pin_list>
<pin id="2381" dir="0" index="0" bw="32" slack="4"/>
<pin id="2382" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln10_5 "/>
</bind>
</comp>

<comp id="2388" class="1005" name="select_ln11_5_reg_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="32" slack="1"/>
<pin id="2390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11_5 "/>
</bind>
</comp>

<comp id="2396" class="1005" name="select_ln10_6_reg_2396">
<pin_list>
<pin id="2397" dir="0" index="0" bw="32" slack="4"/>
<pin id="2398" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln10_6 "/>
</bind>
</comp>

<comp id="2404" class="1005" name="d1_22_reg_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="32" slack="1"/>
<pin id="2406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_22 "/>
</bind>
</comp>

<comp id="2412" class="1005" name="bd_reg_2412">
<pin_list>
<pin id="2413" dir="0" index="0" bw="32" slack="1"/>
<pin id="2414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd "/>
</bind>
</comp>

<comp id="2418" class="1005" name="bc_reg_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="32" slack="1"/>
<pin id="2420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc "/>
</bind>
</comp>

<comp id="2424" class="1005" name="bd_13_i_reg_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="32" slack="1"/>
<pin id="2426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_13_i "/>
</bind>
</comp>

<comp id="2430" class="1005" name="bc_13_i_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="32" slack="1"/>
<pin id="2432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc_13_i "/>
</bind>
</comp>

<comp id="2436" class="1005" name="bd_2_i_reg_2436">
<pin_list>
<pin id="2437" dir="0" index="0" bw="32" slack="1"/>
<pin id="2438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_2_i "/>
</bind>
</comp>

<comp id="2442" class="1005" name="bc_2_i_reg_2442">
<pin_list>
<pin id="2443" dir="0" index="0" bw="32" slack="1"/>
<pin id="2444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc_2_i "/>
</bind>
</comp>

<comp id="2448" class="1005" name="bd_5_reg_2448">
<pin_list>
<pin id="2449" dir="0" index="0" bw="32" slack="1"/>
<pin id="2450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_5 "/>
</bind>
</comp>

<comp id="2454" class="1005" name="bc_5_reg_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="32" slack="1"/>
<pin id="2456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc_5 "/>
</bind>
</comp>

<comp id="2460" class="1005" name="d1_imag_13_reg_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="32" slack="1"/>
<pin id="2462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_13 "/>
</bind>
</comp>

<comp id="2465" class="1005" name="d1_real_reg_2465">
<pin_list>
<pin id="2466" dir="0" index="0" bw="32" slack="1"/>
<pin id="2467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real "/>
</bind>
</comp>

<comp id="2470" class="1005" name="d1_imag_reg_2470">
<pin_list>
<pin id="2471" dir="0" index="0" bw="32" slack="1"/>
<pin id="2472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag "/>
</bind>
</comp>

<comp id="2475" class="1005" name="d1_real_22_i_reg_2475">
<pin_list>
<pin id="2476" dir="0" index="0" bw="32" slack="1"/>
<pin id="2477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_22_i "/>
</bind>
</comp>

<comp id="2483" class="1005" name="d1_imag_22_i_reg_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="32" slack="1"/>
<pin id="2485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_22_i "/>
</bind>
</comp>

<comp id="2491" class="1005" name="d1_real_3_i_reg_2491">
<pin_list>
<pin id="2492" dir="0" index="0" bw="32" slack="1"/>
<pin id="2493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_3_i "/>
</bind>
</comp>

<comp id="2499" class="1005" name="d1_imag_3_i_reg_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="32" slack="1"/>
<pin id="2501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_3_i "/>
</bind>
</comp>

<comp id="2507" class="1005" name="d1_real_15_reg_2507">
<pin_list>
<pin id="2508" dir="0" index="0" bw="32" slack="1"/>
<pin id="2509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_15 "/>
</bind>
</comp>

<comp id="2515" class="1005" name="d1_imag_15_reg_2515">
<pin_list>
<pin id="2516" dir="0" index="0" bw="32" slack="1"/>
<pin id="2517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_15 "/>
</bind>
</comp>

<comp id="2523" class="1005" name="d3_real_reg_2523">
<pin_list>
<pin id="2524" dir="0" index="0" bw="32" slack="1"/>
<pin id="2525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real "/>
</bind>
</comp>

<comp id="2529" class="1005" name="d3_imag_reg_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="32" slack="1"/>
<pin id="2531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag "/>
</bind>
</comp>

<comp id="2535" class="1005" name="d3_real_13_i_reg_2535">
<pin_list>
<pin id="2536" dir="0" index="0" bw="32" slack="1"/>
<pin id="2537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real_13_i "/>
</bind>
</comp>

<comp id="2541" class="1005" name="d3_imag_13_i_reg_2541">
<pin_list>
<pin id="2542" dir="0" index="0" bw="32" slack="1"/>
<pin id="2543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag_13_i "/>
</bind>
</comp>

<comp id="2547" class="1005" name="d3_real_2_i_reg_2547">
<pin_list>
<pin id="2548" dir="0" index="0" bw="32" slack="1"/>
<pin id="2549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real_2_i "/>
</bind>
</comp>

<comp id="2553" class="1005" name="d3_imag_2_i_reg_2553">
<pin_list>
<pin id="2554" dir="0" index="0" bw="32" slack="1"/>
<pin id="2555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag_2_i "/>
</bind>
</comp>

<comp id="2559" class="1005" name="d3_real_5_reg_2559">
<pin_list>
<pin id="2560" dir="0" index="0" bw="32" slack="1"/>
<pin id="2561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real_5 "/>
</bind>
</comp>

<comp id="2565" class="1005" name="d3_imag_5_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="32" slack="1"/>
<pin id="2567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="88" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="88" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="88" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="88" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="251"><net_src comp="214" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="261"><net_src comp="221" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="271"><net_src comp="228" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="281"><net_src comp="235" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="88" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="42" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="88" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="44" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="88" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="88" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="282" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="311"><net_src comp="289" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="312"><net_src comp="296" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="313"><net_src comp="303" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="88" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="88" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="88" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="88" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="16" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="88" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="18" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="88" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="88" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="30" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="88" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="20" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="88" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="22" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="88" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="88" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="34" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="88" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="20" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="88" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="22" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="88" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="32" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="88" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="34" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="88" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="88" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="26" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="88" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="88" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="38" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="88" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="24" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="466"><net_src comp="26" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="36" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="88" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="38" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="88" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="491"><net_src comp="314" pin="3"/><net_sink comp="482" pin=2"/></net>

<net id="501"><net_src comp="321" pin="3"/><net_sink comp="492" pin=2"/></net>

<net id="502"><net_src comp="342" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="503"><net_src comp="349" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="513"><net_src comp="370" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="523"><net_src comp="377" pin="3"/><net_sink comp="514" pin=2"/></net>

<net id="524"><net_src comp="398" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="525"><net_src comp="405" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="535"><net_src comp="426" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="545"><net_src comp="433" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="546"><net_src comp="454" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="547"><net_src comp="461" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="557"><net_src comp="328" pin="3"/><net_sink comp="548" pin=2"/></net>

<net id="567"><net_src comp="335" pin="3"/><net_sink comp="558" pin=2"/></net>

<net id="568"><net_src comp="356" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="569"><net_src comp="363" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="579"><net_src comp="384" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="589"><net_src comp="391" pin="3"/><net_sink comp="580" pin=2"/></net>

<net id="590"><net_src comp="412" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="591"><net_src comp="419" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="601"><net_src comp="440" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="611"><net_src comp="447" pin="3"/><net_sink comp="602" pin=2"/></net>

<net id="612"><net_src comp="468" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="613"><net_src comp="475" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="619"><net_src comp="0" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="88" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="8" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="88" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="2" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="88" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="640"><net_src comp="10" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="88" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="647"><net_src comp="4" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="88" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="654"><net_src comp="12" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="88" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="661"><net_src comp="6" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="88" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="14" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="88" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="679"><net_src comp="614" pin="3"/><net_sink comp="670" pin=2"/></net>

<net id="689"><net_src comp="628" pin="3"/><net_sink comp="680" pin=2"/></net>

<net id="699"><net_src comp="642" pin="3"/><net_sink comp="690" pin=2"/></net>

<net id="709"><net_src comp="656" pin="3"/><net_sink comp="700" pin=2"/></net>

<net id="719"><net_src comp="621" pin="3"/><net_sink comp="710" pin=2"/></net>

<net id="729"><net_src comp="635" pin="3"/><net_sink comp="720" pin=2"/></net>

<net id="739"><net_src comp="649" pin="3"/><net_sink comp="730" pin=2"/></net>

<net id="749"><net_src comp="663" pin="3"/><net_sink comp="740" pin=2"/></net>

<net id="755"><net_src comp="0" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="88" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="762"><net_src comp="8" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="88" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="769"><net_src comp="2" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="88" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="776"><net_src comp="10" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="88" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="783"><net_src comp="4" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="88" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="790"><net_src comp="12" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="88" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="797"><net_src comp="6" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="88" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="804"><net_src comp="14" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="88" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="750" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="807"><net_src comp="764" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="808"><net_src comp="778" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="809"><net_src comp="792" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="810"><net_src comp="757" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="811"><net_src comp="771" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="812"><net_src comp="785" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="813"><net_src comp="799" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="823"><net_src comp="66" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="835"><net_src comp="827" pin="6"/><net_sink comp="824" pin=0"/></net>

<net id="847"><net_src comp="839" pin="6"/><net_sink comp="836" pin=0"/></net>

<net id="852"><net_src comp="848" pin="2"/><net_sink comp="670" pin=4"/></net>

<net id="853"><net_src comp="824" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="854" pin="2"/><net_sink comp="710" pin=4"/></net>

<net id="859"><net_src comp="836" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="824" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="836" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="870" pin="2"/><net_sink comp="680" pin=4"/></net>

<net id="879"><net_src comp="875" pin="2"/><net_sink comp="720" pin=4"/></net>

<net id="892"><net_src comp="888" pin="2"/><net_sink comp="690" pin=4"/></net>

<net id="897"><net_src comp="893" pin="2"/><net_sink comp="730" pin=4"/></net>

<net id="910"><net_src comp="906" pin="2"/><net_sink comp="700" pin=4"/></net>

<net id="915"><net_src comp="911" pin="2"/><net_sink comp="740" pin=4"/></net>

<net id="944"><net_src comp="116" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="963"><net_src comp="146" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="970"><net_src comp="146" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="977"><net_src comp="146" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="116" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="985"><net_src comp="146" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="992"><net_src comp="138" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="999"><net_src comp="138" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="1006"><net_src comp="138" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1013"><net_src comp="138" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1018"><net_src comp="58" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1023"><net_src comp="60" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1028"><net_src comp="62" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1033"><net_src comp="64" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1050"><net_src comp="1034" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="68" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1057"><net_src comp="817" pin="4"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="1040" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1059"><net_src comp="60" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1065"><net_src comp="817" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="1037" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1067"><net_src comp="1043" pin="1"/><net_sink comp="1060" pin=2"/></net>

<net id="1072"><net_src comp="1052" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="70" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1077"><net_src comp="1052" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1084"><net_src comp="72" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1085"><net_src comp="1060" pin="3"/><net_sink comp="1078" pin=1"/></net>

<net id="1086"><net_src comp="74" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1087"><net_src comp="76" pin="0"/><net_sink comp="1078" pin=3"/></net>

<net id="1093"><net_src comp="78" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="1052" pin="3"/><net_sink comp="1088" pin=1"/></net>

<net id="1095"><net_src comp="80" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1099"><net_src comp="1078" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1102"><net_src comp="1096" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1103"><net_src comp="1096" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1104"><net_src comp="1096" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1105"><net_src comp="1096" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1106"><net_src comp="1096" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1107"><net_src comp="1096" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1108"><net_src comp="1096" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1109"><net_src comp="1096" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1110"><net_src comp="1096" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1111"><net_src comp="1096" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1112"><net_src comp="1096" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="1113"><net_src comp="1096" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1114"><net_src comp="1096" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1115"><net_src comp="1096" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1122"><net_src comp="82" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="1060" pin="3"/><net_sink comp="1116" pin=1"/></net>

<net id="1124"><net_src comp="84" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1125"><net_src comp="76" pin="0"/><net_sink comp="1116" pin=3"/></net>

<net id="1131"><net_src comp="86" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="1116" pin="4"/><net_sink comp="1126" pin=1"/></net>

<net id="1133"><net_src comp="66" pin="0"/><net_sink comp="1126" pin=2"/></net>

<net id="1137"><net_src comp="1126" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1140"><net_src comp="1134" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1141"><net_src comp="1134" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1142"><net_src comp="1134" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1143"><net_src comp="1134" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1144"><net_src comp="1134" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1145"><net_src comp="1134" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1146"><net_src comp="1134" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1147"><net_src comp="1134" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="1148"><net_src comp="1134" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1149"><net_src comp="1134" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1150"><net_src comp="1134" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1151"><net_src comp="1134" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1152"><net_src comp="1134" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1153"><net_src comp="1134" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1157"><net_src comp="214" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1161"><net_src comp="221" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1165"><net_src comp="228" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="235" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="282" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1177"><net_src comp="289" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1181"><net_src comp="296" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1185"><net_src comp="303" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1192"><net_src comp="90" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1193"><net_src comp="1052" pin="3"/><net_sink comp="1186" pin=1"/></net>

<net id="1194"><net_src comp="48" pin="0"/><net_sink comp="1186" pin=2"/></net>

<net id="1195"><net_src comp="80" pin="0"/><net_sink comp="1186" pin=3"/></net>

<net id="1201"><net_src comp="92" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1202"><net_src comp="1186" pin="4"/><net_sink comp="1196" pin=1"/></net>

<net id="1203"><net_src comp="66" pin="0"/><net_sink comp="1196" pin=2"/></net>

<net id="1207"><net_src comp="1052" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="314" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="321" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1220"><net_src comp="1196" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="94" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1225"><net_src comp="342" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1229"><net_src comp="349" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1233"><net_src comp="370" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1237"><net_src comp="377" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1241"><net_src comp="398" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1245"><net_src comp="405" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="426" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1253"><net_src comp="433" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1257"><net_src comp="454" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1261"><net_src comp="461" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="328" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1269"><net_src comp="335" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1273"><net_src comp="356" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1277"><net_src comp="363" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1281"><net_src comp="384" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="391" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1289"><net_src comp="412" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1293"><net_src comp="419" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="440" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1301"><net_src comp="447" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1305"><net_src comp="468" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1309"><net_src comp="475" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1314"><net_src comp="1052" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1315"><net_src comp="70" pin="0"/><net_sink comp="1310" pin=1"/></net>

<net id="1321"><net_src comp="78" pin="0"/><net_sink comp="1316" pin=0"/></net>

<net id="1322"><net_src comp="1310" pin="2"/><net_sink comp="1316" pin=1"/></net>

<net id="1323"><net_src comp="74" pin="0"/><net_sink comp="1316" pin=2"/></net>

<net id="1328"><net_src comp="1316" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1329"><net_src comp="66" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1334"><net_src comp="1060" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1335"><net_src comp="58" pin="0"/><net_sink comp="1330" pin=1"/></net>

<net id="1340"><net_src comp="1034" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="96" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1346"><net_src comp="1330" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1351"><net_src comp="1310" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1356"><net_src comp="1060" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1361"><net_src comp="1046" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1367"><net_src comp="98" pin="0"/><net_sink comp="1362" pin=1"/></net>

<net id="1368"><net_src comp="100" pin="0"/><net_sink comp="1362" pin=2"/></net>

<net id="1374"><net_src comp="102" pin="0"/><net_sink comp="1369" pin=1"/></net>

<net id="1375"><net_src comp="104" pin="0"/><net_sink comp="1369" pin=2"/></net>

<net id="1380"><net_src comp="106" pin="0"/><net_sink comp="1376" pin=1"/></net>

<net id="1386"><net_src comp="1376" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1387"><net_src comp="252" pin="7"/><net_sink comp="1381" pin=1"/></net>

<net id="1388"><net_src comp="242" pin="7"/><net_sink comp="1381" pin=2"/></net>

<net id="1394"><net_src comp="1376" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1395"><net_src comp="272" pin="7"/><net_sink comp="1389" pin=1"/></net>

<net id="1396"><net_src comp="262" pin="7"/><net_sink comp="1389" pin=2"/></net>

<net id="1402"><net_src comp="1376" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1403"><net_src comp="252" pin="3"/><net_sink comp="1397" pin=1"/></net>

<net id="1404"><net_src comp="242" pin="3"/><net_sink comp="1397" pin=2"/></net>

<net id="1410"><net_src comp="1376" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1411"><net_src comp="272" pin="3"/><net_sink comp="1405" pin=1"/></net>

<net id="1412"><net_src comp="262" pin="3"/><net_sink comp="1405" pin=2"/></net>

<net id="1419"><net_src comp="110" pin="0"/><net_sink comp="1413" pin=0"/></net>

<net id="1420"><net_src comp="66" pin="0"/><net_sink comp="1413" pin=2"/></net>

<net id="1426"><net_src comp="112" pin="0"/><net_sink comp="1421" pin=1"/></net>

<net id="1427"><net_src comp="114" pin="0"/><net_sink comp="1421" pin=2"/></net>

<net id="1433"><net_src comp="116" pin="0"/><net_sink comp="1428" pin=1"/></net>

<net id="1434"><net_src comp="118" pin="0"/><net_sink comp="1428" pin=2"/></net>

<net id="1440"><net_src comp="120" pin="0"/><net_sink comp="1435" pin=1"/></net>

<net id="1441"><net_src comp="122" pin="0"/><net_sink comp="1435" pin=2"/></net>

<net id="1447"><net_src comp="120" pin="0"/><net_sink comp="1442" pin=1"/></net>

<net id="1448"><net_src comp="112" pin="0"/><net_sink comp="1442" pin=2"/></net>

<net id="1454"><net_src comp="112" pin="0"/><net_sink comp="1449" pin=1"/></net>

<net id="1455"><net_src comp="120" pin="0"/><net_sink comp="1449" pin=2"/></net>

<net id="1461"><net_src comp="124" pin="0"/><net_sink comp="1456" pin=0"/></net>

<net id="1462"><net_src comp="126" pin="0"/><net_sink comp="1456" pin=2"/></net>

<net id="1468"><net_src comp="492" pin="7"/><net_sink comp="1463" pin=1"/></net>

<net id="1469"><net_src comp="482" pin="7"/><net_sink comp="1463" pin=2"/></net>

<net id="1475"><net_src comp="492" pin="3"/><net_sink comp="1470" pin=1"/></net>

<net id="1476"><net_src comp="482" pin="3"/><net_sink comp="1470" pin=2"/></net>

<net id="1481"><net_src comp="1413" pin="4"/><net_sink comp="1477" pin=0"/></net>

<net id="1482"><net_src comp="128" pin="0"/><net_sink comp="1477" pin=1"/></net>

<net id="1488"><net_src comp="1477" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1489"><net_src comp="514" pin="7"/><net_sink comp="1483" pin=1"/></net>

<net id="1490"><net_src comp="504" pin="7"/><net_sink comp="1483" pin=2"/></net>

<net id="1496"><net_src comp="1477" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1497"><net_src comp="514" pin="3"/><net_sink comp="1491" pin=1"/></net>

<net id="1498"><net_src comp="504" pin="3"/><net_sink comp="1491" pin=2"/></net>

<net id="1503"><net_src comp="1456" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1504"><net_src comp="130" pin="0"/><net_sink comp="1499" pin=1"/></net>

<net id="1510"><net_src comp="1499" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1511"><net_src comp="536" pin="7"/><net_sink comp="1505" pin=1"/></net>

<net id="1512"><net_src comp="526" pin="7"/><net_sink comp="1505" pin=2"/></net>

<net id="1518"><net_src comp="1499" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1519"><net_src comp="536" pin="3"/><net_sink comp="1513" pin=1"/></net>

<net id="1520"><net_src comp="526" pin="3"/><net_sink comp="1513" pin=2"/></net>

<net id="1526"><net_src comp="558" pin="7"/><net_sink comp="1521" pin=1"/></net>

<net id="1527"><net_src comp="548" pin="7"/><net_sink comp="1521" pin=2"/></net>

<net id="1533"><net_src comp="558" pin="3"/><net_sink comp="1528" pin=1"/></net>

<net id="1534"><net_src comp="548" pin="3"/><net_sink comp="1528" pin=2"/></net>

<net id="1540"><net_src comp="1477" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1541"><net_src comp="580" pin="7"/><net_sink comp="1535" pin=1"/></net>

<net id="1542"><net_src comp="570" pin="7"/><net_sink comp="1535" pin=2"/></net>

<net id="1548"><net_src comp="1477" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1549"><net_src comp="580" pin="3"/><net_sink comp="1543" pin=1"/></net>

<net id="1550"><net_src comp="570" pin="3"/><net_sink comp="1543" pin=2"/></net>

<net id="1556"><net_src comp="1499" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1557"><net_src comp="602" pin="7"/><net_sink comp="1551" pin=1"/></net>

<net id="1558"><net_src comp="592" pin="7"/><net_sink comp="1551" pin=2"/></net>

<net id="1564"><net_src comp="1499" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1565"><net_src comp="602" pin="3"/><net_sink comp="1559" pin=1"/></net>

<net id="1566"><net_src comp="592" pin="3"/><net_sink comp="1559" pin=2"/></net>

<net id="1597"><net_src comp="116" pin="0"/><net_sink comp="1594" pin=0"/></net>

<net id="1667"><net_src comp="116" pin="0"/><net_sink comp="1664" pin=0"/></net>

<net id="1697"><net_src comp="132" pin="0"/><net_sink comp="1692" pin=0"/></net>

<net id="1698"><net_src comp="1689" pin="1"/><net_sink comp="1692" pin=1"/></net>

<net id="1699"><net_src comp="134" pin="0"/><net_sink comp="1692" pin=2"/></net>

<net id="1704"><net_src comp="1692" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1705"><net_src comp="66" pin="0"/><net_sink comp="1700" pin=1"/></net>

<net id="1709"><net_src comp="1689" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1715"><net_src comp="136" pin="0"/><net_sink comp="1710" pin=0"/></net>

<net id="1716"><net_src comp="1700" pin="2"/><net_sink comp="1710" pin=1"/></net>

<net id="1717"><net_src comp="1706" pin="1"/><net_sink comp="1710" pin=2"/></net>

<net id="1721"><net_src comp="1710" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1728"><net_src comp="827" pin="6"/><net_sink comp="1725" pin=0"/></net>

<net id="1735"><net_src comp="839" pin="6"/><net_sink comp="1732" pin=0"/></net>

<net id="1742"><net_src comp="827" pin="6"/><net_sink comp="1739" pin=0"/></net>

<net id="1749"><net_src comp="839" pin="6"/><net_sink comp="1746" pin=0"/></net>

<net id="1827"><net_src comp="158" pin="0"/><net_sink comp="1822" pin=0"/></net>

<net id="1831"><net_src comp="1822" pin="3"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1833"><net_src comp="1828" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="1834"><net_src comp="1828" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="1835"><net_src comp="1828" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="1836"><net_src comp="1828" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="1837"><net_src comp="1828" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="1838"><net_src comp="1828" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="1839"><net_src comp="1828" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="1843"><net_src comp="848" pin="2"/><net_sink comp="1840" pin=0"/></net>

<net id="1847"><net_src comp="614" pin="3"/><net_sink comp="1844" pin=0"/></net>

<net id="1851"><net_src comp="870" pin="2"/><net_sink comp="1848" pin=0"/></net>

<net id="1855"><net_src comp="628" pin="3"/><net_sink comp="1852" pin=0"/></net>

<net id="1859"><net_src comp="888" pin="2"/><net_sink comp="1856" pin=0"/></net>

<net id="1863"><net_src comp="642" pin="3"/><net_sink comp="1860" pin=0"/></net>

<net id="1867"><net_src comp="906" pin="2"/><net_sink comp="1864" pin=0"/></net>

<net id="1871"><net_src comp="656" pin="3"/><net_sink comp="1868" pin=0"/></net>

<net id="1875"><net_src comp="854" pin="2"/><net_sink comp="1872" pin=0"/></net>

<net id="1879"><net_src comp="621" pin="3"/><net_sink comp="1876" pin=0"/></net>

<net id="1883"><net_src comp="875" pin="2"/><net_sink comp="1880" pin=0"/></net>

<net id="1887"><net_src comp="635" pin="3"/><net_sink comp="1884" pin=0"/></net>

<net id="1891"><net_src comp="893" pin="2"/><net_sink comp="1888" pin=0"/></net>

<net id="1895"><net_src comp="649" pin="3"/><net_sink comp="1892" pin=0"/></net>

<net id="1899"><net_src comp="911" pin="2"/><net_sink comp="1896" pin=0"/></net>

<net id="1903"><net_src comp="663" pin="3"/><net_sink comp="1900" pin=0"/></net>

<net id="1910"><net_src comp="176" pin="0"/><net_sink comp="1904" pin=0"/></net>

<net id="1911"><net_src comp="66" pin="0"/><net_sink comp="1904" pin=2"/></net>

<net id="1915"><net_src comp="1904" pin="4"/><net_sink comp="1912" pin=0"/></net>

<net id="1916"><net_src comp="1912" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="1917"><net_src comp="1912" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="1918"><net_src comp="1912" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="1919"><net_src comp="1912" pin="1"/><net_sink comp="771" pin=2"/></net>

<net id="1920"><net_src comp="1912" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="1921"><net_src comp="1912" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="1922"><net_src comp="1912" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="1923"><net_src comp="1912" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="1930"><net_src comp="750" pin="3"/><net_sink comp="1927" pin=0"/></net>

<net id="1937"><net_src comp="764" pin="3"/><net_sink comp="1934" pin=0"/></net>

<net id="1944"><net_src comp="778" pin="3"/><net_sink comp="1941" pin=0"/></net>

<net id="1951"><net_src comp="792" pin="3"/><net_sink comp="1948" pin=0"/></net>

<net id="1958"><net_src comp="757" pin="3"/><net_sink comp="1955" pin=0"/></net>

<net id="1965"><net_src comp="771" pin="3"/><net_sink comp="1962" pin=0"/></net>

<net id="1972"><net_src comp="785" pin="3"/><net_sink comp="1969" pin=0"/></net>

<net id="1979"><net_src comp="799" pin="3"/><net_sink comp="1976" pin=0"/></net>

<net id="1983"><net_src comp="198" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1985"><net_src comp="1980" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1986"><net_src comp="1980" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="1990"><net_src comp="202" pin="1"/><net_sink comp="1987" pin=0"/></net>

<net id="1991"><net_src comp="1987" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1992"><net_src comp="1987" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1993"><net_src comp="1987" pin="1"/><net_sink comp="1352" pin=1"/></net>

<net id="1997"><net_src comp="206" pin="1"/><net_sink comp="1994" pin=0"/></net>

<net id="1998"><net_src comp="1994" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1999"><net_src comp="1994" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="2000"><net_src comp="1994" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="2004"><net_src comp="210" pin="1"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="2006"><net_src comp="2001" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="2007"><net_src comp="2001" pin="1"/><net_sink comp="1342" pin=1"/></net>

<net id="2011"><net_src comp="1068" pin="2"/><net_sink comp="2008" pin=0"/></net>

<net id="2012"><net_src comp="2008" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="2013"><net_src comp="2008" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="2014"><net_src comp="2008" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="2015"><net_src comp="2008" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="2016"><net_src comp="2008" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="2017"><net_src comp="2008" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="2018"><net_src comp="2008" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="2022"><net_src comp="1074" pin="1"/><net_sink comp="2019" pin=0"/></net>

<net id="2023"><net_src comp="2019" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="2027"><net_src comp="1078" pin="4"/><net_sink comp="2024" pin=0"/></net>

<net id="2028"><net_src comp="2024" pin="1"/><net_sink comp="1822" pin=1"/></net>

<net id="2032"><net_src comp="1088" pin="3"/><net_sink comp="2029" pin=0"/></net>

<net id="2033"><net_src comp="2029" pin="1"/><net_sink comp="1413" pin=1"/></net>

<net id="2034"><net_src comp="2029" pin="1"/><net_sink comp="1456" pin=1"/></net>

<net id="2035"><net_src comp="2029" pin="1"/><net_sink comp="1822" pin=2"/></net>

<net id="2036"><net_src comp="2029" pin="1"/><net_sink comp="1904" pin=3"/></net>

<net id="2040"><net_src comp="1116" pin="4"/><net_sink comp="2037" pin=0"/></net>

<net id="2041"><net_src comp="2037" pin="1"/><net_sink comp="1904" pin=1"/></net>

<net id="2045"><net_src comp="214" pin="3"/><net_sink comp="2042" pin=0"/></net>

<net id="2046"><net_src comp="2042" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="2050"><net_src comp="221" pin="3"/><net_sink comp="2047" pin=0"/></net>

<net id="2051"><net_src comp="2047" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="2055"><net_src comp="228" pin="3"/><net_sink comp="2052" pin=0"/></net>

<net id="2056"><net_src comp="2052" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="2060"><net_src comp="235" pin="3"/><net_sink comp="2057" pin=0"/></net>

<net id="2061"><net_src comp="2057" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="2065"><net_src comp="282" pin="3"/><net_sink comp="2062" pin=0"/></net>

<net id="2066"><net_src comp="2062" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="2070"><net_src comp="289" pin="3"/><net_sink comp="2067" pin=0"/></net>

<net id="2071"><net_src comp="2067" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="2075"><net_src comp="296" pin="3"/><net_sink comp="2072" pin=0"/></net>

<net id="2076"><net_src comp="2072" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="2080"><net_src comp="303" pin="3"/><net_sink comp="2077" pin=0"/></net>

<net id="2081"><net_src comp="2077" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="2085"><net_src comp="314" pin="3"/><net_sink comp="2082" pin=0"/></net>

<net id="2086"><net_src comp="2082" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="2090"><net_src comp="321" pin="3"/><net_sink comp="2087" pin=0"/></net>

<net id="2091"><net_src comp="2087" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="2095"><net_src comp="328" pin="3"/><net_sink comp="2092" pin=0"/></net>

<net id="2096"><net_src comp="2092" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="2100"><net_src comp="335" pin="3"/><net_sink comp="2097" pin=0"/></net>

<net id="2101"><net_src comp="2097" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="2105"><net_src comp="342" pin="3"/><net_sink comp="2102" pin=0"/></net>

<net id="2106"><net_src comp="2102" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="2110"><net_src comp="349" pin="3"/><net_sink comp="2107" pin=0"/></net>

<net id="2111"><net_src comp="2107" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="2115"><net_src comp="356" pin="3"/><net_sink comp="2112" pin=0"/></net>

<net id="2116"><net_src comp="2112" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="2120"><net_src comp="363" pin="3"/><net_sink comp="2117" pin=0"/></net>

<net id="2121"><net_src comp="2117" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="2125"><net_src comp="1204" pin="1"/><net_sink comp="2122" pin=0"/></net>

<net id="2126"><net_src comp="2122" pin="1"/><net_sink comp="1413" pin=3"/></net>

<net id="2130"><net_src comp="370" pin="3"/><net_sink comp="2127" pin=0"/></net>

<net id="2131"><net_src comp="2127" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="2135"><net_src comp="377" pin="3"/><net_sink comp="2132" pin=0"/></net>

<net id="2136"><net_src comp="2132" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="2140"><net_src comp="384" pin="3"/><net_sink comp="2137" pin=0"/></net>

<net id="2141"><net_src comp="2137" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="2145"><net_src comp="391" pin="3"/><net_sink comp="2142" pin=0"/></net>

<net id="2146"><net_src comp="2142" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="2150"><net_src comp="398" pin="3"/><net_sink comp="2147" pin=0"/></net>

<net id="2151"><net_src comp="2147" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="2155"><net_src comp="405" pin="3"/><net_sink comp="2152" pin=0"/></net>

<net id="2156"><net_src comp="2152" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="2160"><net_src comp="412" pin="3"/><net_sink comp="2157" pin=0"/></net>

<net id="2161"><net_src comp="2157" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="2165"><net_src comp="419" pin="3"/><net_sink comp="2162" pin=0"/></net>

<net id="2166"><net_src comp="2162" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="2170"><net_src comp="426" pin="3"/><net_sink comp="2167" pin=0"/></net>

<net id="2171"><net_src comp="2167" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="2175"><net_src comp="433" pin="3"/><net_sink comp="2172" pin=0"/></net>

<net id="2176"><net_src comp="2172" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="2180"><net_src comp="440" pin="3"/><net_sink comp="2177" pin=0"/></net>

<net id="2181"><net_src comp="2177" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="2185"><net_src comp="447" pin="3"/><net_sink comp="2182" pin=0"/></net>

<net id="2186"><net_src comp="2182" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="2190"><net_src comp="454" pin="3"/><net_sink comp="2187" pin=0"/></net>

<net id="2191"><net_src comp="2187" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="2195"><net_src comp="461" pin="3"/><net_sink comp="2192" pin=0"/></net>

<net id="2196"><net_src comp="2192" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="2200"><net_src comp="468" pin="3"/><net_sink comp="2197" pin=0"/></net>

<net id="2201"><net_src comp="2197" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="2205"><net_src comp="475" pin="3"/><net_sink comp="2202" pin=0"/></net>

<net id="2206"><net_src comp="2202" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="2210"><net_src comp="1216" pin="2"/><net_sink comp="2207" pin=0"/></net>

<net id="2211"><net_src comp="2207" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="2212"><net_src comp="2207" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="2213"><net_src comp="2207" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="2214"><net_src comp="2207" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="2218"><net_src comp="1324" pin="2"/><net_sink comp="2215" pin=0"/></net>

<net id="2219"><net_src comp="2215" pin="1"/><net_sink comp="817" pin=2"/></net>

<net id="2223"><net_src comp="1336" pin="2"/><net_sink comp="2220" pin=0"/></net>

<net id="2227"><net_src comp="1362" pin="3"/><net_sink comp="2224" pin=0"/></net>

<net id="2228"><net_src comp="2224" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="2229"><net_src comp="2224" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="2230"><net_src comp="2224" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="2231"><net_src comp="2224" pin="1"/><net_sink comp="986" pin=2"/></net>

<net id="2235"><net_src comp="1369" pin="3"/><net_sink comp="2232" pin=0"/></net>

<net id="2236"><net_src comp="2232" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="2237"><net_src comp="2232" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="2238"><net_src comp="2232" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="2239"><net_src comp="2232" pin="1"/><net_sink comp="957" pin=2"/></net>

<net id="2243"><net_src comp="1381" pin="3"/><net_sink comp="2240" pin=0"/></net>

<net id="2244"><net_src comp="2240" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="2245"><net_src comp="2240" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="2246"><net_src comp="2240" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="2247"><net_src comp="2240" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="2251"><net_src comp="1389" pin="3"/><net_sink comp="2248" pin=0"/></net>

<net id="2252"><net_src comp="2248" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="2253"><net_src comp="2248" pin="1"/><net_sink comp="1743" pin=0"/></net>

<net id="2254"><net_src comp="2248" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="2255"><net_src comp="2248" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="2259"><net_src comp="1397" pin="3"/><net_sink comp="2256" pin=0"/></net>

<net id="2260"><net_src comp="2256" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="2261"><net_src comp="2256" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="2262"><net_src comp="2256" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="2263"><net_src comp="2256" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="2264"><net_src comp="2256" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="2265"><net_src comp="2256" pin="1"/><net_sink comp="827" pin=4"/></net>

<net id="2269"><net_src comp="1405" pin="3"/><net_sink comp="2266" pin=0"/></net>

<net id="2270"><net_src comp="2266" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="2271"><net_src comp="2266" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="2272"><net_src comp="2266" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="2273"><net_src comp="2266" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="2274"><net_src comp="2266" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="2275"><net_src comp="2266" pin="1"/><net_sink comp="839" pin=4"/></net>

<net id="2279"><net_src comp="1421" pin="3"/><net_sink comp="2276" pin=0"/></net>

<net id="2280"><net_src comp="2276" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="2281"><net_src comp="2276" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="2282"><net_src comp="2276" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="2283"><net_src comp="2276" pin="1"/><net_sink comp="993" pin=2"/></net>

<net id="2287"><net_src comp="1428" pin="3"/><net_sink comp="2284" pin=0"/></net>

<net id="2288"><net_src comp="2284" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="2289"><net_src comp="2284" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="2290"><net_src comp="2284" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="2291"><net_src comp="2284" pin="1"/><net_sink comp="1000" pin=2"/></net>

<net id="2295"><net_src comp="1435" pin="3"/><net_sink comp="2292" pin=0"/></net>

<net id="2296"><net_src comp="2292" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="2297"><net_src comp="2292" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="2298"><net_src comp="2292" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="2299"><net_src comp="2292" pin="1"/><net_sink comp="1007" pin=2"/></net>

<net id="2303"><net_src comp="1442" pin="3"/><net_sink comp="2300" pin=0"/></net>

<net id="2304"><net_src comp="2300" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="2305"><net_src comp="2300" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="2306"><net_src comp="2300" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="2307"><net_src comp="2300" pin="1"/><net_sink comp="964" pin=2"/></net>

<net id="2311"><net_src comp="1449" pin="3"/><net_sink comp="2308" pin=0"/></net>

<net id="2312"><net_src comp="2308" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="2313"><net_src comp="2308" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="2314"><net_src comp="2308" pin="1"/><net_sink comp="1683" pin=0"/></net>

<net id="2315"><net_src comp="2308" pin="1"/><net_sink comp="979" pin=2"/></net>

<net id="2319"><net_src comp="1463" pin="3"/><net_sink comp="2316" pin=0"/></net>

<net id="2320"><net_src comp="2316" pin="1"/><net_sink comp="1750" pin=0"/></net>

<net id="2321"><net_src comp="2316" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="2322"><net_src comp="2316" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="2323"><net_src comp="2316" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="2327"><net_src comp="1470" pin="3"/><net_sink comp="2324" pin=0"/></net>

<net id="2328"><net_src comp="2324" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="2329"><net_src comp="2324" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="2330"><net_src comp="2324" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="2331"><net_src comp="2324" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="2335"><net_src comp="1483" pin="3"/><net_sink comp="2332" pin=0"/></net>

<net id="2336"><net_src comp="2332" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="2337"><net_src comp="2332" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="2338"><net_src comp="2332" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="2339"><net_src comp="2332" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="2343"><net_src comp="1491" pin="3"/><net_sink comp="2340" pin=0"/></net>

<net id="2344"><net_src comp="2340" pin="1"/><net_sink comp="1652" pin=0"/></net>

<net id="2345"><net_src comp="2340" pin="1"/><net_sink comp="1661" pin=0"/></net>

<net id="2346"><net_src comp="2340" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="2347"><net_src comp="2340" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="2351"><net_src comp="1505" pin="3"/><net_sink comp="2348" pin=0"/></net>

<net id="2352"><net_src comp="2348" pin="1"/><net_sink comp="1798" pin=0"/></net>

<net id="2353"><net_src comp="2348" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="2354"><net_src comp="2348" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="2355"><net_src comp="2348" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="2359"><net_src comp="1513" pin="3"/><net_sink comp="2356" pin=0"/></net>

<net id="2360"><net_src comp="2356" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="2361"><net_src comp="2356" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="2362"><net_src comp="2356" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="2363"><net_src comp="2356" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="2367"><net_src comp="1521" pin="3"/><net_sink comp="2364" pin=0"/></net>

<net id="2368"><net_src comp="2364" pin="1"/><net_sink comp="1756" pin=0"/></net>

<net id="2369"><net_src comp="2364" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="2370"><net_src comp="2364" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="2371"><net_src comp="2364" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="2375"><net_src comp="1528" pin="3"/><net_sink comp="2372" pin=0"/></net>

<net id="2376"><net_src comp="2372" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="2377"><net_src comp="2372" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="2378"><net_src comp="2372" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="2379"><net_src comp="2372" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="2383"><net_src comp="1535" pin="3"/><net_sink comp="2380" pin=0"/></net>

<net id="2384"><net_src comp="2380" pin="1"/><net_sink comp="1780" pin=0"/></net>

<net id="2385"><net_src comp="2380" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="2386"><net_src comp="2380" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="2387"><net_src comp="2380" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="2391"><net_src comp="1543" pin="3"/><net_sink comp="2388" pin=0"/></net>

<net id="2392"><net_src comp="2388" pin="1"/><net_sink comp="1591" pin=0"/></net>

<net id="2393"><net_src comp="2388" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="2394"><net_src comp="2388" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="2395"><net_src comp="2388" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="2399"><net_src comp="1551" pin="3"/><net_sink comp="2396" pin=0"/></net>

<net id="2400"><net_src comp="2396" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="2401"><net_src comp="2396" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="2402"><net_src comp="2396" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="2403"><net_src comp="2396" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="2407"><net_src comp="1559" pin="3"/><net_sink comp="2404" pin=0"/></net>

<net id="2408"><net_src comp="2404" pin="1"/><net_sink comp="1604" pin=0"/></net>

<net id="2409"><net_src comp="2404" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="2410"><net_src comp="2404" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="2411"><net_src comp="2404" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="2415"><net_src comp="924" pin="2"/><net_sink comp="2412" pin=0"/></net>

<net id="2416"><net_src comp="2412" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="2417"><net_src comp="2412" pin="1"/><net_sink comp="986" pin=3"/></net>

<net id="2421"><net_src comp="928" pin="2"/><net_sink comp="2418" pin=0"/></net>

<net id="2422"><net_src comp="2418" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="2423"><net_src comp="2418" pin="1"/><net_sink comp="957" pin=3"/></net>

<net id="2427"><net_src comp="932" pin="2"/><net_sink comp="2424" pin=0"/></net>

<net id="2428"><net_src comp="2424" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="2429"><net_src comp="2424" pin="1"/><net_sink comp="993" pin=3"/></net>

<net id="2433"><net_src comp="936" pin="2"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="2435"><net_src comp="2430" pin="1"/><net_sink comp="964" pin=3"/></net>

<net id="2439"><net_src comp="940" pin="2"/><net_sink comp="2436" pin=0"/></net>

<net id="2440"><net_src comp="2436" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="2441"><net_src comp="2436" pin="1"/><net_sink comp="1000" pin=3"/></net>

<net id="2445"><net_src comp="945" pin="2"/><net_sink comp="2442" pin=0"/></net>

<net id="2446"><net_src comp="2442" pin="1"/><net_sink comp="1668" pin=0"/></net>

<net id="2447"><net_src comp="2442" pin="1"/><net_sink comp="971" pin=3"/></net>

<net id="2451"><net_src comp="949" pin="2"/><net_sink comp="2448" pin=0"/></net>

<net id="2452"><net_src comp="2448" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="2453"><net_src comp="2448" pin="1"/><net_sink comp="1007" pin=3"/></net>

<net id="2457"><net_src comp="953" pin="2"/><net_sink comp="2454" pin=0"/></net>

<net id="2458"><net_src comp="2454" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="2459"><net_src comp="2454" pin="1"/><net_sink comp="979" pin=3"/></net>

<net id="2463"><net_src comp="1718" pin="1"/><net_sink comp="2460" pin=0"/></net>

<net id="2464"><net_src comp="2460" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="2468"><net_src comp="986" pin="4"/><net_sink comp="2465" pin=0"/></net>

<net id="2469"><net_src comp="2465" pin="1"/><net_sink comp="827" pin=2"/></net>

<net id="2473"><net_src comp="957" pin="4"/><net_sink comp="2470" pin=0"/></net>

<net id="2474"><net_src comp="2470" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="2478"><net_src comp="993" pin="4"/><net_sink comp="2475" pin=0"/></net>

<net id="2479"><net_src comp="2475" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="2480"><net_src comp="2475" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="2481"><net_src comp="2475" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="2482"><net_src comp="2475" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="2486"><net_src comp="964" pin="4"/><net_sink comp="2483" pin=0"/></net>

<net id="2487"><net_src comp="2483" pin="1"/><net_sink comp="1759" pin=0"/></net>

<net id="2488"><net_src comp="2483" pin="1"/><net_sink comp="1771" pin=0"/></net>

<net id="2489"><net_src comp="2483" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="2490"><net_src comp="2483" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="2494"><net_src comp="1000" pin="4"/><net_sink comp="2491" pin=0"/></net>

<net id="2495"><net_src comp="2491" pin="1"/><net_sink comp="1777" pin=0"/></net>

<net id="2496"><net_src comp="2491" pin="1"/><net_sink comp="1789" pin=0"/></net>

<net id="2497"><net_src comp="2491" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="2498"><net_src comp="2491" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="2502"><net_src comp="971" pin="4"/><net_sink comp="2499" pin=0"/></net>

<net id="2503"><net_src comp="2499" pin="1"/><net_sink comp="1783" pin=0"/></net>

<net id="2504"><net_src comp="2499" pin="1"/><net_sink comp="1795" pin=0"/></net>

<net id="2505"><net_src comp="2499" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="2506"><net_src comp="2499" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="2510"><net_src comp="1007" pin="4"/><net_sink comp="2507" pin=0"/></net>

<net id="2511"><net_src comp="2507" pin="1"/><net_sink comp="1801" pin=0"/></net>

<net id="2512"><net_src comp="2507" pin="1"/><net_sink comp="1813" pin=0"/></net>

<net id="2513"><net_src comp="2507" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="2514"><net_src comp="2507" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="2518"><net_src comp="979" pin="4"/><net_sink comp="2515" pin=0"/></net>

<net id="2519"><net_src comp="2515" pin="1"/><net_sink comp="1807" pin=0"/></net>

<net id="2520"><net_src comp="2515" pin="1"/><net_sink comp="1819" pin=0"/></net>

<net id="2521"><net_src comp="2515" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="2522"><net_src comp="2515" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="2526"><net_src comp="860" pin="2"/><net_sink comp="2523" pin=0"/></net>

<net id="2527"><net_src comp="2523" pin="1"/><net_sink comp="1924" pin=0"/></net>

<net id="2528"><net_src comp="2523" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="2532"><net_src comp="865" pin="2"/><net_sink comp="2529" pin=0"/></net>

<net id="2533"><net_src comp="2529" pin="1"/><net_sink comp="1952" pin=0"/></net>

<net id="2534"><net_src comp="2529" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="2538"><net_src comp="880" pin="2"/><net_sink comp="2535" pin=0"/></net>

<net id="2539"><net_src comp="2535" pin="1"/><net_sink comp="1931" pin=0"/></net>

<net id="2540"><net_src comp="2535" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="2544"><net_src comp="884" pin="2"/><net_sink comp="2541" pin=0"/></net>

<net id="2545"><net_src comp="2541" pin="1"/><net_sink comp="1959" pin=0"/></net>

<net id="2546"><net_src comp="2541" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="2550"><net_src comp="898" pin="2"/><net_sink comp="2547" pin=0"/></net>

<net id="2551"><net_src comp="2547" pin="1"/><net_sink comp="1938" pin=0"/></net>

<net id="2552"><net_src comp="2547" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="2556"><net_src comp="902" pin="2"/><net_sink comp="2553" pin=0"/></net>

<net id="2557"><net_src comp="2553" pin="1"/><net_sink comp="1966" pin=0"/></net>

<net id="2558"><net_src comp="2553" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="2562"><net_src comp="916" pin="2"/><net_sink comp="2559" pin=0"/></net>

<net id="2563"><net_src comp="2559" pin="1"/><net_sink comp="1945" pin=0"/></net>

<net id="2564"><net_src comp="2559" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="2568"><net_src comp="920" pin="2"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="2570"><net_src comp="2565" pin="1"/><net_sink comp="740" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0 | {10 11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1 | {10 11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2 | {10 11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3 | {10 11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0 | {10 11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1 | {10 11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2 | {10 11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3 | {10 11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4 | {}
 - Input state : 
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0 | {}
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1 | {}
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2 | {}
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3 | {}
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0 | {}
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1 | {}
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2 | {}
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3 | {}
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0 | {1 2 }
	Port: FFT_stage_spatial_unroll<4> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln371289 : 1
		indvar_flatten286_load : 1
		m287_load : 1
		k288_load : 1
		add_ln368290_load : 1
		add_ln368_4 : 2
		select_ln368 : 2
		m : 2
		empty : 3
		trunc_ln378 : 3
		tmp : 3
		tmp_5 : 3
		zext_ln381_1 : 4
		tmp_s : 3
		lshr_ln7_1 : 4
		zext_ln7_1 : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr : 5
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1 : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1 : 7
		tmp_226 : 3
		or_ln : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1 : 6
		trunc_ln378_1 : 3
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1 : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load : 6
		icmp_ln10_1 : 5
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1 : 7
		k : 3
		tmp_6 : 4
		xor_ln371 : 5
		add_ln368 : 3
		icmp_ln368 : 2
		store_ln368 : 4
		store_ln371 : 4
		store_ln368 : 3
		store_ln368 : 3
		br_ln368 : 3
	State 2
		d0_real : 1
		d0_imag : 1
		a : 1
		d1_real_13 : 1
		select_ln10 : 1
		select_ln11 : 1
		icmp_ln10_2 : 1
		select_ln10_2 : 2
		select_ln11_2 : 2
		icmp_ln10_3 : 1
		select_ln10_3 : 2
		d1 : 2
		select_ln10_4 : 1
		select_ln11_4 : 1
		select_ln10_5 : 2
		select_ln11_5 : 2
		select_ln10_6 : 2
		d1_22 : 2
	State 3
	State 4
	State 5
		bit_sel : 1
		xor_ln16 : 2
		trunc_ln16 : 1
		xor_ln : 2
		d1_imag_13 : 3
		specfucore_ln19 : 1
		specfucore_ln20 : 1
		specfucore_ln19 : 1
		specfucore_ln20 : 1
		specfucore_ln19 : 1
		specfucore_ln20 : 1
		specfucore_ln19 : 1
		specfucore_ln20 : 1
	State 6
		rend22_i : 1
		rend20_i : 1
		d1_real_14 : 1
		d1_imag_14 : 1
		muxLogicI1_to_d2_real : 2
		muxLogicI1_to_d2_imag : 2
		muxLogicI1_to_d3_real : 2
		muxLogicI1_to_d3_imag : 2
	State 7
	State 8
	State 9
	State 10
		zext_ln381 : 1
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr : 2
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr : 2
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr : 2
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr : 2
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr : 2
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr : 2
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr : 2
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr : 2
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 3
		store_ln46 : 3
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 3
		store_ln46 : 3
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 3
		store_ln46 : 3
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 3
		store_ln46 : 3
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 3
		store_ln46 : 3
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 3
		store_ln46 : 3
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 3
		store_ln46 : 3
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 3
		store_ln46 : 3
	State 11
		zext_ln7 : 1
		rend18_i : 1
		rend16_i : 1
		rend14_i : 1
		rend12_i : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2 : 2
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2 : 2
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2 : 2
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2 : 2
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2 : 2
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2 : 2
		rend10_i : 1
		rend8_i : 1
		rend6_i : 1
		rend4_i : 1
		rend2_i : 1
		rend_i : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2 : 2
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2 : 2
		muxLogicRAMAddr_to_store_ln47 : 3
		store_ln47 : 3
		muxLogicRAMAddr_to_store_ln47 : 3
		store_ln47 : 3
		muxLogicRAMAddr_to_store_ln47 : 3
		store_ln47 : 3
		muxLogicRAMAddr_to_store_ln47 : 3
		store_ln47 : 3
		muxLogicRAMAddr_to_store_ln47 : 3
		store_ln47 : 3
		muxLogicRAMAddr_to_store_ln47 : 3
		store_ln47 : 3
		muxLogicRAMAddr_to_store_ln47 : 3
		store_ln47 : 3
		muxLogicRAMAddr_to_store_ln47 : 3
		store_ln47 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                           Functional Unit                                          |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                             grp_fu_848                                             |    0    |   147   |   356   |
|          |                                             grp_fu_854                                             |    0    |   147   |   356   |
|          |                                             grp_fu_860                                             |    0    |   147   |   356   |
|          |                                             grp_fu_865                                             |    0    |   147   |   356   |
|          |                                             grp_fu_870                                             |    0    |   147   |   356   |
|          |                                             grp_fu_875                                             |    0    |   147   |   356   |
|          |                                             grp_fu_880                                             |    0    |   147   |   356   |
|   fadd   |                                             grp_fu_884                                             |    0    |   147   |   356   |
|          |                                             grp_fu_888                                             |    0    |   147   |   356   |
|          |                                             grp_fu_893                                             |    0    |   147   |   356   |
|          |                                             grp_fu_898                                             |    0    |   147   |   356   |
|          |                                             grp_fu_902                                             |    0    |   147   |   356   |
|          |                                             grp_fu_906                                             |    0    |   147   |   356   |
|          |                                             grp_fu_911                                             |    0    |   147   |   356   |
|          |                                             grp_fu_916                                             |    0    |   147   |   356   |
|          |                                             grp_fu_920                                             |    0    |   147   |   356   |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                        select_ln368_fu_1052                                        |    0    |    0    |    4    |
|          |                                              m_fu_1060                                             |    0    |    0    |    7    |
|          |                                              c_fu_1362                                             |    0    |    0    |    28   |
|          |                                              d_fu_1369                                             |    0    |    0    |    28   |
|          |                                           d0_real_fu_1381                                          |    0    |    0    |    28   |
|          |                                           d0_imag_fu_1389                                          |    0    |    0    |    28   |
|          |                                              a_fu_1397                                             |    0    |    0    |    28   |
|          |                                         d1_real_13_fu_1405                                         |    0    |    0    |    28   |
|          |                                           tw_46_i_fu_1421                                          |    0    |    0    |    28   |
|          |                                           tw_48_i_fu_1428                                          |    0    |    0    |    28   |
|          |                                             tw_fu_1435                                             |    0    |    0    |    28   |
|          |                                           tw_47_i_fu_1442                                          |    0    |    0    |    28   |
|  select  |                                            tw_21_fu_1449                                           |    0    |    0    |    28   |
|          |                                         select_ln10_fu_1463                                        |    0    |    0    |    28   |
|          |                                         select_ln11_fu_1470                                        |    0    |    0    |    28   |
|          |                                        select_ln10_2_fu_1483                                       |    0    |    0    |    28   |
|          |                                        select_ln11_2_fu_1491                                       |    0    |    0    |    28   |
|          |                                        select_ln10_3_fu_1505                                       |    0    |    0    |    28   |
|          |                                             d1_fu_1513                                             |    0    |    0    |    28   |
|          |                                        select_ln10_4_fu_1521                                       |    0    |    0    |    28   |
|          |                                        select_ln11_4_fu_1528                                       |    0    |    0    |    28   |
|          |                                        select_ln10_5_fu_1535                                       |    0    |    0    |    28   |
|          |                                        select_ln11_5_fu_1543                                       |    0    |    0    |    28   |
|          |                                        select_ln10_6_fu_1551                                       |    0    |    0    |    28   |
|          |                                            d1_22_fu_1559                                           |    0    |    0    |    28   |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                         add_ln368_4_fu_1046                                        |    0    |    0    |    6    |
|    add   |                                              k_fu_1310                                             |    0    |    0    |    6    |
|          |                                          add_ln368_fu_1330                                         |    0    |    0    |    9    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                              bd_fu_924                                             |    1    |    0    |    0    |
|          |                                              bc_fu_928                                             |    1    |    0    |    0    |
|          |                                           bd_13_i_fu_932                                           |    1    |    0    |    0    |
|   fmul   |                                           bc_13_i_fu_936                                           |    1    |    0    |    0    |
|          |                                            bd_2_i_fu_940                                           |    1    |    0    |    0    |
|          |                                            bc_2_i_fu_945                                           |    1    |    0    |    0    |
|          |                                             bd_5_fu_949                                            |    1    |    0    |    0    |
|          |                                             bc_5_fu_953                                            |    1    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                             grp_fu_957                                             |    1    |    0    |    1    |
|   fmadd  |                                             grp_fu_964                                             |    1    |    0    |    1    |
|          |                                             grp_fu_971                                             |    1    |    0    |    1    |
|          |                                             grp_fu_979                                             |    1    |    0    |    1    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                             grp_fu_986                                             |    1    |    0    |    1    |
|   fmsub  |                                             grp_fu_993                                             |    1    |    0    |    1    |
|          |                                             grp_fu_1000                                            |    1    |    0    |    1    |
|          |                                             grp_fu_1007                                            |    1    |    0    |    1    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                            empty_fu_1068                                           |    0    |    0    |    2    |
|          |                                         icmp_ln10_1_fu_1216                                        |    0    |    0    |    1    |
|   icmp   |                                         icmp_ln368_fu_1336                                         |    0    |    0    |    2    |
|          |                                          icmp_ln10_fu_1376                                         |    0    |    0    |    1    |
|          |                                         icmp_ln10_2_fu_1477                                        |    0    |    0    |    1    |
|          |                                         icmp_ln10_3_fu_1499                                        |    0    |    0    |    1    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|    xor   |                                          xor_ln371_fu_1324                                         |    0    |    0    |    2    |
|          |                                          xor_ln16_fu_1700                                          |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                         trunc_ln378_fu_1074                                        |    0    |    0    |    0    |
|   trunc  |                                        trunc_ln378_1_fu_1204                                       |    0    |    0    |    0    |
|          |                                         trunc_ln16_fu_1706                                         |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                             tmp_fu_1078                                            |    0    |    0    |    0    |
|partselect|                                            tmp_s_fu_1116                                           |    0    |    0    |    0    |
|          |                                           tmp_226_fu_1186                                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                            tmp_5_fu_1088                                           |    0    |    0    |    0    |
| bitselect|                                            tmp_6_fu_1316                                           |    0    |    0    |    0    |
|          |                                           bit_sel_fu_1692                                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                        zext_ln381_1_fu_1096                                        |    0    |    0    |    0    |
|   zext   |                                         zext_ln7_1_fu_1134                                         |    0    |    0    |    0    |
|          |                                         zext_ln381_fu_1828                                         |    0    |    0    |    0    |
|          |                                          zext_ln7_fu_1912                                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                         lshr_ln7_1_fu_1126                                         |    0    |    0    |    0    |
|          |                                            or_ln_fu_1196                                           |    0    |    0    |    0    |
|          |                                         or_ln378_1_fu_1413                                         |    0    |    0    |    0    |
|bitconcatenate|                                         or_ln378_2_fu_1456                                         |    0    |    0    |    0    |
|          |                                           xor_ln_fu_1710                                           |    0    |    0    |    0    |
|          |                                           lshr_ln_fu_1822                                          |    0    |    0    |    0    |
|          |                                          lshr_ln7_fu_1904                                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_fu_1154  |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_fu_1158  |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_fu_1162  |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_fu_1166  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1_fu_1170 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1_fu_1174 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1_fu_1178 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1_fu_1182 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_fu_1208  |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_fu_1212  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1_fu_1222 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1_fu_1226 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_fu_1230  |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_fu_1234  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1_fu_1238 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1_fu_1242 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_fu_1246  |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_fu_1250  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1_fu_1254 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1_fu_1258 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_fu_1262  |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_fu_1266  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1_fu_1270 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1_fu_1274 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_fu_1278  |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_fu_1282  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1_fu_1286 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1_fu_1290 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_fu_1294  |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_fu_1298  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1_fu_1302 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1_fu_1306 |    0    |    0    |    0    |
|          |                                      muxLogicI0_to_bd_fu_1567                                      |    0    |    0    |    0    |
|          |                                      muxLogicI1_to_bd_fu_1570                                      |    0    |    0    |    0    |
|          |                                      muxLogicI0_to_bc_fu_1573                                      |    0    |    0    |    0    |
|          |                                      muxLogicI1_to_bc_fu_1576                                      |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bd_13_i_fu_1579                                   |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bd_13_i_fu_1582                                   |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bc_13_i_fu_1585                                   |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bc_13_i_fu_1588                                   |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bd_2_i_fu_1591                                    |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bd_2_i_fu_1594                                    |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bc_2_i_fu_1598                                    |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bc_2_i_fu_1601                                    |    0    |    0    |    0    |
|          |                                     muxLogicI0_to_bd_5_fu_1604                                     |    0    |    0    |    0    |
|          |                                     muxLogicI1_to_bd_5_fu_1607                                     |    0    |    0    |    0    |
|          |                                     muxLogicI0_to_bc_5_fu_1610                                     |    0    |    0    |    0    |
|          |                                     muxLogicI1_to_bc_5_fu_1613                                     |    0    |    0    |    0    |
|          |                                             grp_fu_1616                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1619                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1622                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1625                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1628                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1631                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1634                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1637                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1640                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1643                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1646                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1649                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1652                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1655                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1658                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1661                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1664                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1668                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1671                                            |    0    |    0    |    0    |
| muxlogic |                                             grp_fu_1674                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1677                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1680                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1683                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1686                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1722                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1725                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1729                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1732                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1736                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1739                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1743                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1746                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1750                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1753                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1756                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1759                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1762                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1765                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1768                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1771                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1774                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1777                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1780                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1783                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1786                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1789                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1792                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1795                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1798                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1801                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1804                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1807                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1810                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1813                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1816                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1819                                            |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1840                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1844                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1848                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1852                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1856                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1860                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1864                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1868                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1872                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1876                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1880                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1884                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1888                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1892                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1896                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1900                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1924                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1927                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1931                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1934                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1938                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1941                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1945                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1948                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1952                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1955                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1959                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1962                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1966                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1969                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1973                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1976                               |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                                    |    16   |   2352  |   6392  |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------------+--------+
|                                                                                |   FF   |
+--------------------------------------------------------------------------------+--------+
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1_reg_2062|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_reg_2042 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1_reg_2102|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_reg_2082 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1_reg_2147|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_reg_2127 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1_reg_2187|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_reg_2167 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1_reg_2067|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_reg_2047 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1_reg_2107|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_reg_2087 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1_reg_2152|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_reg_2132 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1_reg_2192|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_reg_2172 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1_reg_2072|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_reg_2052 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1_reg_2112|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_reg_2092 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1_reg_2157|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_reg_2137 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1_reg_2197|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_reg_2177 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1_reg_2077|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_reg_2057 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1_reg_2117|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_reg_2097 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1_reg_2162|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_reg_2142 |    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1_reg_2202|    5   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_reg_2182 |    5   |
|                                   a_reg_2256                                   |   32   |
|                              add_ln368290_reg_2001                             |    9   |
|                                bc_13_i_reg_2430                                |   32   |
|                                 bc_2_i_reg_2442                                |   32   |
|                                  bc_5_reg_2454                                 |   32   |
|                                   bc_reg_2418                                  |   32   |
|                                bd_13_i_reg_2424                                |   32   |
|                                 bd_2_i_reg_2436                                |   32   |
|                                  bd_5_reg_2448                                 |   32   |
|                                   bd_reg_2412                                  |   32   |
|                                   c_reg_2224                                   |   32   |
|                                d0_imag_reg_2248                                |   32   |
|                                d0_real_reg_2240                                |   32   |
|                                 d1_22_reg_2404                                 |   32   |
|                               d1_imag_13_reg_2460                              |   32   |
|                               d1_imag_14_reg_836                               |   32   |
|                               d1_imag_15_reg_2515                              |   32   |
|                              d1_imag_22_i_reg_2483                             |   32   |
|                              d1_imag_3_i_reg_2499                              |   32   |
|                                d1_imag_reg_2470                                |   32   |
|                               d1_real_13_reg_2266                              |   32   |
|                               d1_real_14_reg_824                               |   32   |
|                               d1_real_15_reg_2507                              |   32   |
|                              d1_real_22_i_reg_2475                             |   32   |
|                              d1_real_3_i_reg_2491                              |   32   |
|                                d1_real_reg_2465                                |   32   |
|                                   d1_reg_2356                                  |   32   |
|                              d3_imag_13_i_reg_2541                             |   32   |
|                              d3_imag_2_i_reg_2553                              |   32   |
|                               d3_imag_5_reg_2565                               |   32   |
|                                d3_imag_reg_2529                                |   32   |
|                              d3_real_13_i_reg_2535                             |   32   |
|                              d3_real_2_i_reg_2547                              |   32   |
|                               d3_real_5_reg_2559                               |   32   |
|                                d3_real_reg_2523                                |   32   |
|                                   d_reg_2232                                   |   32   |
|                                 empty_reg_2008                                 |    1   |
|                              icmp_ln10_1_reg_2207                              |    1   |
|                               icmp_ln368_reg_2220                              |    1   |
|                              icmp_ln371289_reg_814                             |    1   |
|                           indvar_flatten286_reg_1980                           |    5   |
|                                  k288_reg_1994                                 |    4   |
|                                  m287_reg_1987                                 |    9   |
|                             select_ln10_2_reg_2332                             |   32   |
|                             select_ln10_3_reg_2348                             |   32   |
|                             select_ln10_4_reg_2364                             |   32   |
|                             select_ln10_5_reg_2380                             |   32   |
|                             select_ln10_6_reg_2396                             |   32   |
|                              select_ln10_reg_2316                              |   32   |
|                             select_ln11_2_reg_2340                             |   32   |
|                             select_ln11_4_reg_2372                             |   32   |
|                             select_ln11_5_reg_2388                             |   32   |
|                              select_ln11_reg_2324                              |   32   |
|                                 tmp_5_reg_2029                                 |    1   |
|                                  tmp_reg_2024                                  |    5   |
|                                 tmp_s_reg_2037                                 |    4   |
|                             trunc_ln378_1_reg_2122                             |    1   |
|                              trunc_ln378_reg_2019                              |    3   |
|                                 tw_21_reg_2308                                 |   32   |
|                                tw_46_i_reg_2276                                |   32   |
|                                tw_47_i_reg_2300                                |   32   |
|                                tw_48_i_reg_2284                                |   32   |
|                                   tw_reg_2292                                  |   32   |
|                               xor_ln371_reg_2215                               |    1   |
+--------------------------------------------------------------------------------+--------+
|                                      Total                                     |  1806  |
+--------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_242 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_242 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_252 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_252 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_262 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_262 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_272 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_272 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_482 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_482 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_492 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_492 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_504 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_504 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_514 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_514 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_526 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_526 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_536 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_536 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_548 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_548 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_558 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_558 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_570 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_570 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_580 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_580 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_592 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_592 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_602 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_602 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   160  ||  12.224 ||    0    ||   256   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  2352  |  6392  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    0   |   256  |
|  Register |    -   |    -   |  1806  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   12   |  4158  |  6648  |
+-----------+--------+--------+--------+--------+
