$date
	Thu Nov 27 12:12:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out_tb $end
$var reg 1 " i0_tb $end
$var reg 1 # i1_tb $end
$var reg 1 $ sel_tb $end
$scope module uut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ sel $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#10
1!
0#
1"
#20
1$
1#
0"
#30
0!
0#
1"
#40
