<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › clock-sh7367.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-sh7367.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7367 clock framework support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/sh_clk.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>

<span class="cm">/* SH7367 registers */</span>
<span class="cp">#define RTFRQCR    0xe6150000</span>
<span class="cp">#define SYFRQCR    0xe6150004</span>
<span class="cp">#define CMFRQCR    0xe61500E0</span>
<span class="cp">#define VCLKCR1    0xe6150008</span>
<span class="cp">#define VCLKCR2    0xe615000C</span>
<span class="cp">#define VCLKCR3    0xe615001C</span>
<span class="cp">#define SCLKACR    0xe6150010</span>
<span class="cp">#define SCLKBCR    0xe6150014</span>
<span class="cp">#define SUBUSBCKCR 0xe6158080</span>
<span class="cp">#define SPUCKCR    0xe6150084</span>
<span class="cp">#define MSUCKCR    0xe6150088</span>
<span class="cp">#define MVI3CKCR   0xe6150090</span>
<span class="cp">#define VOUCKCR    0xe6150094</span>
<span class="cp">#define MFCK1CR    0xe6150098</span>
<span class="cp">#define MFCK2CR    0xe615009C</span>
<span class="cp">#define PLLC1CR    0xe6150028</span>
<span class="cp">#define PLLC2CR    0xe615002C</span>
<span class="cp">#define RTMSTPCR0  0xe6158030</span>
<span class="cp">#define RTMSTPCR2  0xe6158038</span>
<span class="cp">#define SYMSTPCR0  0xe6158040</span>
<span class="cp">#define SYMSTPCR2  0xe6158048</span>
<span class="cp">#define CMMSTPCR0  0xe615804c</span>

<span class="cm">/* Fixed 32 KHz root clock from EXTALR pin */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">r_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>           <span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * 26MHz default rate for the EXTALB1 root input clock.</span>
<span class="cm"> * If needed, reset this with clk_set_rate() from the platform code.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7367_extalb1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">26666666</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * 48MHz default rate for the EXTAL2 root input clock.</span>
<span class="cm"> * If needed, reset this with clk_set_rate() from the platform code.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7367_extal2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* A fixed divide-by-2 block */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">div2_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">div2_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">div2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Divide extalb1 by two */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extalb1_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7367_extalb1_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Divide extal2 by two */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal2_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7367_extal2_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* PLLC1 */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pllc1_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mult</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLC1CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">))</span>
		<span class="n">mult</span> <span class="o">=</span> <span class="p">(((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">RTFRQCR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="n">mult</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">pllc1_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">pllc1_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pllc1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc1_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">extalb1_div2_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Divide PLLC1 by two */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pllc1_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* PLLC2 */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pllc2_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mult</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLC2CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">))</span>
		<span class="n">mult</span> <span class="o">=</span> <span class="p">(((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLC2CR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="n">mult</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">pllc2_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">pllc2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pllc2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">extalb1_div2_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">main_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh7367_extalb1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh7367_extal2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extalb1_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal2_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pllc2_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">div4_kick</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">;</span>

	<span class="cm">/* set KICK bit in SYFRQCR to update hardware setting */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">SYFRQCR</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">SYFRQCR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">divisors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span>
			  <span class="mi">24</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">72</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div_mult_table</span> <span class="n">div4_div_mult_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">divisors</span> <span class="o">=</span> <span class="n">divisors</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_divisors</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">divisors</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div4_table</span> <span class="n">div4_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">div_mult_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div4_div_mult_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kick</span> <span class="o">=</span> <span class="n">div4_kick</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">DIV4_I</span><span class="p">,</span> <span class="n">DIV4_G</span><span class="p">,</span> <span class="n">DIV4_S</span><span class="p">,</span> <span class="n">DIV4_B</span><span class="p">,</span>
       <span class="n">DIV4_ZX</span><span class="p">,</span> <span class="n">DIV4_ZT</span><span class="p">,</span> <span class="n">DIV4_Z</span><span class="p">,</span> <span class="n">DIV4_ZD</span><span class="p">,</span> <span class="n">DIV4_HP</span><span class="p">,</span>
       <span class="n">DIV4_ZS</span><span class="p">,</span> <span class="n">DIV4_ZB</span><span class="p">,</span> <span class="n">DIV4_ZB3</span><span class="p">,</span> <span class="n">DIV4_CP</span><span class="p">,</span> <span class="n">DIV4_NR</span> <span class="p">};</span>

<span class="cp">#define DIV4(_reg, _bit, _mask, _flags) \</span>
<span class="cp">  SH_CLK_DIV4(&amp;pllc1_clk, _reg, _bit, _mask, _flags)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV4_I</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">RTFRQCR</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_G</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">RTFRQCR</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_S</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">RTFRQCR</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_B</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">RTFRQCR</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZX</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">SYFRQCR</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZT</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">SYFRQCR</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_Z</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">SYFRQCR</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZD</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">SYFRQCR</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_HP</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">SYFRQCR</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZS</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">CMFRQCR</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZB</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">CMFRQCR</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZB3</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">CMFRQCR</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_CP</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">CMFRQCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">DIV6_SUB</span><span class="p">,</span> <span class="n">DIV6_SIUA</span><span class="p">,</span> <span class="n">DIV6_SIUB</span><span class="p">,</span> <span class="n">DIV6_MSU</span><span class="p">,</span> <span class="n">DIV6_SPU</span><span class="p">,</span>
       <span class="n">DIV6_MVI3</span><span class="p">,</span> <span class="n">DIV6_MF1</span><span class="p">,</span> <span class="n">DIV6_MF2</span><span class="p">,</span>
       <span class="n">DIV6_VCK1</span><span class="p">,</span> <span class="n">DIV6_VCK2</span><span class="p">,</span> <span class="n">DIV6_VCK3</span><span class="p">,</span> <span class="n">DIV6_VOU</span><span class="p">,</span>
       <span class="n">DIV6_NR</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7367_extal2_clk</span><span class="p">,</span> <span class="n">SUBUSBCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_SIUA</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">SCLKACR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_SIUB</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">SCLKBCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_MSU</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">MSUCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_SPU</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">SPUCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_MVI3</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">MVI3CKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_MF1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">MFCK1CR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_MF2</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">MFCK2CR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_VCK1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">VCLKCR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_VCK2</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">VCLKCR2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_VCK3</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">VCLKCR3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_VOU</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">VOUCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">RTMSTP001</span><span class="p">,</span>
       <span class="n">RTMSTP231</span><span class="p">,</span> <span class="n">RTMSTP230</span><span class="p">,</span> <span class="n">RTMSTP229</span><span class="p">,</span> <span class="n">RTMSTP228</span><span class="p">,</span> <span class="n">RTMSTP226</span><span class="p">,</span>
       <span class="n">RTMSTP216</span><span class="p">,</span> <span class="n">RTMSTP206</span><span class="p">,</span> <span class="n">RTMSTP205</span><span class="p">,</span> <span class="n">RTMSTP201</span><span class="p">,</span>
       <span class="n">SYMSTP023</span><span class="p">,</span> <span class="n">SYMSTP007</span><span class="p">,</span> <span class="n">SYMSTP006</span><span class="p">,</span> <span class="n">SYMSTP004</span><span class="p">,</span>
       <span class="n">SYMSTP003</span><span class="p">,</span> <span class="n">SYMSTP002</span><span class="p">,</span> <span class="n">SYMSTP001</span><span class="p">,</span> <span class="n">SYMSTP000</span><span class="p">,</span>
       <span class="n">SYMSTP231</span><span class="p">,</span> <span class="n">SYMSTP229</span><span class="p">,</span> <span class="n">SYMSTP225</span><span class="p">,</span> <span class="n">SYMSTP223</span><span class="p">,</span> <span class="n">SYMSTP222</span><span class="p">,</span>
       <span class="n">SYMSTP215</span><span class="p">,</span> <span class="n">SYMSTP214</span><span class="p">,</span> <span class="n">SYMSTP213</span><span class="p">,</span> <span class="n">SYMSTP211</span><span class="p">,</span>
       <span class="n">CMMSTP003</span><span class="p">,</span>
       <span class="n">MSTP_NR</span> <span class="p">};</span>

<span class="cp">#define MSTP(_parent, _reg, _bit, _flags) \</span>
<span class="cp">  SH_CLK_MSTP32(_parent, _reg, _bit, _flags)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">RTMSTP001</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">RTMSTPCR0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC2 */</span>
	<span class="p">[</span><span class="n">RTMSTP231</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">RTMSTPCR2</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VEU3 */</span>
	<span class="p">[</span><span class="n">RTMSTP230</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">RTMSTPCR2</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VEU2 */</span>
	<span class="p">[</span><span class="n">RTMSTP229</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">RTMSTPCR2</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VEU1 */</span>
	<span class="p">[</span><span class="n">RTMSTP228</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">RTMSTPCR2</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VEU0 */</span>
	<span class="p">[</span><span class="n">RTMSTP226</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">RTMSTPCR2</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VEU2H */</span>
	<span class="p">[</span><span class="n">RTMSTP216</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">RTMSTPCR2</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC0 */</span>
	<span class="p">[</span><span class="n">RTMSTP206</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">RTMSTPCR2</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* JPU */</span>
	<span class="p">[</span><span class="n">RTMSTP205</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_VOU</span><span class="p">],</span> <span class="n">RTMSTPCR2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VOU */</span>
	<span class="p">[</span><span class="n">RTMSTP201</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">RTMSTPCR2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VPU */</span>
	<span class="p">[</span><span class="n">SYMSTP023</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SPU</span><span class="p">],</span> <span class="n">SYMSTPCR0</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SPU1 */</span>
	<span class="p">[</span><span class="n">SYMSTP007</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SYMSTPCR0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA5 */</span>
	<span class="p">[</span><span class="n">SYMSTP006</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SYMSTPCR0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFB */</span>
	<span class="p">[</span><span class="n">SYMSTP004</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SYMSTPCR0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA0 */</span>
	<span class="p">[</span><span class="n">SYMSTP003</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SYMSTPCR0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA1 */</span>
	<span class="p">[</span><span class="n">SYMSTP002</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SYMSTPCR0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA2 */</span>
	<span class="p">[</span><span class="n">SYMSTP001</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SYMSTPCR0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA3 */</span>
	<span class="p">[</span><span class="n">SYMSTP000</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SYMSTPCR0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA4 */</span>
	<span class="p">[</span><span class="n">SYMSTP231</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SYMSTPCR2</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SIU */</span>
	<span class="p">[</span><span class="n">SYMSTP229</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span> <span class="n">SYMSTPCR2</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CMT10 */</span>
	<span class="p">[</span><span class="n">SYMSTP225</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SYMSTPCR2</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IRDA */</span>
	<span class="p">[</span><span class="n">SYMSTP223</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SYMSTPCR2</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC1 */</span>
	<span class="p">[</span><span class="n">SYMSTP222</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SYMSTPCR2</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* USBHS */</span>
	<span class="p">[</span><span class="n">SYMSTP215</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SYMSTPCR2</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* FLCTL */</span>
	<span class="p">[</span><span class="n">SYMSTP214</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SYMSTPCR2</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI0 */</span>
	<span class="p">[</span><span class="n">SYMSTP213</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SYMSTPCR2</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI1 */</span>
	<span class="p">[</span><span class="n">SYMSTP211</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SYMSTPCR2</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI2 */</span>
	<span class="p">[</span><span class="n">CMMSTP003</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span> <span class="n">CMMSTPCR0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* KEYSC */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">lookups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* main clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;r_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extalb1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sh7367_extalb1_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sh7367_extal2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extalb1_div2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">extalb1_div2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal2_div2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">extal2_div2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pllc1_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pllc1_div2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pllc2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pllc2_clk</span><span class="p">),</span>

	<span class="cm">/* DIV4 clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;i_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_I</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;g_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_G</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;b_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zx_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZX</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zt_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZT</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;z_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_Z</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zd_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZD</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;hp_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zs_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZS</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zb_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZB</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zb3_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZB3</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;cp_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_CP</span><span class="p">]),</span>

	<span class="cm">/* DIV6 clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sub_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;siua_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SIUA</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;siub_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SIUB</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;msu_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_MSU</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;spu_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SPU</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;mvi3_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_MVI3</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;mf1_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_MF1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;mf2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_MF2</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vck1_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_VCK1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vck2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_VCK2</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vck3_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_VCK3</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vou_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_VOU</span><span class="p">]),</span>

	<span class="cm">/* MSTP32 clocks */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">RTMSTP001</span><span class="p">]),</span> <span class="cm">/* IIC2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">RTMSTP231</span><span class="p">]),</span> <span class="cm">/* VEU3 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">RTMSTP230</span><span class="p">]),</span> <span class="cm">/* VEU2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">RTMSTP229</span><span class="p">]),</span> <span class="cm">/* VEU1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">RTMSTP228</span><span class="p">]),</span> <span class="cm">/* VEU0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">RTMSTP226</span><span class="p">]),</span> <span class="cm">/* VEU2H */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">RTMSTP216</span><span class="p">]),</span> <span class="cm">/* IIC0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.6&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">RTMSTP206</span><span class="p">]),</span> <span class="cm">/* JPU */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-vou&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">RTMSTP205</span><span class="p">]),</span> <span class="cm">/* VOU */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">RTMSTP201</span><span class="p">]),</span> <span class="cm">/* VPU */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.7&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP023</span><span class="p">]),</span> <span class="cm">/* SPU1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP007</span><span class="p">]),</span> <span class="cm">/* SCIFA5 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.6&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP006</span><span class="p">]),</span> <span class="cm">/* SCIFB */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP004</span><span class="p">]),</span> <span class="cm">/* SCIFA0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP003</span><span class="p">]),</span> <span class="cm">/* SCIFA1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP002</span><span class="p">]),</span> <span class="cm">/* SCIFA2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP001</span><span class="p">]),</span> <span class="cm">/* SCIFA3 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP000</span><span class="p">]),</span> <span class="cm">/* SCIFA4 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_siu&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP231</span><span class="p">]),</span> <span class="cm">/* SIU */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_cmt.10&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP229</span><span class="p">]),</span> <span class="cm">/* CMT10 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_irda&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP225</span><span class="p">]),</span> <span class="cm">/* IRDA */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP223</span><span class="p">]),</span> <span class="cm">/* IIC1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;r8a66597_hcd.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP222</span><span class="p">]),</span> <span class="cm">/* USBHS */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;r8a66597_udc.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP222</span><span class="p">]),</span> <span class="cm">/* USBHS */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_flctl&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP215</span><span class="p">]),</span> <span class="cm">/* FLCTL */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP214</span><span class="p">]),</span> <span class="cm">/* SDHI0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP213</span><span class="p">]),</span> <span class="cm">/* SDHI1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">SYMSTP211</span><span class="p">]),</span> <span class="cm">/* SDHI2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_keysc.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">CMMSTP003</span><span class="p">]),</span> <span class="cm">/* KEYSC */</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7367_clock_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">main_clks</span><span class="p">));</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">main_clks</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div4_register</span><span class="p">(</span><span class="n">div4_clks</span><span class="p">,</span> <span class="n">DIV4_NR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_table</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div6_register</span><span class="p">(</span><span class="n">div6_clks</span><span class="p">,</span> <span class="n">DIV6_NR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_mstp32_register</span><span class="p">(</span><span class="n">mstp_clks</span><span class="p">,</span> <span class="n">MSTP_NR</span><span class="p">);</span>

	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">lookups</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lookups</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">shmobile_clk_init</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;failed to setup sh7367 clocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
