# compile verilog/system verilog design source files
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog fifo_generator_v13_1_1  "../../../project_sim2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v"
verilog fifo_generator_v13_1_1  "../../../project_sim2.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_27x16/sim/fifo_27x16.v"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_27x16_bench/sim/fifo_27x16_bench.v"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_256x16/sim/fifo_256x16.v"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_315x16/sim/fifo_315x16.v"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_4x16/sim/fifo_4x16.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
