For lab 8

This repository includes code for a seven-segment decoder, a multi-segment driver, a counter, a binary to BCD converter, a top module, and a clock divider. It also includes a contraints file that works with the FPGA.
