
*** Running vivado
    with args -log joystick_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source joystick_top.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source joystick_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.srcs/utils_1/imports/synth_1/joystick_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.srcs/utils_1/imports/synth_1/joystick_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top joystick_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1219 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.574 ; gain = 152.715 ; free physical = 2617 ; free virtual = 30519
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'joystick_top' [/home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.srcs/sources_1/new/joystick_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.runs/synth_1/.Xil/Vivado-1094-jaeger/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.runs/synth_1/.Xil/Vivado-1094-jaeger/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_js_out_reg' and it is trimmed from '10' to '8' bits. [/home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.srcs/sources_1/new/joystick_top.v:51]
INFO: [Synth 8-6155] done synthesizing module 'joystick_top' (2#1) [/home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.srcs/sources_1/new/joystick_top.v:23]
WARNING: [Synth 8-3331] design joystick_top has unconnected port i_rst_n
WARNING: [Synth 8-3331] design joystick_top has unconnected port js1[9]
WARNING: [Synth 8-3331] design joystick_top has unconnected port js1[8]
WARNING: [Synth 8-3331] design joystick_top has unconnected port js2[9]
WARNING: [Synth 8-3331] design joystick_top has unconnected port js2[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1745.324 ; gain = 206.465 ; free physical = 2647 ; free virtual = 30548
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1751.262 ; gain = 212.402 ; free physical = 2652 ; free virtual = 30541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1751.262 ; gain = 212.402 ; free physical = 2652 ; free virtual = 30542
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [/home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [/home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.srcs/constrs_1/new/joystick.xdc]
Finished Parsing XDC File [/home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.srcs/constrs_1/new/joystick.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.srcs/constrs_1/new/joystick.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/joystick_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/joystick_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.996 ; gain = 0.000 ; free physical = 2549 ; free virtual = 30448
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1840.996 ; gain = 0.000 ; free physical = 2549 ; free virtual = 30448
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1840.996 ; gain = 302.137 ; free physical = 2625 ; free virtual = 30519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1840.996 ; gain = 302.137 ; free physical = 2625 ; free virtual = 30518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk. (constraint file  /home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk. (constraint file  /home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1840.996 ; gain = 302.137 ; free physical = 2625 ; free virtual = 30518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1840.996 ; gain = 302.137 ; free physical = 2618 ; free virtual = 30512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module joystick_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design joystick_top has unconnected port i_rst_n
WARNING: [Synth 8-3331] design joystick_top has unconnected port js1[9]
WARNING: [Synth 8-3331] design joystick_top has unconnected port js1[8]
WARNING: [Synth 8-3331] design joystick_top has unconnected port js2[9]
WARNING: [Synth 8-3331] design joystick_top has unconnected port js2[8]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1840.996 ; gain = 302.137 ; free physical = 2606 ; free virtual = 30502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_out1' to pin 'instance_name/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1841.996 ; gain = 303.137 ; free physical = 2494 ; free virtual = 30381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1841.996 ; gain = 303.137 ; free physical = 2494 ; free virtual = 30381
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1852.012 ; gain = 313.152 ; free physical = 2492 ; free virtual = 30380
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop r_js_out_reg[1] is being inverted and renamed to r_js_out_reg[1]_inv.
INFO: [Synth 8-5365] Flop r_js_out_reg[2] is being inverted and renamed to r_js_out_reg[2]_inv.
INFO: [Synth 8-5365] Flop r_js_out_reg[3] is being inverted and renamed to r_js_out_reg[3]_inv.
INFO: [Synth 8-5365] Flop r_js_out_reg[4] is being inverted and renamed to r_js_out_reg[4]_inv.
INFO: [Synth 8-5365] Flop r_js_out_reg[6] is being inverted and renamed to r_js_out_reg[6]_inv.
INFO: [Synth 8-5365] Flop r_js_out_reg[7] is being inverted and renamed to r_js_out_reg[7]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.887 ; gain = 327.027 ; free physical = 2492 ; free virtual = 30380
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.887 ; gain = 327.027 ; free physical = 2492 ; free virtual = 30380
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.887 ; gain = 327.027 ; free physical = 2492 ; free virtual = 30380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.887 ; gain = 327.027 ; free physical = 2492 ; free virtual = 30380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.887 ; gain = 327.027 ; free physical = 2492 ; free virtual = 30380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.887 ; gain = 327.027 ; free physical = 2492 ; free virtual = 30380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |LUT2      |     6|
|3     |FDRE      |     6|
|4     |IBUF      |    12|
|5     |OBUF      |     6|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.887 ; gain = 327.027 ; free physical = 2492 ; free virtual = 30380
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1865.887 ; gain = 237.293 ; free physical = 2545 ; free virtual = 30433
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.895 ; gain = 327.027 ; free physical = 2551 ; free virtual = 30439
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1876.793 ; gain = 0.000 ; free physical = 2497 ; free virtual = 30384
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1876.793 ; gain = 481.258 ; free physical = 2595 ; free virtual = 30483
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1876.793 ; gain = 0.000 ; free physical = 2595 ; free virtual = 30483
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/paul/work/fpga/Xilinx/artix7/projects/joystick_aars/joystick_aars.runs/synth_1/joystick_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file joystick_top_utilization_synth.rpt -pb joystick_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 24 22:17:35 2019...
