--- a/sound/soc/codecs/spdif_transmitter.c	2015-09-12 16:37:18.000000000 +0200
+++ b/sound/soc/codecs/spdif_transmitter.c	2015-12-03 05:49:54.268507212 +0100
@@ -24,7 +24,7 @@
 
 #define DRV_NAME "spdif-dit"
 
-#define STUB_RATES	SNDRV_PCM_RATE_8000_96000
+#define STUB_RATES	SNDRV_PCM_RATE_32000_192000
 #define STUB_FORMATS	(SNDRV_PCM_FMTBIT_S16_LE | \
 			SNDRV_PCM_FMTBIT_S20_3LE | \
 			SNDRV_PCM_FMTBIT_S24_LE)
--- a/sound/soc/fsl/fsl_spdif.c	2015-09-12 16:37:18.000000000 +0200
+++ b/sound/soc/fsl/fsl_spdif.c	2015-12-03 07:38:30.943425357 +0100
@@ -402,10 +403,18 @@
 		rate = SPDIF_TXRATE_48000;
 		csfs = IEC958_AES3_CON_FS_48000;
 		break;
+	case 88200:
+		rate = SPDIF_TXRATE_88200;
+		csfs = IEC958_AES3_CON_FS_88200;
+		break;
 	case 96000:
 		rate = SPDIF_TXRATE_96000;
 		csfs = IEC958_AES3_CON_FS_96000;
 		break;
+	case 176400:
+		rate = SPDIF_TXRATE_176400;
+		csfs = IEC958_AES3_CON_FS_176400;
+		break;
 	case 192000:
 		rate = SPDIF_TXRATE_192000;
 		csfs = IEC958_AES3_CON_FS_192000;
@@ -489,10 +498,10 @@
 	if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
 		scr = SCR_TXFIFO_AUTOSYNC | SCR_TXFIFO_CTRL_NORMAL |
 			SCR_TXSEL_NORMAL | SCR_USRC_SEL_CHIP |
-			SCR_TXFIFO_FSEL_IF8;
+			SCR_TXFIFO_FSEL_IF8 | SCR_VAL_CLEAR;
 		mask = SCR_TXFIFO_AUTOSYNC_MASK | SCR_TXFIFO_CTRL_MASK |
 			SCR_TXSEL_MASK | SCR_USRC_SEL_MASK |
-			SCR_TXFIFO_FSEL_MASK;
+			SCR_TXFIFO_FSEL_MASK | SCR_VAL_MASK;
 		for (i = 0; i < SPDIF_TXRATE_MAX; i++)
 			clk_prepare_enable(spdif_priv->txclk[i]);
 	} else {
@@ -1083,7 +1092,7 @@
 				struct clk *clk, u64 savesub,
 				enum spdif_txrate index, bool round)
 {
-	const u32 rate[] = { 32000, 44100, 48000, 96000, 192000 };
+	const u32 rate[] = { 32000, 44100, 48000, 88400, 96000, 176400, 192000 };
 	bool is_sysclk = clk == spdif_priv->sysclk;
 	u64 rate_actual, sub;
 	u32 sysclk_dfmin, sysclk_dfmax;
@@ -1138,7 +1147,7 @@
 static int fsl_spdif_probe_txclk(struct fsl_spdif_priv *spdif_priv,
 				enum spdif_txrate index)
 {
-	const u32 rate[] = { 32000, 44100, 48000, 96000, 192000 };
+	const u32 rate[] = { 32000, 44100, 48000, 88200, 96000, 176400, 192000 };
 	struct platform_device *pdev = spdif_priv->pdev;
 	struct device *dev = &pdev->dev;
 	u64 savesub = 100000, ret;
@@ -1279,8 +1288,8 @@
 
 	/* Init tx channel status default value */
 	ctrl->ch_status[0] = IEC958_AES0_CON_NOT_COPYRIGHT |
-			     IEC958_AES0_CON_EMPHASIS_5015;
-	ctrl->ch_status[1] = IEC958_AES1_CON_DIGDIGCONV_ID;
+			     IEC958_AES0_CON_EMPHASIS_NONE;
+	ctrl->ch_status[1] = IEC958_AES1_CON_GENERAL;
 	ctrl->ch_status[2] = 0x00;
 	ctrl->ch_status[3] = IEC958_AES3_CON_FS_44100 |
 			     IEC958_AES3_CON_CLOCK_1000PPM;
--- a/sound/soc/fsl/fsl_spdif.h	2015-09-12 16:37:18.000000000 +0200
+++ b/sound/soc/fsl/fsl_spdif.h	2015-12-03 05:47:06.763479123 +0100
@@ -166,7 +166,9 @@
 	SPDIF_TXRATE_32000 = 0,
 	SPDIF_TXRATE_44100,
 	SPDIF_TXRATE_48000,
+	SPDIF_TXRATE_88200,
 	SPDIF_TXRATE_96000,
+	SPDIF_TXRATE_176400,
 	SPDIF_TXRATE_192000,
 };
 #define SPDIF_TXRATE_MAX		(SPDIF_TXRATE_192000 + 1)
@@ -180,15 +182,18 @@
 #define FSL_SPDIF_RATES_PLAYBACK	(SNDRV_PCM_RATE_32000 |	\
 					 SNDRV_PCM_RATE_44100 |	\
 					 SNDRV_PCM_RATE_48000 |	\
+					 SNDRV_PCM_RATE_88200 |	\
 					 SNDRV_PCM_RATE_96000 |	\
+					 SNDRV_PCM_RATE_176400 | \
 					 SNDRV_PCM_RATE_192000)
 
-#define FSL_SPDIF_RATES_CAPTURE		(SNDRV_PCM_RATE_16000 | \
-					 SNDRV_PCM_RATE_32000 |	\
-					 SNDRV_PCM_RATE_44100 | \
+#define FSL_SPDIF_RATES_CAPTURE		(SNDRV_PCM_RATE_32000 | \
+					 SNDRV_PCM_RATE_44100 |	\
 					 SNDRV_PCM_RATE_48000 |	\
-					 SNDRV_PCM_RATE_64000 | \
-					 SNDRV_PCM_RATE_96000)
+					 SNDRV_PCM_RATE_88200 |	\
+					 SNDRV_PCM_RATE_96000 |	\
+					 SNDRV_PCM_RATE_176400 | \
+					 SNDRV_PCM_RATE_192000)
 
 #define FSL_SPDIF_FORMATS_PLAYBACK	(SNDRV_PCM_FMTBIT_S16_LE | \
 					 SNDRV_PCM_FMTBIT_S20_3LE | \
