// Seed: 2119542955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  assign module_1.id_8 = 0;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout tri0 id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd5,
    parameter id_7 = 32'd1,
    parameter id_8 = 32'd61
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    _id_8,
    id_9
);
  output wire id_9;
  inout wire _id_8;
  input wire _id_7;
  input logic [7:0] id_6;
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_3,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3
  );
  input wire id_1;
  wire [-1  -  id_8 : -1  ==  {  id_5  -  id_8  ,  {  id_8  {  {  id_7  ,  -1  }  }  }  }]
      id_10 = id_6[1];
  wire id_11;
endmodule
