#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000156b6ed9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000156b713ff10_0 .net "PC", 31 0, L_00000156b71c8090;  1 drivers
v00000156b7140190_0 .net "cycles_consumed", 31 0, v00000156b71405f0_0;  1 drivers
v00000156b7140230_0 .var "input_clk", 0 0;
v00000156b7140870_0 .var "rst", 0 0;
S_00000156b6e5d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000156b6ed9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000156b70823c0 .functor NOR 1, v00000156b7140230_0, v00000156b7132b40_0, C4<0>, C4<0>;
L_00000156b7081b00 .functor AND 1, v00000156b7116500_0, v00000156b7116460_0, C4<1>, C4<1>;
L_00000156b7082970 .functor AND 1, L_00000156b7081b00, L_00000156b7140e10, C4<1>, C4<1>;
L_00000156b70832a0 .functor AND 1, v00000156b7103d90_0, v00000156b7104d30_0, C4<1>, C4<1>;
L_00000156b7083310 .functor AND 1, L_00000156b70832a0, L_00000156b7140910, C4<1>, C4<1>;
L_00000156b70829e0 .functor AND 1, v00000156b7132000_0, v00000156b7132aa0_0, C4<1>, C4<1>;
L_00000156b7082eb0 .functor AND 1, L_00000156b70829e0, L_00000156b7140370, C4<1>, C4<1>;
L_00000156b7083070 .functor AND 1, v00000156b7116500_0, v00000156b7116460_0, C4<1>, C4<1>;
L_00000156b7081e80 .functor AND 1, L_00000156b7083070, L_00000156b713e750, C4<1>, C4<1>;
L_00000156b70833f0 .functor AND 1, v00000156b7103d90_0, v00000156b7104d30_0, C4<1>, C4<1>;
L_00000156b7083460 .functor AND 1, L_00000156b70833f0, L_00000156b713ec50, C4<1>, C4<1>;
L_00000156b7081fd0 .functor AND 1, v00000156b7132000_0, v00000156b7132aa0_0, C4<1>, C4<1>;
L_00000156b7081940 .functor AND 1, L_00000156b7081fd0, L_00000156b713e890, C4<1>, C4<1>;
L_00000156b7147be0 .functor NOT 1, L_00000156b70823c0, C4<0>, C4<0>, C4<0>;
L_00000156b7148190 .functor NOT 1, L_00000156b70823c0, C4<0>, C4<0>, C4<0>;
L_00000156b715def0 .functor NOT 1, L_00000156b70823c0, C4<0>, C4<0>, C4<0>;
L_00000156b715e270 .functor NOT 1, L_00000156b70823c0, C4<0>, C4<0>, C4<0>;
L_00000156b715e4a0 .functor NOT 1, L_00000156b70823c0, C4<0>, C4<0>, C4<0>;
L_00000156b71c8090 .functor BUFZ 32, v00000156b712fda0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000156b7133fe0_0 .net "EX1_ALU_OPER1", 31 0, L_00000156b7148580;  1 drivers
v00000156b7133b80_0 .net "EX1_ALU_OPER2", 31 0, L_00000156b715d160;  1 drivers
v00000156b7133e00_0 .net "EX1_PC", 31 0, v00000156b7113120_0;  1 drivers
v00000156b7133c20_0 .net "EX1_PFC", 31 0, v00000156b7115740_0;  1 drivers
v00000156b7133ea0_0 .net "EX1_PFC_to_IF", 31 0, L_00000156b7144150;  1 drivers
v00000156b7133a40_0 .net "EX1_forward_to_B", 31 0, v00000156b7114200_0;  1 drivers
v00000156b7133f40_0 .net "EX1_is_beq", 0 0, v00000156b7112fe0_0;  1 drivers
v00000156b7134080_0 .net "EX1_is_bne", 0 0, v00000156b71151a0_0;  1 drivers
v00000156b712d320_0 .net "EX1_is_jal", 0 0, v00000156b7115420_0;  1 drivers
v00000156b712ce20_0 .net "EX1_is_jr", 0 0, v00000156b71140c0_0;  1 drivers
v00000156b712cba0_0 .net "EX1_is_oper2_immed", 0 0, v00000156b7114340_0;  1 drivers
v00000156b712c380_0 .net "EX1_memread", 0 0, v00000156b7114700_0;  1 drivers
v00000156b712e040_0 .net "EX1_memwrite", 0 0, v00000156b7113080_0;  1 drivers
v00000156b712dc80_0 .net "EX1_opcode", 11 0, v00000156b71131c0_0;  1 drivers
v00000156b712e540_0 .net "EX1_predicted", 0 0, v00000156b7114e80_0;  1 drivers
v00000156b712dd20_0 .net "EX1_rd_ind", 4 0, v00000156b7114fc0_0;  1 drivers
v00000156b712cec0_0 .net "EX1_rd_indzero", 0 0, v00000156b7115060_0;  1 drivers
v00000156b712e860_0 .net "EX1_regwrite", 0 0, v00000156b7114020_0;  1 drivers
v00000156b712e180_0 .net "EX1_rs1", 31 0, v00000156b71134e0_0;  1 drivers
v00000156b712dfa0_0 .net "EX1_rs1_ind", 4 0, v00000156b7114520_0;  1 drivers
v00000156b712e5e0_0 .net "EX1_rs2", 31 0, v00000156b7114ca0_0;  1 drivers
v00000156b712c9c0_0 .net "EX1_rs2_ind", 4 0, v00000156b71143e0_0;  1 drivers
v00000156b712c4c0_0 .net "EX1_rs2_out", 31 0, L_00000156b715db70;  1 drivers
v00000156b712d460_0 .net "EX2_ALU_OPER1", 31 0, v00000156b7115c40_0;  1 drivers
v00000156b712d780_0 .net "EX2_ALU_OPER2", 31 0, v00000156b7115ec0_0;  1 drivers
v00000156b712e0e0_0 .net "EX2_ALU_OUT", 31 0, L_00000156b7145c30;  1 drivers
v00000156b712cc40_0 .net "EX2_PC", 31 0, v00000156b7115a60_0;  1 drivers
v00000156b712cf60_0 .net "EX2_PFC_to_IF", 31 0, v00000156b7116000_0;  1 drivers
v00000156b712d820_0 .net "EX2_forward_to_B", 31 0, v00000156b7116960_0;  1 drivers
v00000156b712d000_0 .net "EX2_is_beq", 0 0, v00000156b71161e0_0;  1 drivers
v00000156b712e220_0 .net "EX2_is_bne", 0 0, v00000156b71160a0_0;  1 drivers
v00000156b712d0a0_0 .net "EX2_is_jal", 0 0, v00000156b7116140_0;  1 drivers
v00000156b712c420_0 .net "EX2_is_jr", 0 0, v00000156b71166e0_0;  1 drivers
v00000156b712c560_0 .net "EX2_is_oper2_immed", 0 0, v00000156b7116d20_0;  1 drivers
v00000156b712daa0_0 .net "EX2_memread", 0 0, v00000156b7115880_0;  1 drivers
v00000156b712d140_0 .net "EX2_memwrite", 0 0, v00000156b7115920_0;  1 drivers
v00000156b712c920_0 .net "EX2_opcode", 11 0, v00000156b7115b00_0;  1 drivers
v00000156b712ddc0_0 .net "EX2_predicted", 0 0, v00000156b7116a00_0;  1 drivers
v00000156b712dbe0_0 .net "EX2_rd_ind", 4 0, v00000156b71163c0_0;  1 drivers
v00000156b712e720_0 .net "EX2_rd_indzero", 0 0, v00000156b7116460_0;  1 drivers
v00000156b712da00_0 .net "EX2_regwrite", 0 0, v00000156b7116500_0;  1 drivers
v00000156b712c2e0_0 .net "EX2_rs1", 31 0, v00000156b71165a0_0;  1 drivers
v00000156b712d1e0_0 .net "EX2_rs1_ind", 4 0, v00000156b7116640_0;  1 drivers
v00000156b712d280_0 .net "EX2_rs2_ind", 4 0, v00000156b7116780_0;  1 drivers
v00000156b712e2c0_0 .net "EX2_rs2_out", 31 0, v00000156b7116820_0;  1 drivers
v00000156b712c600_0 .net "ID_INST", 31 0, v00000156b711c7d0_0;  1 drivers
v00000156b712c6a0_0 .net "ID_PC", 31 0, v00000156b711c870_0;  1 drivers
v00000156b712db40_0 .net "ID_PFC_to_EX", 31 0, L_00000156b7142f30;  1 drivers
v00000156b712d3c0_0 .net "ID_PFC_to_IF", 31 0, L_00000156b7141ef0;  1 drivers
v00000156b712d500_0 .net "ID_forward_to_B", 31 0, L_00000156b7141d10;  1 drivers
v00000156b712de60_0 .net "ID_is_beq", 0 0, L_00000156b7143570;  1 drivers
v00000156b712e7c0_0 .net "ID_is_bne", 0 0, L_00000156b71436b0;  1 drivers
v00000156b712d960_0 .net "ID_is_j", 0 0, L_00000156b7145050;  1 drivers
v00000156b712df00_0 .net "ID_is_jal", 0 0, L_00000156b7145910;  1 drivers
v00000156b712e4a0_0 .net "ID_is_jr", 0 0, L_00000156b7140f50;  1 drivers
v00000156b712c740_0 .net "ID_is_oper2_immed", 0 0, L_00000156b7146980;  1 drivers
v00000156b712e360_0 .net "ID_memread", 0 0, L_00000156b7145730;  1 drivers
v00000156b712d5a0_0 .net "ID_memwrite", 0 0, L_00000156b7144330;  1 drivers
v00000156b712e400_0 .net "ID_opcode", 11 0, v00000156b712fbc0_0;  1 drivers
v00000156b712d8c0_0 .net "ID_predicted", 0 0, v00000156b711e670_0;  1 drivers
v00000156b712d640_0 .net "ID_rd_ind", 4 0, v00000156b712fa80_0;  1 drivers
v00000156b712e900_0 .net "ID_regwrite", 0 0, L_00000156b7144ab0;  1 drivers
v00000156b712e680_0 .net "ID_rs1", 31 0, v00000156b7118090_0;  1 drivers
v00000156b712c240_0 .net "ID_rs1_ind", 4 0, v00000156b71300c0_0;  1 drivers
v00000156b712d6e0_0 .net "ID_rs2", 31 0, v00000156b7119d50_0;  1 drivers
v00000156b712cce0_0 .net "ID_rs2_ind", 4 0, v00000156b7131100_0;  1 drivers
v00000156b712c1a0_0 .net "IF_INST", 31 0, L_00000156b7146f30;  1 drivers
v00000156b712c7e0_0 .net "IF_pc", 31 0, v00000156b712fda0_0;  1 drivers
v00000156b712c880_0 .net "MEM_ALU_OUT", 31 0, v00000156b7104510_0;  1 drivers
v00000156b712ca60_0 .net "MEM_Data_mem_out", 31 0, v00000156b71317e0_0;  1 drivers
v00000156b712cb00_0 .net "MEM_memread", 0 0, v00000156b71036b0_0;  1 drivers
v00000156b712cd80_0 .net "MEM_memwrite", 0 0, v00000156b7104010_0;  1 drivers
v00000156b713f790_0 .net "MEM_opcode", 11 0, v00000156b7103430_0;  1 drivers
v00000156b713f3d0_0 .net "MEM_rd_ind", 4 0, v00000156b7104330_0;  1 drivers
v00000156b713f830_0 .net "MEM_rd_indzero", 0 0, v00000156b7104d30_0;  1 drivers
v00000156b713e9d0_0 .net "MEM_regwrite", 0 0, v00000156b7103d90_0;  1 drivers
v00000156b713eed0_0 .net "MEM_rs2", 31 0, v00000156b7103610_0;  1 drivers
v00000156b713ecf0_0 .net "PC", 31 0, L_00000156b71c8090;  alias, 1 drivers
v00000156b7140410_0 .net "STALL_ID1_FLUSH", 0 0, v00000156b711e710_0;  1 drivers
v00000156b713f510_0 .net "STALL_ID2_FLUSH", 0 0, v00000156b711cf50_0;  1 drivers
v00000156b7140a50_0 .net "STALL_IF_FLUSH", 0 0, v00000156b711f2f0_0;  1 drivers
v00000156b713fb50_0 .net "WB_ALU_OUT", 31 0, v00000156b7131600_0;  1 drivers
v00000156b7140d70_0 .net "WB_Data_mem_out", 31 0, v00000156b7131880_0;  1 drivers
v00000156b71409b0_0 .net "WB_memread", 0 0, v00000156b7132d20_0;  1 drivers
v00000156b713fa10_0 .net "WB_rd_ind", 4 0, v00000156b7131ce0_0;  1 drivers
v00000156b71407d0_0 .net "WB_rd_indzero", 0 0, v00000156b7132aa0_0;  1 drivers
v00000156b713fab0_0 .net "WB_regwrite", 0 0, v00000156b7132000_0;  1 drivers
v00000156b713ed90_0 .net "Wrong_prediction", 0 0, L_00000156b715e200;  1 drivers
v00000156b7140730_0 .net *"_ivl_1", 0 0, L_00000156b7081b00;  1 drivers
v00000156b713ee30_0 .net *"_ivl_13", 0 0, L_00000156b70829e0;  1 drivers
v00000156b713fbf0_0 .net *"_ivl_14", 0 0, L_00000156b7140370;  1 drivers
v00000156b71402d0_0 .net *"_ivl_19", 0 0, L_00000156b7083070;  1 drivers
v00000156b713ef70_0 .net *"_ivl_2", 0 0, L_00000156b7140e10;  1 drivers
v00000156b713ffb0_0 .net *"_ivl_20", 0 0, L_00000156b713e750;  1 drivers
v00000156b713f970_0 .net *"_ivl_25", 0 0, L_00000156b70833f0;  1 drivers
v00000156b713f8d0_0 .net *"_ivl_26", 0 0, L_00000156b713ec50;  1 drivers
v00000156b713f010_0 .net *"_ivl_31", 0 0, L_00000156b7081fd0;  1 drivers
v00000156b713f0b0_0 .net *"_ivl_32", 0 0, L_00000156b713e890;  1 drivers
v00000156b7140050_0 .net *"_ivl_40", 31 0, L_00000156b7144b50;  1 drivers
L_00000156b7160c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000156b7140af0_0 .net *"_ivl_43", 26 0, L_00000156b7160c58;  1 drivers
L_00000156b7160ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000156b7140cd0_0 .net/2u *"_ivl_44", 31 0, L_00000156b7160ca0;  1 drivers
v00000156b71404b0_0 .net *"_ivl_52", 31 0, L_00000156b71b2650;  1 drivers
L_00000156b7160d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000156b713fc90_0 .net *"_ivl_55", 26 0, L_00000156b7160d30;  1 drivers
L_00000156b7160d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000156b713f5b0_0 .net/2u *"_ivl_56", 31 0, L_00000156b7160d78;  1 drivers
v00000156b713f290_0 .net *"_ivl_7", 0 0, L_00000156b70832a0;  1 drivers
v00000156b713e7f0_0 .net *"_ivl_8", 0 0, L_00000156b7140910;  1 drivers
v00000156b713f650_0 .net "alu_selA", 1 0, L_00000156b7140eb0;  1 drivers
v00000156b7140550_0 .net "alu_selB", 1 0, L_00000156b7141950;  1 drivers
v00000156b713ea70_0 .net "clk", 0 0, L_00000156b70823c0;  1 drivers
v00000156b71405f0_0 .var "cycles_consumed", 31 0;
v00000156b7140b90_0 .net "exhaz", 0 0, L_00000156b7083310;  1 drivers
v00000156b713f150_0 .net "exhaz2", 0 0, L_00000156b7083460;  1 drivers
v00000156b713f6f0_0 .net "hlt", 0 0, v00000156b7132b40_0;  1 drivers
v00000156b713f470_0 .net "idhaz", 0 0, L_00000156b7082970;  1 drivers
v00000156b71400f0_0 .net "idhaz2", 0 0, L_00000156b7081e80;  1 drivers
v00000156b713f1f0_0 .net "if_id_write", 0 0, v00000156b711f6b0_0;  1 drivers
v00000156b713fd30_0 .net "input_clk", 0 0, v00000156b7140230_0;  1 drivers
v00000156b7140c30_0 .net "is_branch_and_taken", 0 0, L_00000156b7146d70;  1 drivers
v00000156b7140690_0 .net "memhaz", 0 0, L_00000156b7082eb0;  1 drivers
v00000156b713fdd0_0 .net "memhaz2", 0 0, L_00000156b7081940;  1 drivers
v00000156b713f330_0 .net "pc_src", 2 0, L_00000156b71428f0;  1 drivers
v00000156b713fe70_0 .net "pc_write", 0 0, v00000156b711f610_0;  1 drivers
v00000156b713e930_0 .net "rst", 0 0, v00000156b7140870_0;  1 drivers
v00000156b713eb10_0 .net "store_rs2_forward", 1 0, L_00000156b71419f0;  1 drivers
v00000156b713ebb0_0 .net "wdata_to_reg_file", 31 0, L_00000156b715e430;  1 drivers
E_00000156b709c3d0/0 .event negedge, v00000156b711e490_0;
E_00000156b709c3d0/1 .event posedge, v00000156b7103390_0;
E_00000156b709c3d0 .event/or E_00000156b709c3d0/0, E_00000156b709c3d0/1;
L_00000156b7140e10 .cmp/eq 5, v00000156b71163c0_0, v00000156b7114520_0;
L_00000156b7140910 .cmp/eq 5, v00000156b7104330_0, v00000156b7114520_0;
L_00000156b7140370 .cmp/eq 5, v00000156b7131ce0_0, v00000156b7114520_0;
L_00000156b713e750 .cmp/eq 5, v00000156b71163c0_0, v00000156b71143e0_0;
L_00000156b713ec50 .cmp/eq 5, v00000156b7104330_0, v00000156b71143e0_0;
L_00000156b713e890 .cmp/eq 5, v00000156b7131ce0_0, v00000156b71143e0_0;
L_00000156b7144b50 .concat [ 5 27 0 0], v00000156b712fa80_0, L_00000156b7160c58;
L_00000156b7143930 .cmp/ne 32, L_00000156b7144b50, L_00000156b7160ca0;
L_00000156b71b2650 .concat [ 5 27 0 0], v00000156b71163c0_0, L_00000156b7160d30;
L_00000156b71b0df0 .cmp/ne 32, L_00000156b71b2650, L_00000156b7160d78;
S_00000156b6e5d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000156b7081f60 .functor NOT 1, L_00000156b7083310, C4<0>, C4<0>, C4<0>;
L_00000156b7083230 .functor AND 1, L_00000156b7082eb0, L_00000156b7081f60, C4<1>, C4<1>;
L_00000156b7081b70 .functor OR 1, L_00000156b7082970, L_00000156b7083230, C4<0>, C4<0>;
L_00000156b7083380 .functor OR 1, L_00000156b7082970, L_00000156b7083310, C4<0>, C4<0>;
v00000156b70a9040_0 .net *"_ivl_12", 0 0, L_00000156b7083380;  1 drivers
v00000156b70a83c0_0 .net *"_ivl_2", 0 0, L_00000156b7081f60;  1 drivers
v00000156b70a8460_0 .net *"_ivl_5", 0 0, L_00000156b7083230;  1 drivers
v00000156b70a85a0_0 .net *"_ivl_7", 0 0, L_00000156b7081b70;  1 drivers
v00000156b70a7ec0_0 .net "alu_selA", 1 0, L_00000156b7140eb0;  alias, 1 drivers
v00000156b70a7ce0_0 .net "exhaz", 0 0, L_00000156b7083310;  alias, 1 drivers
v00000156b70a8640_0 .net "idhaz", 0 0, L_00000156b7082970;  alias, 1 drivers
v00000156b70a95e0_0 .net "memhaz", 0 0, L_00000156b7082eb0;  alias, 1 drivers
L_00000156b7140eb0 .concat8 [ 1 1 0 0], L_00000156b7081b70, L_00000156b7083380;
S_00000156b6ea6030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000156b70818d0 .functor NOT 1, L_00000156b7083460, C4<0>, C4<0>, C4<0>;
L_00000156b7081a90 .functor AND 1, L_00000156b7081940, L_00000156b70818d0, C4<1>, C4<1>;
L_00000156b7082a50 .functor OR 1, L_00000156b7081e80, L_00000156b7081a90, C4<0>, C4<0>;
L_00000156b7082b30 .functor NOT 1, v00000156b7114340_0, C4<0>, C4<0>, C4<0>;
L_00000156b7082040 .functor AND 1, L_00000156b7082a50, L_00000156b7082b30, C4<1>, C4<1>;
L_00000156b7082120 .functor OR 1, L_00000156b7081e80, L_00000156b7083460, C4<0>, C4<0>;
L_00000156b7082ac0 .functor NOT 1, v00000156b7114340_0, C4<0>, C4<0>, C4<0>;
L_00000156b7082ba0 .functor AND 1, L_00000156b7082120, L_00000156b7082ac0, C4<1>, C4<1>;
v00000156b70a88c0_0 .net "EX1_is_oper2_immed", 0 0, v00000156b7114340_0;  alias, 1 drivers
v00000156b70a8960_0 .net *"_ivl_11", 0 0, L_00000156b7082040;  1 drivers
v00000156b70a7920_0 .net *"_ivl_16", 0 0, L_00000156b7082120;  1 drivers
v00000156b70a8b40_0 .net *"_ivl_17", 0 0, L_00000156b7082ac0;  1 drivers
v00000156b70a97c0_0 .net *"_ivl_2", 0 0, L_00000156b70818d0;  1 drivers
v00000156b70a94a0_0 .net *"_ivl_20", 0 0, L_00000156b7082ba0;  1 drivers
v00000156b70a8be0_0 .net *"_ivl_5", 0 0, L_00000156b7081a90;  1 drivers
v00000156b70a79c0_0 .net *"_ivl_7", 0 0, L_00000156b7082a50;  1 drivers
v00000156b70a8c80_0 .net *"_ivl_8", 0 0, L_00000156b7082b30;  1 drivers
v00000156b70a8d20_0 .net "alu_selB", 1 0, L_00000156b7141950;  alias, 1 drivers
v00000156b70a8dc0_0 .net "exhaz", 0 0, L_00000156b7083460;  alias, 1 drivers
v00000156b70a9360_0 .net "idhaz", 0 0, L_00000156b7081e80;  alias, 1 drivers
v00000156b70a8f00_0 .net "memhaz", 0 0, L_00000156b7081940;  alias, 1 drivers
L_00000156b7141950 .concat8 [ 1 1 0 0], L_00000156b7082040, L_00000156b7082ba0;
S_00000156b6ea61c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000156b7083690 .functor NOT 1, L_00000156b7083460, C4<0>, C4<0>, C4<0>;
L_00000156b7083540 .functor AND 1, L_00000156b7081940, L_00000156b7083690, C4<1>, C4<1>;
L_00000156b70837e0 .functor OR 1, L_00000156b7081e80, L_00000156b7083540, C4<0>, C4<0>;
L_00000156b70834d0 .functor OR 1, L_00000156b7081e80, L_00000156b7083460, C4<0>, C4<0>;
v00000156b70a8fa0_0 .net *"_ivl_12", 0 0, L_00000156b70834d0;  1 drivers
v00000156b70a9220_0 .net *"_ivl_2", 0 0, L_00000156b7083690;  1 drivers
v00000156b70a92c0_0 .net *"_ivl_5", 0 0, L_00000156b7083540;  1 drivers
v00000156b70a9400_0 .net *"_ivl_7", 0 0, L_00000156b70837e0;  1 drivers
v00000156b70a9680_0 .net "exhaz", 0 0, L_00000156b7083460;  alias, 1 drivers
v00000156b70a9720_0 .net "idhaz", 0 0, L_00000156b7081e80;  alias, 1 drivers
v00000156b7023360_0 .net "memhaz", 0 0, L_00000156b7081940;  alias, 1 drivers
v00000156b7023ea0_0 .net "store_rs2_forward", 1 0, L_00000156b71419f0;  alias, 1 drivers
L_00000156b71419f0 .concat8 [ 1 1 0 0], L_00000156b70837e0, L_00000156b70834d0;
S_00000156b6e569c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000156b7023900_0 .net "EX_ALU_OUT", 31 0, L_00000156b7145c30;  alias, 1 drivers
v00000156b7024800_0 .net "EX_memread", 0 0, v00000156b7115880_0;  alias, 1 drivers
v00000156b7010290_0 .net "EX_memwrite", 0 0, v00000156b7115920_0;  alias, 1 drivers
v00000156b700f110_0 .net "EX_opcode", 11 0, v00000156b7115b00_0;  alias, 1 drivers
v00000156b7103110_0 .net "EX_rd_ind", 4 0, v00000156b71163c0_0;  alias, 1 drivers
v00000156b7104a10_0 .net "EX_rd_indzero", 0 0, L_00000156b71b0df0;  1 drivers
v00000156b7103bb0_0 .net "EX_regwrite", 0 0, v00000156b7116500_0;  alias, 1 drivers
v00000156b7103750_0 .net "EX_rs2_out", 31 0, v00000156b7116820_0;  alias, 1 drivers
v00000156b7104510_0 .var "MEM_ALU_OUT", 31 0;
v00000156b71036b0_0 .var "MEM_memread", 0 0;
v00000156b7104010_0 .var "MEM_memwrite", 0 0;
v00000156b7103430_0 .var "MEM_opcode", 11 0;
v00000156b7104330_0 .var "MEM_rd_ind", 4 0;
v00000156b7104d30_0 .var "MEM_rd_indzero", 0 0;
v00000156b7103d90_0 .var "MEM_regwrite", 0 0;
v00000156b7103610_0 .var "MEM_rs2", 31 0;
v00000156b7103890_0 .net "clk", 0 0, L_00000156b715e270;  1 drivers
v00000156b7103390_0 .net "rst", 0 0, v00000156b7140870_0;  alias, 1 drivers
E_00000156b709c7d0 .event posedge, v00000156b7103390_0, v00000156b7103890_0;
S_00000156b6e56b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000156b6eb1490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000156b6eb14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000156b6eb1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000156b6eb1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000156b6eb1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000156b6eb15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000156b6eb15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000156b6eb1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000156b6eb1650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000156b6eb1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000156b6eb16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000156b6eb16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000156b6eb1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000156b6eb1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000156b6eb17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000156b6eb17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000156b6eb1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000156b6eb1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000156b6eb1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000156b6eb18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000156b6eb18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000156b6eb1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000156b6eb1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000156b6eb1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000156b6eb19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000156b715c830 .functor XOR 1, L_00000156b715c7c0, v00000156b7116a00_0, C4<0>, C4<0>;
L_00000156b715d010 .functor NOT 1, L_00000156b715c830, C4<0>, C4<0>, C4<0>;
L_00000156b715e350 .functor OR 1, v00000156b7140870_0, L_00000156b715d010, C4<0>, C4<0>;
L_00000156b715e200 .functor NOT 1, L_00000156b715e350, C4<0>, C4<0>, C4<0>;
v00000156b7108ca0_0 .net "ALU_OP", 3 0, v00000156b7108b60_0;  1 drivers
v00000156b710aa00_0 .net "BranchDecision", 0 0, L_00000156b715c7c0;  1 drivers
v00000156b710ae60_0 .net "CF", 0 0, v00000156b7108200_0;  1 drivers
v00000156b710a140_0 .net "EX_opcode", 11 0, v00000156b7115b00_0;  alias, 1 drivers
v00000156b710a5a0_0 .net "Wrong_prediction", 0 0, L_00000156b715e200;  alias, 1 drivers
v00000156b710a6e0_0 .net "ZF", 0 0, L_00000156b715ca60;  1 drivers
L_00000156b7160ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000156b710a000_0 .net/2u *"_ivl_0", 31 0, L_00000156b7160ce8;  1 drivers
v00000156b710a0a0_0 .net *"_ivl_11", 0 0, L_00000156b715e350;  1 drivers
v00000156b7109ce0_0 .net *"_ivl_2", 31 0, L_00000156b7144290;  1 drivers
v00000156b710af00_0 .net *"_ivl_6", 0 0, L_00000156b715c830;  1 drivers
v00000156b7109920_0 .net *"_ivl_8", 0 0, L_00000156b715d010;  1 drivers
v00000156b710ab40_0 .net "alu_out", 31 0, L_00000156b7145c30;  alias, 1 drivers
v00000156b710a640_0 .net "alu_outw", 31 0, v00000156b7108ac0_0;  1 drivers
v00000156b71099c0_0 .net "is_beq", 0 0, v00000156b71161e0_0;  alias, 1 drivers
v00000156b710a280_0 .net "is_bne", 0 0, v00000156b71160a0_0;  alias, 1 drivers
v00000156b710a780_0 .net "is_jal", 0 0, v00000156b7116140_0;  alias, 1 drivers
v00000156b7109e20_0 .net "oper1", 31 0, v00000156b7115c40_0;  alias, 1 drivers
v00000156b710a460_0 .net "oper2", 31 0, v00000156b7115ec0_0;  alias, 1 drivers
v00000156b710a1e0_0 .net "pc", 31 0, v00000156b7115a60_0;  alias, 1 drivers
v00000156b710a820_0 .net "predicted", 0 0, v00000156b7116a00_0;  alias, 1 drivers
v00000156b710a500_0 .net "rst", 0 0, v00000156b7140870_0;  alias, 1 drivers
L_00000156b7144290 .arith/sum 32, v00000156b7115a60_0, L_00000156b7160ce8;
L_00000156b7145c30 .functor MUXZ 32, v00000156b7108ac0_0, L_00000156b7144290, v00000156b7116140_0, C4<>;
S_00000156b6ec9aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000156b6e56b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000156b715e120 .functor AND 1, v00000156b71161e0_0, L_00000156b715cfa0, C4<1>, C4<1>;
L_00000156b715c6e0 .functor NOT 1, L_00000156b715cfa0, C4<0>, C4<0>, C4<0>;
L_00000156b715c750 .functor AND 1, v00000156b71160a0_0, L_00000156b715c6e0, C4<1>, C4<1>;
L_00000156b715c7c0 .functor OR 1, L_00000156b715e120, L_00000156b715c750, C4<0>, C4<0>;
v00000156b71091a0_0 .net "BranchDecision", 0 0, L_00000156b715c7c0;  alias, 1 drivers
v00000156b7109240_0 .net *"_ivl_2", 0 0, L_00000156b715c6e0;  1 drivers
v00000156b71071c0_0 .net "is_beq", 0 0, v00000156b71161e0_0;  alias, 1 drivers
v00000156b71083e0_0 .net "is_beq_taken", 0 0, L_00000156b715e120;  1 drivers
v00000156b7107580_0 .net "is_bne", 0 0, v00000156b71160a0_0;  alias, 1 drivers
v00000156b71079e0_0 .net "is_bne_taken", 0 0, L_00000156b715c750;  1 drivers
v00000156b71092e0_0 .net "is_eq", 0 0, L_00000156b715cfa0;  1 drivers
v00000156b7108020_0 .net "oper1", 31 0, v00000156b7115c40_0;  alias, 1 drivers
v00000156b7107a80_0 .net "oper2", 31 0, v00000156b7115ec0_0;  alias, 1 drivers
S_00000156b6ec9c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000156b6ec9aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000156b715d390 .functor XOR 1, L_00000156b71463b0, L_00000156b7146270, C4<0>, C4<0>;
L_00000156b715d9b0 .functor XOR 1, L_00000156b7146450, L_00000156b71464f0, C4<0>, C4<0>;
L_00000156b715de10 .functor XOR 1, L_00000156b7146310, L_00000156b7145f50, C4<0>, C4<0>;
L_00000156b715cd00 .functor XOR 1, L_00000156b7145ff0, L_00000156b7146590, C4<0>, C4<0>;
L_00000156b715cad0 .functor XOR 1, L_00000156b7146630, L_00000156b7146090, C4<0>, C4<0>;
L_00000156b715cc20 .functor XOR 1, L_00000156b7146130, L_00000156b71461d0, C4<0>, C4<0>;
L_00000156b715d400 .functor XOR 1, L_00000156b71b6570, L_00000156b71b5a30, C4<0>, C4<0>;
L_00000156b715d4e0 .functor XOR 1, L_00000156b71b6e30, L_00000156b71b61b0, C4<0>, C4<0>;
L_00000156b715c980 .functor XOR 1, L_00000156b71b5e90, L_00000156b71b5df0, C4<0>, C4<0>;
L_00000156b715d5c0 .functor XOR 1, L_00000156b71b5f30, L_00000156b71b6610, C4<0>, C4<0>;
L_00000156b715cde0 .functor XOR 1, L_00000156b71b5d50, L_00000156b71b5cb0, C4<0>, C4<0>;
L_00000156b715dfd0 .functor XOR 1, L_00000156b71b7330, L_00000156b71b5fd0, C4<0>, C4<0>;
L_00000156b715cc90 .functor XOR 1, L_00000156b71b58f0, L_00000156b71b67f0, C4<0>, C4<0>;
L_00000156b715cd70 .functor XOR 1, L_00000156b71b6ed0, L_00000156b71b6f70, C4<0>, C4<0>;
L_00000156b715c600 .functor XOR 1, L_00000156b71b55d0, L_00000156b71b6430, C4<0>, C4<0>;
L_00000156b715d6a0 .functor XOR 1, L_00000156b71b5c10, L_00000156b71b7010, C4<0>, C4<0>;
L_00000156b715da20 .functor XOR 1, L_00000156b71b7290, L_00000156b71b6070, C4<0>, C4<0>;
L_00000156b715e0b0 .functor XOR 1, L_00000156b71b66b0, L_00000156b71b6cf0, C4<0>, C4<0>;
L_00000156b715ce50 .functor XOR 1, L_00000156b71b6110, L_00000156b71b5170, C4<0>, C4<0>;
L_00000156b715da90 .functor XOR 1, L_00000156b71b5b70, L_00000156b71b7510, C4<0>, C4<0>;
L_00000156b715d710 .functor XOR 1, L_00000156b71b64d0, L_00000156b71b6250, C4<0>, C4<0>;
L_00000156b715cec0 .functor XOR 1, L_00000156b71b75b0, L_00000156b71b70b0, C4<0>, C4<0>;
L_00000156b715d780 .functor XOR 1, L_00000156b71b6750, L_00000156b71b5350, C4<0>, C4<0>;
L_00000156b715dbe0 .functor XOR 1, L_00000156b71b71f0, L_00000156b71b62f0, C4<0>, C4<0>;
L_00000156b715de80 .functor XOR 1, L_00000156b71b6890, L_00000156b71b7470, C4<0>, C4<0>;
L_00000156b715cf30 .functor XOR 1, L_00000156b71b6b10, L_00000156b71b5710, C4<0>, C4<0>;
L_00000156b715d7f0 .functor XOR 1, L_00000156b71b53f0, L_00000156b71b5670, C4<0>, C4<0>;
L_00000156b715d860 .functor XOR 1, L_00000156b71b6390, L_00000156b71b6c50, C4<0>, C4<0>;
L_00000156b715dc50 .functor XOR 1, L_00000156b71b6930, L_00000156b71b5ad0, C4<0>, C4<0>;
L_00000156b715c670 .functor XOR 1, L_00000156b71b69d0, L_00000156b71b6d90, C4<0>, C4<0>;
L_00000156b715dd30 .functor XOR 1, L_00000156b71b6a70, L_00000156b71b73d0, C4<0>, C4<0>;
L_00000156b715dda0 .functor XOR 1, L_00000156b71b7150, L_00000156b71b7650, C4<0>, C4<0>;
L_00000156b715cfa0/0/0 .functor OR 1, L_00000156b71b76f0, L_00000156b71b4f90, L_00000156b71b5530, L_00000156b71b5990;
L_00000156b715cfa0/0/4 .functor OR 1, L_00000156b71b5490, L_00000156b71b5030, L_00000156b71b57b0, L_00000156b71b52b0;
L_00000156b715cfa0/0/8 .functor OR 1, L_00000156b71b50d0, L_00000156b71b5210, L_00000156b71b5850, L_00000156b71b7970;
L_00000156b715cfa0/0/12 .functor OR 1, L_00000156b71b7e70, L_00000156b71b7d30, L_00000156b71b7ab0, L_00000156b71b7a10;
L_00000156b715cfa0/0/16 .functor OR 1, L_00000156b71b7b50, L_00000156b71b7790, L_00000156b71b7830, L_00000156b71b7dd0;
L_00000156b715cfa0/0/20 .functor OR 1, L_00000156b71b7bf0, L_00000156b71b7c90, L_00000156b71b78d0, L_00000156b71b19d0;
L_00000156b715cfa0/0/24 .functor OR 1, L_00000156b71b1750, L_00000156b71b17f0, L_00000156b71b00d0, L_00000156b71b0e90;
L_00000156b715cfa0/0/28 .functor OR 1, L_00000156b71b2510, L_00000156b71b1e30, L_00000156b71b1890, L_00000156b71b0170;
L_00000156b715cfa0/1/0 .functor OR 1, L_00000156b715cfa0/0/0, L_00000156b715cfa0/0/4, L_00000156b715cfa0/0/8, L_00000156b715cfa0/0/12;
L_00000156b715cfa0/1/4 .functor OR 1, L_00000156b715cfa0/0/16, L_00000156b715cfa0/0/20, L_00000156b715cfa0/0/24, L_00000156b715cfa0/0/28;
L_00000156b715cfa0 .functor NOR 1, L_00000156b715cfa0/1/0, L_00000156b715cfa0/1/4, C4<0>, C4<0>;
v00000156b71037f0_0 .net *"_ivl_0", 0 0, L_00000156b715d390;  1 drivers
v00000156b7104ab0_0 .net *"_ivl_101", 0 0, L_00000156b71b6070;  1 drivers
v00000156b71048d0_0 .net *"_ivl_102", 0 0, L_00000156b715e0b0;  1 drivers
v00000156b71043d0_0 .net *"_ivl_105", 0 0, L_00000156b71b66b0;  1 drivers
v00000156b7103a70_0 .net *"_ivl_107", 0 0, L_00000156b71b6cf0;  1 drivers
v00000156b71032f0_0 .net *"_ivl_108", 0 0, L_00000156b715ce50;  1 drivers
v00000156b7105730_0 .net *"_ivl_11", 0 0, L_00000156b71464f0;  1 drivers
v00000156b7103b10_0 .net *"_ivl_111", 0 0, L_00000156b71b6110;  1 drivers
v00000156b71045b0_0 .net *"_ivl_113", 0 0, L_00000156b71b5170;  1 drivers
v00000156b7103250_0 .net *"_ivl_114", 0 0, L_00000156b715da90;  1 drivers
v00000156b7103930_0 .net *"_ivl_117", 0 0, L_00000156b71b5b70;  1 drivers
v00000156b7105690_0 .net *"_ivl_119", 0 0, L_00000156b71b7510;  1 drivers
v00000156b7104f10_0 .net *"_ivl_12", 0 0, L_00000156b715de10;  1 drivers
v00000156b7104bf0_0 .net *"_ivl_120", 0 0, L_00000156b715d710;  1 drivers
v00000156b7104470_0 .net *"_ivl_123", 0 0, L_00000156b71b64d0;  1 drivers
v00000156b71055f0_0 .net *"_ivl_125", 0 0, L_00000156b71b6250;  1 drivers
v00000156b7105050_0 .net *"_ivl_126", 0 0, L_00000156b715cec0;  1 drivers
v00000156b7104650_0 .net *"_ivl_129", 0 0, L_00000156b71b75b0;  1 drivers
v00000156b7104c90_0 .net *"_ivl_131", 0 0, L_00000156b71b70b0;  1 drivers
v00000156b7104970_0 .net *"_ivl_132", 0 0, L_00000156b715d780;  1 drivers
v00000156b71039d0_0 .net *"_ivl_135", 0 0, L_00000156b71b6750;  1 drivers
v00000156b7103c50_0 .net *"_ivl_137", 0 0, L_00000156b71b5350;  1 drivers
v00000156b7103cf0_0 .net *"_ivl_138", 0 0, L_00000156b715dbe0;  1 drivers
v00000156b7105230_0 .net *"_ivl_141", 0 0, L_00000156b71b71f0;  1 drivers
v00000156b7103e30_0 .net *"_ivl_143", 0 0, L_00000156b71b62f0;  1 drivers
v00000156b7104dd0_0 .net *"_ivl_144", 0 0, L_00000156b715de80;  1 drivers
v00000156b7104e70_0 .net *"_ivl_147", 0 0, L_00000156b71b6890;  1 drivers
v00000156b71031b0_0 .net *"_ivl_149", 0 0, L_00000156b71b7470;  1 drivers
v00000156b7104b50_0 .net *"_ivl_15", 0 0, L_00000156b7146310;  1 drivers
v00000156b7103570_0 .net *"_ivl_150", 0 0, L_00000156b715cf30;  1 drivers
v00000156b71057d0_0 .net *"_ivl_153", 0 0, L_00000156b71b6b10;  1 drivers
v00000156b7103ed0_0 .net *"_ivl_155", 0 0, L_00000156b71b5710;  1 drivers
v00000156b7104830_0 .net *"_ivl_156", 0 0, L_00000156b715d7f0;  1 drivers
v00000156b7104fb0_0 .net *"_ivl_159", 0 0, L_00000156b71b53f0;  1 drivers
v00000156b7103f70_0 .net *"_ivl_161", 0 0, L_00000156b71b5670;  1 drivers
v00000156b71040b0_0 .net *"_ivl_162", 0 0, L_00000156b715d860;  1 drivers
v00000156b7104150_0 .net *"_ivl_165", 0 0, L_00000156b71b6390;  1 drivers
v00000156b71041f0_0 .net *"_ivl_167", 0 0, L_00000156b71b6c50;  1 drivers
v00000156b7104290_0 .net *"_ivl_168", 0 0, L_00000156b715dc50;  1 drivers
v00000156b71046f0_0 .net *"_ivl_17", 0 0, L_00000156b7145f50;  1 drivers
v00000156b71050f0_0 .net *"_ivl_171", 0 0, L_00000156b71b6930;  1 drivers
v00000156b7105190_0 .net *"_ivl_173", 0 0, L_00000156b71b5ad0;  1 drivers
v00000156b7104790_0 .net *"_ivl_174", 0 0, L_00000156b715c670;  1 drivers
v00000156b71052d0_0 .net *"_ivl_177", 0 0, L_00000156b71b69d0;  1 drivers
v00000156b7105370_0 .net *"_ivl_179", 0 0, L_00000156b71b6d90;  1 drivers
v00000156b7105410_0 .net *"_ivl_18", 0 0, L_00000156b715cd00;  1 drivers
v00000156b71054b0_0 .net *"_ivl_180", 0 0, L_00000156b715dd30;  1 drivers
v00000156b7103070_0 .net *"_ivl_183", 0 0, L_00000156b71b6a70;  1 drivers
v00000156b7105550_0 .net *"_ivl_185", 0 0, L_00000156b71b73d0;  1 drivers
v00000156b7106590_0 .net *"_ivl_186", 0 0, L_00000156b715dda0;  1 drivers
v00000156b7105d70_0 .net *"_ivl_190", 0 0, L_00000156b71b7150;  1 drivers
v00000156b7105910_0 .net *"_ivl_192", 0 0, L_00000156b71b7650;  1 drivers
v00000156b7106b30_0 .net *"_ivl_194", 0 0, L_00000156b71b76f0;  1 drivers
v00000156b7106bd0_0 .net *"_ivl_196", 0 0, L_00000156b71b4f90;  1 drivers
v00000156b7106db0_0 .net *"_ivl_198", 0 0, L_00000156b71b5530;  1 drivers
v00000156b7106950_0 .net *"_ivl_200", 0 0, L_00000156b71b5990;  1 drivers
v00000156b7106270_0 .net *"_ivl_202", 0 0, L_00000156b71b5490;  1 drivers
v00000156b71066d0_0 .net *"_ivl_204", 0 0, L_00000156b71b5030;  1 drivers
v00000156b7105ff0_0 .net *"_ivl_206", 0 0, L_00000156b71b57b0;  1 drivers
v00000156b7105b90_0 .net *"_ivl_208", 0 0, L_00000156b71b52b0;  1 drivers
v00000156b7106c70_0 .net *"_ivl_21", 0 0, L_00000156b7145ff0;  1 drivers
v00000156b7105c30_0 .net *"_ivl_210", 0 0, L_00000156b71b50d0;  1 drivers
v00000156b71069f0_0 .net *"_ivl_212", 0 0, L_00000156b71b5210;  1 drivers
v00000156b7105cd0_0 .net *"_ivl_214", 0 0, L_00000156b71b5850;  1 drivers
v00000156b7105e10_0 .net *"_ivl_216", 0 0, L_00000156b71b7970;  1 drivers
v00000156b7105870_0 .net *"_ivl_218", 0 0, L_00000156b71b7e70;  1 drivers
v00000156b7105eb0_0 .net *"_ivl_220", 0 0, L_00000156b71b7d30;  1 drivers
v00000156b7105f50_0 .net *"_ivl_222", 0 0, L_00000156b71b7ab0;  1 drivers
v00000156b7106090_0 .net *"_ivl_224", 0 0, L_00000156b71b7a10;  1 drivers
v00000156b7106d10_0 .net *"_ivl_226", 0 0, L_00000156b71b7b50;  1 drivers
v00000156b71059b0_0 .net *"_ivl_228", 0 0, L_00000156b71b7790;  1 drivers
v00000156b7106e50_0 .net *"_ivl_23", 0 0, L_00000156b7146590;  1 drivers
v00000156b7105a50_0 .net *"_ivl_230", 0 0, L_00000156b71b7830;  1 drivers
v00000156b71063b0_0 .net *"_ivl_232", 0 0, L_00000156b71b7dd0;  1 drivers
v00000156b7106810_0 .net *"_ivl_234", 0 0, L_00000156b71b7bf0;  1 drivers
v00000156b7106a90_0 .net *"_ivl_236", 0 0, L_00000156b71b7c90;  1 drivers
v00000156b71064f0_0 .net *"_ivl_238", 0 0, L_00000156b71b78d0;  1 drivers
v00000156b7106ef0_0 .net *"_ivl_24", 0 0, L_00000156b715cad0;  1 drivers
v00000156b7105af0_0 .net *"_ivl_240", 0 0, L_00000156b71b19d0;  1 drivers
v00000156b7106130_0 .net *"_ivl_242", 0 0, L_00000156b71b1750;  1 drivers
v00000156b71061d0_0 .net *"_ivl_244", 0 0, L_00000156b71b17f0;  1 drivers
v00000156b7106310_0 .net *"_ivl_246", 0 0, L_00000156b71b00d0;  1 drivers
v00000156b7106450_0 .net *"_ivl_248", 0 0, L_00000156b71b0e90;  1 drivers
v00000156b7106630_0 .net *"_ivl_250", 0 0, L_00000156b71b2510;  1 drivers
v00000156b7106770_0 .net *"_ivl_252", 0 0, L_00000156b71b1e30;  1 drivers
v00000156b71068b0_0 .net *"_ivl_254", 0 0, L_00000156b71b1890;  1 drivers
v00000156b7023860_0 .net *"_ivl_256", 0 0, L_00000156b71b0170;  1 drivers
v00000156b71087a0_0 .net *"_ivl_27", 0 0, L_00000156b7146630;  1 drivers
v00000156b71097e0_0 .net *"_ivl_29", 0 0, L_00000156b7146090;  1 drivers
v00000156b7108520_0 .net *"_ivl_3", 0 0, L_00000156b71463b0;  1 drivers
v00000156b71085c0_0 .net *"_ivl_30", 0 0, L_00000156b715cc20;  1 drivers
v00000156b7109060_0 .net *"_ivl_33", 0 0, L_00000156b7146130;  1 drivers
v00000156b71096a0_0 .net *"_ivl_35", 0 0, L_00000156b71461d0;  1 drivers
v00000156b7109420_0 .net *"_ivl_36", 0 0, L_00000156b715d400;  1 drivers
v00000156b7107620_0 .net *"_ivl_39", 0 0, L_00000156b71b6570;  1 drivers
v00000156b7108d40_0 .net *"_ivl_41", 0 0, L_00000156b71b5a30;  1 drivers
v00000156b7108480_0 .net *"_ivl_42", 0 0, L_00000156b715d4e0;  1 drivers
v00000156b7109740_0 .net *"_ivl_45", 0 0, L_00000156b71b6e30;  1 drivers
v00000156b71082a0_0 .net *"_ivl_47", 0 0, L_00000156b71b61b0;  1 drivers
v00000156b7107300_0 .net *"_ivl_48", 0 0, L_00000156b715c980;  1 drivers
v00000156b7109100_0 .net *"_ivl_5", 0 0, L_00000156b7146270;  1 drivers
v00000156b71076c0_0 .net *"_ivl_51", 0 0, L_00000156b71b5e90;  1 drivers
v00000156b7107760_0 .net *"_ivl_53", 0 0, L_00000156b71b5df0;  1 drivers
v00000156b71073a0_0 .net *"_ivl_54", 0 0, L_00000156b715d5c0;  1 drivers
v00000156b7107800_0 .net *"_ivl_57", 0 0, L_00000156b71b5f30;  1 drivers
v00000156b7108de0_0 .net *"_ivl_59", 0 0, L_00000156b71b6610;  1 drivers
v00000156b71080c0_0 .net *"_ivl_6", 0 0, L_00000156b715d9b0;  1 drivers
v00000156b7107940_0 .net *"_ivl_60", 0 0, L_00000156b715cde0;  1 drivers
v00000156b7108980_0 .net *"_ivl_63", 0 0, L_00000156b71b5d50;  1 drivers
v00000156b71094c0_0 .net *"_ivl_65", 0 0, L_00000156b71b5cb0;  1 drivers
v00000156b7109600_0 .net *"_ivl_66", 0 0, L_00000156b715dfd0;  1 drivers
v00000156b7108e80_0 .net *"_ivl_69", 0 0, L_00000156b71b7330;  1 drivers
v00000156b7108660_0 .net *"_ivl_71", 0 0, L_00000156b71b5fd0;  1 drivers
v00000156b7107e40_0 .net *"_ivl_72", 0 0, L_00000156b715cc90;  1 drivers
v00000156b7107bc0_0 .net *"_ivl_75", 0 0, L_00000156b71b58f0;  1 drivers
v00000156b7107b20_0 .net *"_ivl_77", 0 0, L_00000156b71b67f0;  1 drivers
v00000156b7108a20_0 .net *"_ivl_78", 0 0, L_00000156b715cd70;  1 drivers
v00000156b7109380_0 .net *"_ivl_81", 0 0, L_00000156b71b6ed0;  1 drivers
v00000156b7107c60_0 .net *"_ivl_83", 0 0, L_00000156b71b6f70;  1 drivers
v00000156b7108160_0 .net *"_ivl_84", 0 0, L_00000156b715c600;  1 drivers
v00000156b7108f20_0 .net *"_ivl_87", 0 0, L_00000156b71b55d0;  1 drivers
v00000156b7107440_0 .net *"_ivl_89", 0 0, L_00000156b71b6430;  1 drivers
v00000156b7108340_0 .net *"_ivl_9", 0 0, L_00000156b7146450;  1 drivers
v00000156b7108fc0_0 .net *"_ivl_90", 0 0, L_00000156b715d6a0;  1 drivers
v00000156b71088e0_0 .net *"_ivl_93", 0 0, L_00000156b71b5c10;  1 drivers
v00000156b7109560_0 .net *"_ivl_95", 0 0, L_00000156b71b7010;  1 drivers
v00000156b7107260_0 .net *"_ivl_96", 0 0, L_00000156b715da20;  1 drivers
v00000156b71074e0_0 .net *"_ivl_99", 0 0, L_00000156b71b7290;  1 drivers
v00000156b7107080_0 .net "a", 31 0, v00000156b7115c40_0;  alias, 1 drivers
v00000156b71078a0_0 .net "b", 31 0, v00000156b7115ec0_0;  alias, 1 drivers
v00000156b7107120_0 .net "out", 0 0, L_00000156b715cfa0;  alias, 1 drivers
v00000156b7108700_0 .net "temp", 31 0, L_00000156b71b6bb0;  1 drivers
L_00000156b71463b0 .part v00000156b7115c40_0, 0, 1;
L_00000156b7146270 .part v00000156b7115ec0_0, 0, 1;
L_00000156b7146450 .part v00000156b7115c40_0, 1, 1;
L_00000156b71464f0 .part v00000156b7115ec0_0, 1, 1;
L_00000156b7146310 .part v00000156b7115c40_0, 2, 1;
L_00000156b7145f50 .part v00000156b7115ec0_0, 2, 1;
L_00000156b7145ff0 .part v00000156b7115c40_0, 3, 1;
L_00000156b7146590 .part v00000156b7115ec0_0, 3, 1;
L_00000156b7146630 .part v00000156b7115c40_0, 4, 1;
L_00000156b7146090 .part v00000156b7115ec0_0, 4, 1;
L_00000156b7146130 .part v00000156b7115c40_0, 5, 1;
L_00000156b71461d0 .part v00000156b7115ec0_0, 5, 1;
L_00000156b71b6570 .part v00000156b7115c40_0, 6, 1;
L_00000156b71b5a30 .part v00000156b7115ec0_0, 6, 1;
L_00000156b71b6e30 .part v00000156b7115c40_0, 7, 1;
L_00000156b71b61b0 .part v00000156b7115ec0_0, 7, 1;
L_00000156b71b5e90 .part v00000156b7115c40_0, 8, 1;
L_00000156b71b5df0 .part v00000156b7115ec0_0, 8, 1;
L_00000156b71b5f30 .part v00000156b7115c40_0, 9, 1;
L_00000156b71b6610 .part v00000156b7115ec0_0, 9, 1;
L_00000156b71b5d50 .part v00000156b7115c40_0, 10, 1;
L_00000156b71b5cb0 .part v00000156b7115ec0_0, 10, 1;
L_00000156b71b7330 .part v00000156b7115c40_0, 11, 1;
L_00000156b71b5fd0 .part v00000156b7115ec0_0, 11, 1;
L_00000156b71b58f0 .part v00000156b7115c40_0, 12, 1;
L_00000156b71b67f0 .part v00000156b7115ec0_0, 12, 1;
L_00000156b71b6ed0 .part v00000156b7115c40_0, 13, 1;
L_00000156b71b6f70 .part v00000156b7115ec0_0, 13, 1;
L_00000156b71b55d0 .part v00000156b7115c40_0, 14, 1;
L_00000156b71b6430 .part v00000156b7115ec0_0, 14, 1;
L_00000156b71b5c10 .part v00000156b7115c40_0, 15, 1;
L_00000156b71b7010 .part v00000156b7115ec0_0, 15, 1;
L_00000156b71b7290 .part v00000156b7115c40_0, 16, 1;
L_00000156b71b6070 .part v00000156b7115ec0_0, 16, 1;
L_00000156b71b66b0 .part v00000156b7115c40_0, 17, 1;
L_00000156b71b6cf0 .part v00000156b7115ec0_0, 17, 1;
L_00000156b71b6110 .part v00000156b7115c40_0, 18, 1;
L_00000156b71b5170 .part v00000156b7115ec0_0, 18, 1;
L_00000156b71b5b70 .part v00000156b7115c40_0, 19, 1;
L_00000156b71b7510 .part v00000156b7115ec0_0, 19, 1;
L_00000156b71b64d0 .part v00000156b7115c40_0, 20, 1;
L_00000156b71b6250 .part v00000156b7115ec0_0, 20, 1;
L_00000156b71b75b0 .part v00000156b7115c40_0, 21, 1;
L_00000156b71b70b0 .part v00000156b7115ec0_0, 21, 1;
L_00000156b71b6750 .part v00000156b7115c40_0, 22, 1;
L_00000156b71b5350 .part v00000156b7115ec0_0, 22, 1;
L_00000156b71b71f0 .part v00000156b7115c40_0, 23, 1;
L_00000156b71b62f0 .part v00000156b7115ec0_0, 23, 1;
L_00000156b71b6890 .part v00000156b7115c40_0, 24, 1;
L_00000156b71b7470 .part v00000156b7115ec0_0, 24, 1;
L_00000156b71b6b10 .part v00000156b7115c40_0, 25, 1;
L_00000156b71b5710 .part v00000156b7115ec0_0, 25, 1;
L_00000156b71b53f0 .part v00000156b7115c40_0, 26, 1;
L_00000156b71b5670 .part v00000156b7115ec0_0, 26, 1;
L_00000156b71b6390 .part v00000156b7115c40_0, 27, 1;
L_00000156b71b6c50 .part v00000156b7115ec0_0, 27, 1;
L_00000156b71b6930 .part v00000156b7115c40_0, 28, 1;
L_00000156b71b5ad0 .part v00000156b7115ec0_0, 28, 1;
L_00000156b71b69d0 .part v00000156b7115c40_0, 29, 1;
L_00000156b71b6d90 .part v00000156b7115ec0_0, 29, 1;
L_00000156b71b6a70 .part v00000156b7115c40_0, 30, 1;
L_00000156b71b73d0 .part v00000156b7115ec0_0, 30, 1;
LS_00000156b71b6bb0_0_0 .concat8 [ 1 1 1 1], L_00000156b715d390, L_00000156b715d9b0, L_00000156b715de10, L_00000156b715cd00;
LS_00000156b71b6bb0_0_4 .concat8 [ 1 1 1 1], L_00000156b715cad0, L_00000156b715cc20, L_00000156b715d400, L_00000156b715d4e0;
LS_00000156b71b6bb0_0_8 .concat8 [ 1 1 1 1], L_00000156b715c980, L_00000156b715d5c0, L_00000156b715cde0, L_00000156b715dfd0;
LS_00000156b71b6bb0_0_12 .concat8 [ 1 1 1 1], L_00000156b715cc90, L_00000156b715cd70, L_00000156b715c600, L_00000156b715d6a0;
LS_00000156b71b6bb0_0_16 .concat8 [ 1 1 1 1], L_00000156b715da20, L_00000156b715e0b0, L_00000156b715ce50, L_00000156b715da90;
LS_00000156b71b6bb0_0_20 .concat8 [ 1 1 1 1], L_00000156b715d710, L_00000156b715cec0, L_00000156b715d780, L_00000156b715dbe0;
LS_00000156b71b6bb0_0_24 .concat8 [ 1 1 1 1], L_00000156b715de80, L_00000156b715cf30, L_00000156b715d7f0, L_00000156b715d860;
LS_00000156b71b6bb0_0_28 .concat8 [ 1 1 1 1], L_00000156b715dc50, L_00000156b715c670, L_00000156b715dd30, L_00000156b715dda0;
LS_00000156b71b6bb0_1_0 .concat8 [ 4 4 4 4], LS_00000156b71b6bb0_0_0, LS_00000156b71b6bb0_0_4, LS_00000156b71b6bb0_0_8, LS_00000156b71b6bb0_0_12;
LS_00000156b71b6bb0_1_4 .concat8 [ 4 4 4 4], LS_00000156b71b6bb0_0_16, LS_00000156b71b6bb0_0_20, LS_00000156b71b6bb0_0_24, LS_00000156b71b6bb0_0_28;
L_00000156b71b6bb0 .concat8 [ 16 16 0 0], LS_00000156b71b6bb0_1_0, LS_00000156b71b6bb0_1_4;
L_00000156b71b7150 .part v00000156b7115c40_0, 31, 1;
L_00000156b71b7650 .part v00000156b7115ec0_0, 31, 1;
L_00000156b71b76f0 .part L_00000156b71b6bb0, 0, 1;
L_00000156b71b4f90 .part L_00000156b71b6bb0, 1, 1;
L_00000156b71b5530 .part L_00000156b71b6bb0, 2, 1;
L_00000156b71b5990 .part L_00000156b71b6bb0, 3, 1;
L_00000156b71b5490 .part L_00000156b71b6bb0, 4, 1;
L_00000156b71b5030 .part L_00000156b71b6bb0, 5, 1;
L_00000156b71b57b0 .part L_00000156b71b6bb0, 6, 1;
L_00000156b71b52b0 .part L_00000156b71b6bb0, 7, 1;
L_00000156b71b50d0 .part L_00000156b71b6bb0, 8, 1;
L_00000156b71b5210 .part L_00000156b71b6bb0, 9, 1;
L_00000156b71b5850 .part L_00000156b71b6bb0, 10, 1;
L_00000156b71b7970 .part L_00000156b71b6bb0, 11, 1;
L_00000156b71b7e70 .part L_00000156b71b6bb0, 12, 1;
L_00000156b71b7d30 .part L_00000156b71b6bb0, 13, 1;
L_00000156b71b7ab0 .part L_00000156b71b6bb0, 14, 1;
L_00000156b71b7a10 .part L_00000156b71b6bb0, 15, 1;
L_00000156b71b7b50 .part L_00000156b71b6bb0, 16, 1;
L_00000156b71b7790 .part L_00000156b71b6bb0, 17, 1;
L_00000156b71b7830 .part L_00000156b71b6bb0, 18, 1;
L_00000156b71b7dd0 .part L_00000156b71b6bb0, 19, 1;
L_00000156b71b7bf0 .part L_00000156b71b6bb0, 20, 1;
L_00000156b71b7c90 .part L_00000156b71b6bb0, 21, 1;
L_00000156b71b78d0 .part L_00000156b71b6bb0, 22, 1;
L_00000156b71b19d0 .part L_00000156b71b6bb0, 23, 1;
L_00000156b71b1750 .part L_00000156b71b6bb0, 24, 1;
L_00000156b71b17f0 .part L_00000156b71b6bb0, 25, 1;
L_00000156b71b00d0 .part L_00000156b71b6bb0, 26, 1;
L_00000156b71b0e90 .part L_00000156b71b6bb0, 27, 1;
L_00000156b71b2510 .part L_00000156b71b6bb0, 28, 1;
L_00000156b71b1e30 .part L_00000156b71b6bb0, 29, 1;
L_00000156b71b1890 .part L_00000156b71b6bb0, 30, 1;
L_00000156b71b0170 .part L_00000156b71b6bb0, 31, 1;
S_00000156b6f0d8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000156b6e56b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000156b709bd50 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000156b715ca60 .functor NOT 1, L_00000156b71441f0, C4<0>, C4<0>, C4<0>;
v00000156b7107d00_0 .net "A", 31 0, v00000156b7115c40_0;  alias, 1 drivers
v00000156b7107da0_0 .net "ALUOP", 3 0, v00000156b7108b60_0;  alias, 1 drivers
v00000156b7107ee0_0 .net "B", 31 0, v00000156b7115ec0_0;  alias, 1 drivers
v00000156b7108200_0 .var "CF", 0 0;
v00000156b7107f80_0 .net "ZF", 0 0, L_00000156b715ca60;  alias, 1 drivers
v00000156b7108840_0 .net *"_ivl_1", 0 0, L_00000156b71441f0;  1 drivers
v00000156b7108ac0_0 .var "res", 31 0;
E_00000156b709c490 .event anyedge, v00000156b7107da0_0, v00000156b7107080_0, v00000156b71078a0_0, v00000156b7108200_0;
L_00000156b71441f0 .reduce/or v00000156b7108ac0_0;
S_00000156b6f0da30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000156b6e56b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000156b710b840 .param/l "add" 0 9 6, C4<000000100000>;
P_00000156b710b878 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000156b710b8b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000156b710b8e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000156b710b920 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000156b710b958 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000156b710b990 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000156b710b9c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000156b710ba00 .param/l "j" 0 9 19, C4<000010000000>;
P_00000156b710ba38 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000156b710ba70 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000156b710baa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000156b710bae0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000156b710bb18 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000156b710bb50 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000156b710bb88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000156b710bbc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000156b710bbf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000156b710bc30 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000156b710bc68 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000156b710bca0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000156b710bcd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000156b710bd10 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000156b710bd48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000156b710bd80 .param/l "xori" 0 9 12, C4<001110000000>;
v00000156b7108b60_0 .var "ALU_OP", 3 0;
v00000156b7108c00_0 .net "opcode", 11 0, v00000156b7115b00_0;  alias, 1 drivers
E_00000156b709b9d0 .event anyedge, v00000156b700f110_0;
S_00000156b710bdc0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000156b7115600_0 .net "EX1_forward_to_B", 31 0, v00000156b7114200_0;  alias, 1 drivers
v00000156b7113300_0 .net "EX_PFC", 31 0, v00000156b7115740_0;  alias, 1 drivers
v00000156b7115560_0 .net "EX_PFC_to_IF", 31 0, L_00000156b7144150;  alias, 1 drivers
v00000156b7114980_0 .net "alu_selA", 1 0, L_00000156b7140eb0;  alias, 1 drivers
v00000156b71142a0_0 .net "alu_selB", 1 0, L_00000156b7141950;  alias, 1 drivers
v00000156b7113760_0 .net "ex_haz", 31 0, v00000156b7104510_0;  alias, 1 drivers
v00000156b7114d40_0 .net "id_haz", 31 0, L_00000156b7145c30;  alias, 1 drivers
v00000156b7113800_0 .net "is_jr", 0 0, v00000156b71140c0_0;  alias, 1 drivers
v00000156b7113440_0 .net "mem_haz", 31 0, L_00000156b715e430;  alias, 1 drivers
v00000156b71136c0_0 .net "oper1", 31 0, L_00000156b7148580;  alias, 1 drivers
v00000156b71133a0_0 .net "oper2", 31 0, L_00000156b715d160;  alias, 1 drivers
v00000156b71156a0_0 .net "pc", 31 0, v00000156b7113120_0;  alias, 1 drivers
v00000156b7113ee0_0 .net "rs1", 31 0, v00000156b71134e0_0;  alias, 1 drivers
v00000156b71138a0_0 .net "rs2_in", 31 0, v00000156b7114ca0_0;  alias, 1 drivers
v00000156b7113f80_0 .net "rs2_out", 31 0, L_00000156b715db70;  alias, 1 drivers
v00000156b7114660_0 .net "store_rs2_forward", 1 0, L_00000156b71419f0;  alias, 1 drivers
L_00000156b7144150 .functor MUXZ 32, v00000156b7115740_0, L_00000156b7148580, v00000156b71140c0_0, C4<>;
S_00000156b6f10140 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000156b710bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000156b709bd90 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000156b71477f0 .functor NOT 1, L_00000156b71455f0, C4<0>, C4<0>, C4<0>;
L_00000156b7147e80 .functor NOT 1, L_00000156b71457d0, C4<0>, C4<0>, C4<0>;
L_00000156b71479b0 .functor NOT 1, L_00000156b7145eb0, C4<0>, C4<0>, C4<0>;
L_00000156b7148270 .functor NOT 1, L_00000156b71437f0, C4<0>, C4<0>, C4<0>;
L_00000156b7146ad0 .functor AND 32, L_00000156b7148200, v00000156b71134e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b71482e0 .functor AND 32, L_00000156b7147940, L_00000156b715e430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b7147b00 .functor OR 32, L_00000156b7146ad0, L_00000156b71482e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000156b71467c0 .functor AND 32, L_00000156b7147a20, v00000156b7104510_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b7146830 .functor OR 32, L_00000156b7147b00, L_00000156b71467c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000156b71483c0 .functor AND 32, L_00000156b7146c20, L_00000156b7145c30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b7148580 .functor OR 32, L_00000156b7146830, L_00000156b71483c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000156b710ad20_0 .net *"_ivl_1", 0 0, L_00000156b71455f0;  1 drivers
v00000156b7109a60_0 .net *"_ivl_13", 0 0, L_00000156b7145eb0;  1 drivers
v00000156b710adc0_0 .net *"_ivl_14", 0 0, L_00000156b71479b0;  1 drivers
v00000156b7109b00_0 .net *"_ivl_19", 0 0, L_00000156b71439d0;  1 drivers
v00000156b7109ba0_0 .net *"_ivl_2", 0 0, L_00000156b71477f0;  1 drivers
v00000156b710d600_0 .net *"_ivl_23", 0 0, L_00000156b71459b0;  1 drivers
v00000156b710d100_0 .net *"_ivl_27", 0 0, L_00000156b71437f0;  1 drivers
v00000156b710e320_0 .net *"_ivl_28", 0 0, L_00000156b7148270;  1 drivers
v00000156b710dc40_0 .net *"_ivl_33", 0 0, L_00000156b71443d0;  1 drivers
v00000156b710e6e0_0 .net *"_ivl_37", 0 0, L_00000156b7143b10;  1 drivers
v00000156b710d920_0 .net *"_ivl_40", 31 0, L_00000156b7146ad0;  1 drivers
v00000156b710d1a0_0 .net *"_ivl_42", 31 0, L_00000156b71482e0;  1 drivers
v00000156b710f040_0 .net *"_ivl_44", 31 0, L_00000156b7147b00;  1 drivers
v00000156b710f180_0 .net *"_ivl_46", 31 0, L_00000156b71467c0;  1 drivers
v00000156b710f4a0_0 .net *"_ivl_48", 31 0, L_00000156b7146830;  1 drivers
v00000156b710ed20_0 .net *"_ivl_50", 31 0, L_00000156b71483c0;  1 drivers
v00000156b710e140_0 .net *"_ivl_7", 0 0, L_00000156b71457d0;  1 drivers
v00000156b710efa0_0 .net *"_ivl_8", 0 0, L_00000156b7147e80;  1 drivers
v00000156b710e640_0 .net "ina", 31 0, v00000156b71134e0_0;  alias, 1 drivers
v00000156b710e780_0 .net "inb", 31 0, L_00000156b715e430;  alias, 1 drivers
v00000156b710d240_0 .net "inc", 31 0, v00000156b7104510_0;  alias, 1 drivers
v00000156b710dd80_0 .net "ind", 31 0, L_00000156b7145c30;  alias, 1 drivers
v00000156b710dba0_0 .net "out", 31 0, L_00000156b7148580;  alias, 1 drivers
v00000156b710f0e0_0 .net "s0", 31 0, L_00000156b7148200;  1 drivers
v00000156b710edc0_0 .net "s1", 31 0, L_00000156b7147940;  1 drivers
v00000156b710f220_0 .net "s2", 31 0, L_00000156b7147a20;  1 drivers
v00000156b710d4c0_0 .net "s3", 31 0, L_00000156b7146c20;  1 drivers
v00000156b710e280_0 .net "sel", 1 0, L_00000156b7140eb0;  alias, 1 drivers
L_00000156b71455f0 .part L_00000156b7140eb0, 1, 1;
LS_00000156b7143f70_0_0 .concat [ 1 1 1 1], L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0;
LS_00000156b7143f70_0_4 .concat [ 1 1 1 1], L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0;
LS_00000156b7143f70_0_8 .concat [ 1 1 1 1], L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0;
LS_00000156b7143f70_0_12 .concat [ 1 1 1 1], L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0;
LS_00000156b7143f70_0_16 .concat [ 1 1 1 1], L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0;
LS_00000156b7143f70_0_20 .concat [ 1 1 1 1], L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0;
LS_00000156b7143f70_0_24 .concat [ 1 1 1 1], L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0;
LS_00000156b7143f70_0_28 .concat [ 1 1 1 1], L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0, L_00000156b71477f0;
LS_00000156b7143f70_1_0 .concat [ 4 4 4 4], LS_00000156b7143f70_0_0, LS_00000156b7143f70_0_4, LS_00000156b7143f70_0_8, LS_00000156b7143f70_0_12;
LS_00000156b7143f70_1_4 .concat [ 4 4 4 4], LS_00000156b7143f70_0_16, LS_00000156b7143f70_0_20, LS_00000156b7143f70_0_24, LS_00000156b7143f70_0_28;
L_00000156b7143f70 .concat [ 16 16 0 0], LS_00000156b7143f70_1_0, LS_00000156b7143f70_1_4;
L_00000156b71457d0 .part L_00000156b7140eb0, 0, 1;
LS_00000156b7144010_0_0 .concat [ 1 1 1 1], L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80;
LS_00000156b7144010_0_4 .concat [ 1 1 1 1], L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80;
LS_00000156b7144010_0_8 .concat [ 1 1 1 1], L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80;
LS_00000156b7144010_0_12 .concat [ 1 1 1 1], L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80;
LS_00000156b7144010_0_16 .concat [ 1 1 1 1], L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80;
LS_00000156b7144010_0_20 .concat [ 1 1 1 1], L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80;
LS_00000156b7144010_0_24 .concat [ 1 1 1 1], L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80;
LS_00000156b7144010_0_28 .concat [ 1 1 1 1], L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80, L_00000156b7147e80;
LS_00000156b7144010_1_0 .concat [ 4 4 4 4], LS_00000156b7144010_0_0, LS_00000156b7144010_0_4, LS_00000156b7144010_0_8, LS_00000156b7144010_0_12;
LS_00000156b7144010_1_4 .concat [ 4 4 4 4], LS_00000156b7144010_0_16, LS_00000156b7144010_0_20, LS_00000156b7144010_0_24, LS_00000156b7144010_0_28;
L_00000156b7144010 .concat [ 16 16 0 0], LS_00000156b7144010_1_0, LS_00000156b7144010_1_4;
L_00000156b7145eb0 .part L_00000156b7140eb0, 1, 1;
LS_00000156b7144650_0_0 .concat [ 1 1 1 1], L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0;
LS_00000156b7144650_0_4 .concat [ 1 1 1 1], L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0;
LS_00000156b7144650_0_8 .concat [ 1 1 1 1], L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0;
LS_00000156b7144650_0_12 .concat [ 1 1 1 1], L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0;
LS_00000156b7144650_0_16 .concat [ 1 1 1 1], L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0;
LS_00000156b7144650_0_20 .concat [ 1 1 1 1], L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0;
LS_00000156b7144650_0_24 .concat [ 1 1 1 1], L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0;
LS_00000156b7144650_0_28 .concat [ 1 1 1 1], L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0, L_00000156b71479b0;
LS_00000156b7144650_1_0 .concat [ 4 4 4 4], LS_00000156b7144650_0_0, LS_00000156b7144650_0_4, LS_00000156b7144650_0_8, LS_00000156b7144650_0_12;
LS_00000156b7144650_1_4 .concat [ 4 4 4 4], LS_00000156b7144650_0_16, LS_00000156b7144650_0_20, LS_00000156b7144650_0_24, LS_00000156b7144650_0_28;
L_00000156b7144650 .concat [ 16 16 0 0], LS_00000156b7144650_1_0, LS_00000156b7144650_1_4;
L_00000156b71439d0 .part L_00000156b7140eb0, 0, 1;
LS_00000156b71445b0_0_0 .concat [ 1 1 1 1], L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0;
LS_00000156b71445b0_0_4 .concat [ 1 1 1 1], L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0;
LS_00000156b71445b0_0_8 .concat [ 1 1 1 1], L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0;
LS_00000156b71445b0_0_12 .concat [ 1 1 1 1], L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0;
LS_00000156b71445b0_0_16 .concat [ 1 1 1 1], L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0;
LS_00000156b71445b0_0_20 .concat [ 1 1 1 1], L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0;
LS_00000156b71445b0_0_24 .concat [ 1 1 1 1], L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0;
LS_00000156b71445b0_0_28 .concat [ 1 1 1 1], L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0, L_00000156b71439d0;
LS_00000156b71445b0_1_0 .concat [ 4 4 4 4], LS_00000156b71445b0_0_0, LS_00000156b71445b0_0_4, LS_00000156b71445b0_0_8, LS_00000156b71445b0_0_12;
LS_00000156b71445b0_1_4 .concat [ 4 4 4 4], LS_00000156b71445b0_0_16, LS_00000156b71445b0_0_20, LS_00000156b71445b0_0_24, LS_00000156b71445b0_0_28;
L_00000156b71445b0 .concat [ 16 16 0 0], LS_00000156b71445b0_1_0, LS_00000156b71445b0_1_4;
L_00000156b71459b0 .part L_00000156b7140eb0, 1, 1;
LS_00000156b7143a70_0_0 .concat [ 1 1 1 1], L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0;
LS_00000156b7143a70_0_4 .concat [ 1 1 1 1], L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0;
LS_00000156b7143a70_0_8 .concat [ 1 1 1 1], L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0;
LS_00000156b7143a70_0_12 .concat [ 1 1 1 1], L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0;
LS_00000156b7143a70_0_16 .concat [ 1 1 1 1], L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0;
LS_00000156b7143a70_0_20 .concat [ 1 1 1 1], L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0;
LS_00000156b7143a70_0_24 .concat [ 1 1 1 1], L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0;
LS_00000156b7143a70_0_28 .concat [ 1 1 1 1], L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0, L_00000156b71459b0;
LS_00000156b7143a70_1_0 .concat [ 4 4 4 4], LS_00000156b7143a70_0_0, LS_00000156b7143a70_0_4, LS_00000156b7143a70_0_8, LS_00000156b7143a70_0_12;
LS_00000156b7143a70_1_4 .concat [ 4 4 4 4], LS_00000156b7143a70_0_16, LS_00000156b7143a70_0_20, LS_00000156b7143a70_0_24, LS_00000156b7143a70_0_28;
L_00000156b7143a70 .concat [ 16 16 0 0], LS_00000156b7143a70_1_0, LS_00000156b7143a70_1_4;
L_00000156b71437f0 .part L_00000156b7140eb0, 0, 1;
LS_00000156b7144e70_0_0 .concat [ 1 1 1 1], L_00000156b7148270, L_00000156b7148270, L_00000156b7148270, L_00000156b7148270;
LS_00000156b7144e70_0_4 .concat [ 1 1 1 1], L_00000156b7148270, L_00000156b7148270, L_00000156b7148270, L_00000156b7148270;
LS_00000156b7144e70_0_8 .concat [ 1 1 1 1], L_00000156b7148270, L_00000156b7148270, L_00000156b7148270, L_00000156b7148270;
LS_00000156b7144e70_0_12 .concat [ 1 1 1 1], L_00000156b7148270, L_00000156b7148270, L_00000156b7148270, L_00000156b7148270;
LS_00000156b7144e70_0_16 .concat [ 1 1 1 1], L_00000156b7148270, L_00000156b7148270, L_00000156b7148270, L_00000156b7148270;
LS_00000156b7144e70_0_20 .concat [ 1 1 1 1], L_00000156b7148270, L_00000156b7148270, L_00000156b7148270, L_00000156b7148270;
LS_00000156b7144e70_0_24 .concat [ 1 1 1 1], L_00000156b7148270, L_00000156b7148270, L_00000156b7148270, L_00000156b7148270;
LS_00000156b7144e70_0_28 .concat [ 1 1 1 1], L_00000156b7148270, L_00000156b7148270, L_00000156b7148270, L_00000156b7148270;
LS_00000156b7144e70_1_0 .concat [ 4 4 4 4], LS_00000156b7144e70_0_0, LS_00000156b7144e70_0_4, LS_00000156b7144e70_0_8, LS_00000156b7144e70_0_12;
LS_00000156b7144e70_1_4 .concat [ 4 4 4 4], LS_00000156b7144e70_0_16, LS_00000156b7144e70_0_20, LS_00000156b7144e70_0_24, LS_00000156b7144e70_0_28;
L_00000156b7144e70 .concat [ 16 16 0 0], LS_00000156b7144e70_1_0, LS_00000156b7144e70_1_4;
L_00000156b71443d0 .part L_00000156b7140eb0, 1, 1;
LS_00000156b7144790_0_0 .concat [ 1 1 1 1], L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0;
LS_00000156b7144790_0_4 .concat [ 1 1 1 1], L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0;
LS_00000156b7144790_0_8 .concat [ 1 1 1 1], L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0;
LS_00000156b7144790_0_12 .concat [ 1 1 1 1], L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0;
LS_00000156b7144790_0_16 .concat [ 1 1 1 1], L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0;
LS_00000156b7144790_0_20 .concat [ 1 1 1 1], L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0;
LS_00000156b7144790_0_24 .concat [ 1 1 1 1], L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0;
LS_00000156b7144790_0_28 .concat [ 1 1 1 1], L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0, L_00000156b71443d0;
LS_00000156b7144790_1_0 .concat [ 4 4 4 4], LS_00000156b7144790_0_0, LS_00000156b7144790_0_4, LS_00000156b7144790_0_8, LS_00000156b7144790_0_12;
LS_00000156b7144790_1_4 .concat [ 4 4 4 4], LS_00000156b7144790_0_16, LS_00000156b7144790_0_20, LS_00000156b7144790_0_24, LS_00000156b7144790_0_28;
L_00000156b7144790 .concat [ 16 16 0 0], LS_00000156b7144790_1_0, LS_00000156b7144790_1_4;
L_00000156b7143b10 .part L_00000156b7140eb0, 0, 1;
LS_00000156b7144510_0_0 .concat [ 1 1 1 1], L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10;
LS_00000156b7144510_0_4 .concat [ 1 1 1 1], L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10;
LS_00000156b7144510_0_8 .concat [ 1 1 1 1], L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10;
LS_00000156b7144510_0_12 .concat [ 1 1 1 1], L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10;
LS_00000156b7144510_0_16 .concat [ 1 1 1 1], L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10;
LS_00000156b7144510_0_20 .concat [ 1 1 1 1], L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10;
LS_00000156b7144510_0_24 .concat [ 1 1 1 1], L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10;
LS_00000156b7144510_0_28 .concat [ 1 1 1 1], L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10, L_00000156b7143b10;
LS_00000156b7144510_1_0 .concat [ 4 4 4 4], LS_00000156b7144510_0_0, LS_00000156b7144510_0_4, LS_00000156b7144510_0_8, LS_00000156b7144510_0_12;
LS_00000156b7144510_1_4 .concat [ 4 4 4 4], LS_00000156b7144510_0_16, LS_00000156b7144510_0_20, LS_00000156b7144510_0_24, LS_00000156b7144510_0_28;
L_00000156b7144510 .concat [ 16 16 0 0], LS_00000156b7144510_1_0, LS_00000156b7144510_1_4;
S_00000156b6f102d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000156b6f10140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000156b7148200 .functor AND 32, L_00000156b7143f70, L_00000156b7144010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000156b710a320_0 .net "in1", 31 0, L_00000156b7143f70;  1 drivers
v00000156b710a3c0_0 .net "in2", 31 0, L_00000156b7144010;  1 drivers
v00000156b710a8c0_0 .net "out", 31 0, L_00000156b7148200;  alias, 1 drivers
S_00000156b6ec8200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000156b6f10140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000156b7147940 .functor AND 32, L_00000156b7144650, L_00000156b71445b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000156b710a960_0 .net "in1", 31 0, L_00000156b7144650;  1 drivers
v00000156b710aaa0_0 .net "in2", 31 0, L_00000156b71445b0;  1 drivers
v00000156b7109c40_0 .net "out", 31 0, L_00000156b7147940;  alias, 1 drivers
S_00000156b6ec8390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000156b6f10140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000156b7147a20 .functor AND 32, L_00000156b7143a70, L_00000156b7144e70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000156b7109d80_0 .net "in1", 31 0, L_00000156b7143a70;  1 drivers
v00000156b7109880_0 .net "in2", 31 0, L_00000156b7144e70;  1 drivers
v00000156b710abe0_0 .net "out", 31 0, L_00000156b7147a20;  alias, 1 drivers
S_00000156b710ca90 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000156b6f10140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000156b7146c20 .functor AND 32, L_00000156b7144790, L_00000156b7144510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000156b710ac80_0 .net "in1", 31 0, L_00000156b7144790;  1 drivers
v00000156b7109ec0_0 .net "in2", 31 0, L_00000156b7144510;  1 drivers
v00000156b7109f60_0 .net "out", 31 0, L_00000156b7146c20;  alias, 1 drivers
S_00000156b710c5e0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000156b710bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000156b709c550 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000156b7148430 .functor NOT 1, L_00000156b7144c90, C4<0>, C4<0>, C4<0>;
L_00000156b7148350 .functor NOT 1, L_00000156b7145550, C4<0>, C4<0>, C4<0>;
L_00000156b71484a0 .functor NOT 1, L_00000156b7144fb0, C4<0>, C4<0>, C4<0>;
L_00000156b70824a0 .functor NOT 1, L_00000156b71450f0, C4<0>, C4<0>, C4<0>;
L_00000156b715d630 .functor AND 32, L_00000156b7148660, v00000156b7114200_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b715c8a0 .functor AND 32, L_00000156b71485f0, L_00000156b715e430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b715df60 .functor OR 32, L_00000156b715d630, L_00000156b715c8a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000156b715c9f0 .functor AND 32, L_00000156b7148510, v00000156b7104510_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b715dcc0 .functor OR 32, L_00000156b715df60, L_00000156b715c9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000156b715d470 .functor AND 32, L_00000156b715d080, L_00000156b7145c30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b715d160 .functor OR 32, L_00000156b715dcc0, L_00000156b715d470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000156b710dce0_0 .net *"_ivl_1", 0 0, L_00000156b7144c90;  1 drivers
v00000156b710e8c0_0 .net *"_ivl_13", 0 0, L_00000156b7144fb0;  1 drivers
v00000156b710e460_0 .net *"_ivl_14", 0 0, L_00000156b71484a0;  1 drivers
v00000156b710e1e0_0 .net *"_ivl_19", 0 0, L_00000156b7143bb0;  1 drivers
v00000156b710de20_0 .net *"_ivl_2", 0 0, L_00000156b7148430;  1 drivers
v00000156b710f5e0_0 .net *"_ivl_23", 0 0, L_00000156b7143c50;  1 drivers
v00000156b710ef00_0 .net *"_ivl_27", 0 0, L_00000156b71450f0;  1 drivers
v00000156b710e500_0 .net *"_ivl_28", 0 0, L_00000156b70824a0;  1 drivers
v00000156b710e960_0 .net *"_ivl_33", 0 0, L_00000156b71446f0;  1 drivers
v00000156b710ea00_0 .net *"_ivl_37", 0 0, L_00000156b71454b0;  1 drivers
v00000156b710eaa0_0 .net *"_ivl_40", 31 0, L_00000156b715d630;  1 drivers
v00000156b710d2e0_0 .net *"_ivl_42", 31 0, L_00000156b715c8a0;  1 drivers
v00000156b710dec0_0 .net *"_ivl_44", 31 0, L_00000156b715df60;  1 drivers
v00000156b710df60_0 .net *"_ivl_46", 31 0, L_00000156b715c9f0;  1 drivers
v00000156b710f360_0 .net *"_ivl_48", 31 0, L_00000156b715dcc0;  1 drivers
v00000156b710f400_0 .net *"_ivl_50", 31 0, L_00000156b715d470;  1 drivers
v00000156b710f680_0 .net *"_ivl_7", 0 0, L_00000156b7145550;  1 drivers
v00000156b710d380_0 .net *"_ivl_8", 0 0, L_00000156b7148350;  1 drivers
v00000156b710e5a0_0 .net "ina", 31 0, v00000156b7114200_0;  alias, 1 drivers
v00000156b710f720_0 .net "inb", 31 0, L_00000156b715e430;  alias, 1 drivers
v00000156b710da60_0 .net "inc", 31 0, v00000156b7104510_0;  alias, 1 drivers
v00000156b710eb40_0 .net "ind", 31 0, L_00000156b7145c30;  alias, 1 drivers
v00000156b710ebe0_0 .net "out", 31 0, L_00000156b715d160;  alias, 1 drivers
v00000156b710ec80_0 .net "s0", 31 0, L_00000156b7148660;  1 drivers
v00000156b710d060_0 .net "s1", 31 0, L_00000156b71485f0;  1 drivers
v00000156b710d420_0 .net "s2", 31 0, L_00000156b7148510;  1 drivers
v00000156b710d560_0 .net "s3", 31 0, L_00000156b715d080;  1 drivers
v00000156b710d740_0 .net "sel", 1 0, L_00000156b7141950;  alias, 1 drivers
L_00000156b7144c90 .part L_00000156b7141950, 1, 1;
LS_00000156b7143890_0_0 .concat [ 1 1 1 1], L_00000156b7148430, L_00000156b7148430, L_00000156b7148430, L_00000156b7148430;
LS_00000156b7143890_0_4 .concat [ 1 1 1 1], L_00000156b7148430, L_00000156b7148430, L_00000156b7148430, L_00000156b7148430;
LS_00000156b7143890_0_8 .concat [ 1 1 1 1], L_00000156b7148430, L_00000156b7148430, L_00000156b7148430, L_00000156b7148430;
LS_00000156b7143890_0_12 .concat [ 1 1 1 1], L_00000156b7148430, L_00000156b7148430, L_00000156b7148430, L_00000156b7148430;
LS_00000156b7143890_0_16 .concat [ 1 1 1 1], L_00000156b7148430, L_00000156b7148430, L_00000156b7148430, L_00000156b7148430;
LS_00000156b7143890_0_20 .concat [ 1 1 1 1], L_00000156b7148430, L_00000156b7148430, L_00000156b7148430, L_00000156b7148430;
LS_00000156b7143890_0_24 .concat [ 1 1 1 1], L_00000156b7148430, L_00000156b7148430, L_00000156b7148430, L_00000156b7148430;
LS_00000156b7143890_0_28 .concat [ 1 1 1 1], L_00000156b7148430, L_00000156b7148430, L_00000156b7148430, L_00000156b7148430;
LS_00000156b7143890_1_0 .concat [ 4 4 4 4], LS_00000156b7143890_0_0, LS_00000156b7143890_0_4, LS_00000156b7143890_0_8, LS_00000156b7143890_0_12;
LS_00000156b7143890_1_4 .concat [ 4 4 4 4], LS_00000156b7143890_0_16, LS_00000156b7143890_0_20, LS_00000156b7143890_0_24, LS_00000156b7143890_0_28;
L_00000156b7143890 .concat [ 16 16 0 0], LS_00000156b7143890_1_0, LS_00000156b7143890_1_4;
L_00000156b7145550 .part L_00000156b7141950, 0, 1;
LS_00000156b7144f10_0_0 .concat [ 1 1 1 1], L_00000156b7148350, L_00000156b7148350, L_00000156b7148350, L_00000156b7148350;
LS_00000156b7144f10_0_4 .concat [ 1 1 1 1], L_00000156b7148350, L_00000156b7148350, L_00000156b7148350, L_00000156b7148350;
LS_00000156b7144f10_0_8 .concat [ 1 1 1 1], L_00000156b7148350, L_00000156b7148350, L_00000156b7148350, L_00000156b7148350;
LS_00000156b7144f10_0_12 .concat [ 1 1 1 1], L_00000156b7148350, L_00000156b7148350, L_00000156b7148350, L_00000156b7148350;
LS_00000156b7144f10_0_16 .concat [ 1 1 1 1], L_00000156b7148350, L_00000156b7148350, L_00000156b7148350, L_00000156b7148350;
LS_00000156b7144f10_0_20 .concat [ 1 1 1 1], L_00000156b7148350, L_00000156b7148350, L_00000156b7148350, L_00000156b7148350;
LS_00000156b7144f10_0_24 .concat [ 1 1 1 1], L_00000156b7148350, L_00000156b7148350, L_00000156b7148350, L_00000156b7148350;
LS_00000156b7144f10_0_28 .concat [ 1 1 1 1], L_00000156b7148350, L_00000156b7148350, L_00000156b7148350, L_00000156b7148350;
LS_00000156b7144f10_1_0 .concat [ 4 4 4 4], LS_00000156b7144f10_0_0, LS_00000156b7144f10_0_4, LS_00000156b7144f10_0_8, LS_00000156b7144f10_0_12;
LS_00000156b7144f10_1_4 .concat [ 4 4 4 4], LS_00000156b7144f10_0_16, LS_00000156b7144f10_0_20, LS_00000156b7144f10_0_24, LS_00000156b7144f10_0_28;
L_00000156b7144f10 .concat [ 16 16 0 0], LS_00000156b7144f10_1_0, LS_00000156b7144f10_1_4;
L_00000156b7144fb0 .part L_00000156b7141950, 1, 1;
LS_00000156b7145690_0_0 .concat [ 1 1 1 1], L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0;
LS_00000156b7145690_0_4 .concat [ 1 1 1 1], L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0;
LS_00000156b7145690_0_8 .concat [ 1 1 1 1], L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0;
LS_00000156b7145690_0_12 .concat [ 1 1 1 1], L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0;
LS_00000156b7145690_0_16 .concat [ 1 1 1 1], L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0;
LS_00000156b7145690_0_20 .concat [ 1 1 1 1], L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0;
LS_00000156b7145690_0_24 .concat [ 1 1 1 1], L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0;
LS_00000156b7145690_0_28 .concat [ 1 1 1 1], L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0, L_00000156b71484a0;
LS_00000156b7145690_1_0 .concat [ 4 4 4 4], LS_00000156b7145690_0_0, LS_00000156b7145690_0_4, LS_00000156b7145690_0_8, LS_00000156b7145690_0_12;
LS_00000156b7145690_1_4 .concat [ 4 4 4 4], LS_00000156b7145690_0_16, LS_00000156b7145690_0_20, LS_00000156b7145690_0_24, LS_00000156b7145690_0_28;
L_00000156b7145690 .concat [ 16 16 0 0], LS_00000156b7145690_1_0, LS_00000156b7145690_1_4;
L_00000156b7143bb0 .part L_00000156b7141950, 0, 1;
LS_00000156b7145a50_0_0 .concat [ 1 1 1 1], L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0;
LS_00000156b7145a50_0_4 .concat [ 1 1 1 1], L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0;
LS_00000156b7145a50_0_8 .concat [ 1 1 1 1], L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0;
LS_00000156b7145a50_0_12 .concat [ 1 1 1 1], L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0;
LS_00000156b7145a50_0_16 .concat [ 1 1 1 1], L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0;
LS_00000156b7145a50_0_20 .concat [ 1 1 1 1], L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0;
LS_00000156b7145a50_0_24 .concat [ 1 1 1 1], L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0;
LS_00000156b7145a50_0_28 .concat [ 1 1 1 1], L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0, L_00000156b7143bb0;
LS_00000156b7145a50_1_0 .concat [ 4 4 4 4], LS_00000156b7145a50_0_0, LS_00000156b7145a50_0_4, LS_00000156b7145a50_0_8, LS_00000156b7145a50_0_12;
LS_00000156b7145a50_1_4 .concat [ 4 4 4 4], LS_00000156b7145a50_0_16, LS_00000156b7145a50_0_20, LS_00000156b7145a50_0_24, LS_00000156b7145a50_0_28;
L_00000156b7145a50 .concat [ 16 16 0 0], LS_00000156b7145a50_1_0, LS_00000156b7145a50_1_4;
L_00000156b7143c50 .part L_00000156b7141950, 1, 1;
LS_00000156b71452d0_0_0 .concat [ 1 1 1 1], L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50;
LS_00000156b71452d0_0_4 .concat [ 1 1 1 1], L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50;
LS_00000156b71452d0_0_8 .concat [ 1 1 1 1], L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50;
LS_00000156b71452d0_0_12 .concat [ 1 1 1 1], L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50;
LS_00000156b71452d0_0_16 .concat [ 1 1 1 1], L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50;
LS_00000156b71452d0_0_20 .concat [ 1 1 1 1], L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50;
LS_00000156b71452d0_0_24 .concat [ 1 1 1 1], L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50;
LS_00000156b71452d0_0_28 .concat [ 1 1 1 1], L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50, L_00000156b7143c50;
LS_00000156b71452d0_1_0 .concat [ 4 4 4 4], LS_00000156b71452d0_0_0, LS_00000156b71452d0_0_4, LS_00000156b71452d0_0_8, LS_00000156b71452d0_0_12;
LS_00000156b71452d0_1_4 .concat [ 4 4 4 4], LS_00000156b71452d0_0_16, LS_00000156b71452d0_0_20, LS_00000156b71452d0_0_24, LS_00000156b71452d0_0_28;
L_00000156b71452d0 .concat [ 16 16 0 0], LS_00000156b71452d0_1_0, LS_00000156b71452d0_1_4;
L_00000156b71450f0 .part L_00000156b7141950, 0, 1;
LS_00000156b7143e30_0_0 .concat [ 1 1 1 1], L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0;
LS_00000156b7143e30_0_4 .concat [ 1 1 1 1], L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0;
LS_00000156b7143e30_0_8 .concat [ 1 1 1 1], L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0;
LS_00000156b7143e30_0_12 .concat [ 1 1 1 1], L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0;
LS_00000156b7143e30_0_16 .concat [ 1 1 1 1], L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0;
LS_00000156b7143e30_0_20 .concat [ 1 1 1 1], L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0;
LS_00000156b7143e30_0_24 .concat [ 1 1 1 1], L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0;
LS_00000156b7143e30_0_28 .concat [ 1 1 1 1], L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0, L_00000156b70824a0;
LS_00000156b7143e30_1_0 .concat [ 4 4 4 4], LS_00000156b7143e30_0_0, LS_00000156b7143e30_0_4, LS_00000156b7143e30_0_8, LS_00000156b7143e30_0_12;
LS_00000156b7143e30_1_4 .concat [ 4 4 4 4], LS_00000156b7143e30_0_16, LS_00000156b7143e30_0_20, LS_00000156b7143e30_0_24, LS_00000156b7143e30_0_28;
L_00000156b7143e30 .concat [ 16 16 0 0], LS_00000156b7143e30_1_0, LS_00000156b7143e30_1_4;
L_00000156b71446f0 .part L_00000156b7141950, 1, 1;
LS_00000156b7144dd0_0_0 .concat [ 1 1 1 1], L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0;
LS_00000156b7144dd0_0_4 .concat [ 1 1 1 1], L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0;
LS_00000156b7144dd0_0_8 .concat [ 1 1 1 1], L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0;
LS_00000156b7144dd0_0_12 .concat [ 1 1 1 1], L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0;
LS_00000156b7144dd0_0_16 .concat [ 1 1 1 1], L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0;
LS_00000156b7144dd0_0_20 .concat [ 1 1 1 1], L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0;
LS_00000156b7144dd0_0_24 .concat [ 1 1 1 1], L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0;
LS_00000156b7144dd0_0_28 .concat [ 1 1 1 1], L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0, L_00000156b71446f0;
LS_00000156b7144dd0_1_0 .concat [ 4 4 4 4], LS_00000156b7144dd0_0_0, LS_00000156b7144dd0_0_4, LS_00000156b7144dd0_0_8, LS_00000156b7144dd0_0_12;
LS_00000156b7144dd0_1_4 .concat [ 4 4 4 4], LS_00000156b7144dd0_0_16, LS_00000156b7144dd0_0_20, LS_00000156b7144dd0_0_24, LS_00000156b7144dd0_0_28;
L_00000156b7144dd0 .concat [ 16 16 0 0], LS_00000156b7144dd0_1_0, LS_00000156b7144dd0_1_4;
L_00000156b71454b0 .part L_00000156b7141950, 0, 1;
LS_00000156b7145870_0_0 .concat [ 1 1 1 1], L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0;
LS_00000156b7145870_0_4 .concat [ 1 1 1 1], L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0;
LS_00000156b7145870_0_8 .concat [ 1 1 1 1], L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0;
LS_00000156b7145870_0_12 .concat [ 1 1 1 1], L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0;
LS_00000156b7145870_0_16 .concat [ 1 1 1 1], L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0;
LS_00000156b7145870_0_20 .concat [ 1 1 1 1], L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0;
LS_00000156b7145870_0_24 .concat [ 1 1 1 1], L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0;
LS_00000156b7145870_0_28 .concat [ 1 1 1 1], L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0, L_00000156b71454b0;
LS_00000156b7145870_1_0 .concat [ 4 4 4 4], LS_00000156b7145870_0_0, LS_00000156b7145870_0_4, LS_00000156b7145870_0_8, LS_00000156b7145870_0_12;
LS_00000156b7145870_1_4 .concat [ 4 4 4 4], LS_00000156b7145870_0_16, LS_00000156b7145870_0_20, LS_00000156b7145870_0_24, LS_00000156b7145870_0_28;
L_00000156b7145870 .concat [ 16 16 0 0], LS_00000156b7145870_1_0, LS_00000156b7145870_1_4;
S_00000156b710c130 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000156b710c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000156b7148660 .functor AND 32, L_00000156b7143890, L_00000156b7144f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000156b710d6a0_0 .net "in1", 31 0, L_00000156b7143890;  1 drivers
v00000156b710f2c0_0 .net "in2", 31 0, L_00000156b7144f10;  1 drivers
v00000156b710f540_0 .net "out", 31 0, L_00000156b7148660;  alias, 1 drivers
S_00000156b710bfa0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000156b710c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000156b71485f0 .functor AND 32, L_00000156b7145690, L_00000156b7145a50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000156b710db00_0 .net "in1", 31 0, L_00000156b7145690;  1 drivers
v00000156b710e3c0_0 .net "in2", 31 0, L_00000156b7145a50;  1 drivers
v00000156b710ee60_0 .net "out", 31 0, L_00000156b71485f0;  alias, 1 drivers
S_00000156b710c450 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000156b710c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000156b7148510 .functor AND 32, L_00000156b71452d0, L_00000156b7143e30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000156b710d880_0 .net "in1", 31 0, L_00000156b71452d0;  1 drivers
v00000156b710e0a0_0 .net "in2", 31 0, L_00000156b7143e30;  1 drivers
v00000156b710e820_0 .net "out", 31 0, L_00000156b7148510;  alias, 1 drivers
S_00000156b710cdb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000156b710c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000156b715d080 .functor AND 32, L_00000156b7144dd0, L_00000156b7145870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000156b710cfc0_0 .net "in1", 31 0, L_00000156b7144dd0;  1 drivers
v00000156b710e000_0 .net "in2", 31 0, L_00000156b7145870;  1 drivers
v00000156b710d9c0_0 .net "out", 31 0, L_00000156b715d080;  alias, 1 drivers
S_00000156b710c2c0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000156b710bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000156b709c6d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000156b715cb40 .functor NOT 1, L_00000156b7144470, C4<0>, C4<0>, C4<0>;
L_00000156b715d550 .functor NOT 1, L_00000156b7144a10, C4<0>, C4<0>, C4<0>;
L_00000156b715db00 .functor NOT 1, L_00000156b71440b0, C4<0>, C4<0>, C4<0>;
L_00000156b715d8d0 .functor NOT 1, L_00000156b7145230, C4<0>, C4<0>, C4<0>;
L_00000156b715d2b0 .functor AND 32, L_00000156b715d240, v00000156b7114ca0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b715d320 .functor AND 32, L_00000156b715c910, L_00000156b715e430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b715cbb0 .functor OR 32, L_00000156b715d2b0, L_00000156b715d320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000156b715d0f0 .functor AND 32, L_00000156b715e190, v00000156b7104510_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b715e040 .functor OR 32, L_00000156b715cbb0, L_00000156b715d0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000156b715d940 .functor AND 32, L_00000156b715d1d0, L_00000156b7145c30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b715db70 .functor OR 32, L_00000156b715e040, L_00000156b715d940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000156b710f7c0_0 .net *"_ivl_1", 0 0, L_00000156b7144470;  1 drivers
v00000156b7110da0_0 .net *"_ivl_13", 0 0, L_00000156b71440b0;  1 drivers
v00000156b7110300_0 .net *"_ivl_14", 0 0, L_00000156b715db00;  1 drivers
v00000156b7110bc0_0 .net *"_ivl_19", 0 0, L_00000156b7145b90;  1 drivers
v00000156b710f860_0 .net *"_ivl_2", 0 0, L_00000156b715cb40;  1 drivers
v00000156b7110620_0 .net *"_ivl_23", 0 0, L_00000156b7145190;  1 drivers
v00000156b7110120_0 .net *"_ivl_27", 0 0, L_00000156b7145230;  1 drivers
v00000156b7110c60_0 .net *"_ivl_28", 0 0, L_00000156b715d8d0;  1 drivers
v00000156b710fa40_0 .net *"_ivl_33", 0 0, L_00000156b7143750;  1 drivers
v00000156b7110080_0 .net *"_ivl_37", 0 0, L_00000156b7145370;  1 drivers
v00000156b71101c0_0 .net *"_ivl_40", 31 0, L_00000156b715d2b0;  1 drivers
v00000156b7110800_0 .net *"_ivl_42", 31 0, L_00000156b715d320;  1 drivers
v00000156b710f900_0 .net *"_ivl_44", 31 0, L_00000156b715cbb0;  1 drivers
v00000156b710fae0_0 .net *"_ivl_46", 31 0, L_00000156b715d0f0;  1 drivers
v00000156b7110e40_0 .net *"_ivl_48", 31 0, L_00000156b715e040;  1 drivers
v00000156b71106c0_0 .net *"_ivl_50", 31 0, L_00000156b715d940;  1 drivers
v00000156b710fc20_0 .net *"_ivl_7", 0 0, L_00000156b7144a10;  1 drivers
v00000156b71108a0_0 .net *"_ivl_8", 0 0, L_00000156b715d550;  1 drivers
v00000156b7110760_0 .net "ina", 31 0, v00000156b7114ca0_0;  alias, 1 drivers
v00000156b7110940_0 .net "inb", 31 0, L_00000156b715e430;  alias, 1 drivers
v00000156b710f9a0_0 .net "inc", 31 0, v00000156b7104510_0;  alias, 1 drivers
v00000156b710fcc0_0 .net "ind", 31 0, L_00000156b7145c30;  alias, 1 drivers
v00000156b710fd60_0 .net "out", 31 0, L_00000156b715db70;  alias, 1 drivers
v00000156b7110260_0 .net "s0", 31 0, L_00000156b715d240;  1 drivers
v00000156b710fe00_0 .net "s1", 31 0, L_00000156b715c910;  1 drivers
v00000156b710ff40_0 .net "s2", 31 0, L_00000156b715e190;  1 drivers
v00000156b7113260_0 .net "s3", 31 0, L_00000156b715d1d0;  1 drivers
v00000156b7114480_0 .net "sel", 1 0, L_00000156b71419f0;  alias, 1 drivers
L_00000156b7144470 .part L_00000156b71419f0, 1, 1;
LS_00000156b7144830_0_0 .concat [ 1 1 1 1], L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40;
LS_00000156b7144830_0_4 .concat [ 1 1 1 1], L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40;
LS_00000156b7144830_0_8 .concat [ 1 1 1 1], L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40;
LS_00000156b7144830_0_12 .concat [ 1 1 1 1], L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40;
LS_00000156b7144830_0_16 .concat [ 1 1 1 1], L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40;
LS_00000156b7144830_0_20 .concat [ 1 1 1 1], L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40;
LS_00000156b7144830_0_24 .concat [ 1 1 1 1], L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40;
LS_00000156b7144830_0_28 .concat [ 1 1 1 1], L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40, L_00000156b715cb40;
LS_00000156b7144830_1_0 .concat [ 4 4 4 4], LS_00000156b7144830_0_0, LS_00000156b7144830_0_4, LS_00000156b7144830_0_8, LS_00000156b7144830_0_12;
LS_00000156b7144830_1_4 .concat [ 4 4 4 4], LS_00000156b7144830_0_16, LS_00000156b7144830_0_20, LS_00000156b7144830_0_24, LS_00000156b7144830_0_28;
L_00000156b7144830 .concat [ 16 16 0 0], LS_00000156b7144830_1_0, LS_00000156b7144830_1_4;
L_00000156b7144a10 .part L_00000156b71419f0, 0, 1;
LS_00000156b7144bf0_0_0 .concat [ 1 1 1 1], L_00000156b715d550, L_00000156b715d550, L_00000156b715d550, L_00000156b715d550;
LS_00000156b7144bf0_0_4 .concat [ 1 1 1 1], L_00000156b715d550, L_00000156b715d550, L_00000156b715d550, L_00000156b715d550;
LS_00000156b7144bf0_0_8 .concat [ 1 1 1 1], L_00000156b715d550, L_00000156b715d550, L_00000156b715d550, L_00000156b715d550;
LS_00000156b7144bf0_0_12 .concat [ 1 1 1 1], L_00000156b715d550, L_00000156b715d550, L_00000156b715d550, L_00000156b715d550;
LS_00000156b7144bf0_0_16 .concat [ 1 1 1 1], L_00000156b715d550, L_00000156b715d550, L_00000156b715d550, L_00000156b715d550;
LS_00000156b7144bf0_0_20 .concat [ 1 1 1 1], L_00000156b715d550, L_00000156b715d550, L_00000156b715d550, L_00000156b715d550;
LS_00000156b7144bf0_0_24 .concat [ 1 1 1 1], L_00000156b715d550, L_00000156b715d550, L_00000156b715d550, L_00000156b715d550;
LS_00000156b7144bf0_0_28 .concat [ 1 1 1 1], L_00000156b715d550, L_00000156b715d550, L_00000156b715d550, L_00000156b715d550;
LS_00000156b7144bf0_1_0 .concat [ 4 4 4 4], LS_00000156b7144bf0_0_0, LS_00000156b7144bf0_0_4, LS_00000156b7144bf0_0_8, LS_00000156b7144bf0_0_12;
LS_00000156b7144bf0_1_4 .concat [ 4 4 4 4], LS_00000156b7144bf0_0_16, LS_00000156b7144bf0_0_20, LS_00000156b7144bf0_0_24, LS_00000156b7144bf0_0_28;
L_00000156b7144bf0 .concat [ 16 16 0 0], LS_00000156b7144bf0_1_0, LS_00000156b7144bf0_1_4;
L_00000156b71440b0 .part L_00000156b71419f0, 1, 1;
LS_00000156b7143cf0_0_0 .concat [ 1 1 1 1], L_00000156b715db00, L_00000156b715db00, L_00000156b715db00, L_00000156b715db00;
LS_00000156b7143cf0_0_4 .concat [ 1 1 1 1], L_00000156b715db00, L_00000156b715db00, L_00000156b715db00, L_00000156b715db00;
LS_00000156b7143cf0_0_8 .concat [ 1 1 1 1], L_00000156b715db00, L_00000156b715db00, L_00000156b715db00, L_00000156b715db00;
LS_00000156b7143cf0_0_12 .concat [ 1 1 1 1], L_00000156b715db00, L_00000156b715db00, L_00000156b715db00, L_00000156b715db00;
LS_00000156b7143cf0_0_16 .concat [ 1 1 1 1], L_00000156b715db00, L_00000156b715db00, L_00000156b715db00, L_00000156b715db00;
LS_00000156b7143cf0_0_20 .concat [ 1 1 1 1], L_00000156b715db00, L_00000156b715db00, L_00000156b715db00, L_00000156b715db00;
LS_00000156b7143cf0_0_24 .concat [ 1 1 1 1], L_00000156b715db00, L_00000156b715db00, L_00000156b715db00, L_00000156b715db00;
LS_00000156b7143cf0_0_28 .concat [ 1 1 1 1], L_00000156b715db00, L_00000156b715db00, L_00000156b715db00, L_00000156b715db00;
LS_00000156b7143cf0_1_0 .concat [ 4 4 4 4], LS_00000156b7143cf0_0_0, LS_00000156b7143cf0_0_4, LS_00000156b7143cf0_0_8, LS_00000156b7143cf0_0_12;
LS_00000156b7143cf0_1_4 .concat [ 4 4 4 4], LS_00000156b7143cf0_0_16, LS_00000156b7143cf0_0_20, LS_00000156b7143cf0_0_24, LS_00000156b7143cf0_0_28;
L_00000156b7143cf0 .concat [ 16 16 0 0], LS_00000156b7143cf0_1_0, LS_00000156b7143cf0_1_4;
L_00000156b7145b90 .part L_00000156b71419f0, 0, 1;
LS_00000156b7144d30_0_0 .concat [ 1 1 1 1], L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90;
LS_00000156b7144d30_0_4 .concat [ 1 1 1 1], L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90;
LS_00000156b7144d30_0_8 .concat [ 1 1 1 1], L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90;
LS_00000156b7144d30_0_12 .concat [ 1 1 1 1], L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90;
LS_00000156b7144d30_0_16 .concat [ 1 1 1 1], L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90;
LS_00000156b7144d30_0_20 .concat [ 1 1 1 1], L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90;
LS_00000156b7144d30_0_24 .concat [ 1 1 1 1], L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90;
LS_00000156b7144d30_0_28 .concat [ 1 1 1 1], L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90, L_00000156b7145b90;
LS_00000156b7144d30_1_0 .concat [ 4 4 4 4], LS_00000156b7144d30_0_0, LS_00000156b7144d30_0_4, LS_00000156b7144d30_0_8, LS_00000156b7144d30_0_12;
LS_00000156b7144d30_1_4 .concat [ 4 4 4 4], LS_00000156b7144d30_0_16, LS_00000156b7144d30_0_20, LS_00000156b7144d30_0_24, LS_00000156b7144d30_0_28;
L_00000156b7144d30 .concat [ 16 16 0 0], LS_00000156b7144d30_1_0, LS_00000156b7144d30_1_4;
L_00000156b7145190 .part L_00000156b71419f0, 1, 1;
LS_00000156b7145af0_0_0 .concat [ 1 1 1 1], L_00000156b7145190, L_00000156b7145190, L_00000156b7145190, L_00000156b7145190;
LS_00000156b7145af0_0_4 .concat [ 1 1 1 1], L_00000156b7145190, L_00000156b7145190, L_00000156b7145190, L_00000156b7145190;
LS_00000156b7145af0_0_8 .concat [ 1 1 1 1], L_00000156b7145190, L_00000156b7145190, L_00000156b7145190, L_00000156b7145190;
LS_00000156b7145af0_0_12 .concat [ 1 1 1 1], L_00000156b7145190, L_00000156b7145190, L_00000156b7145190, L_00000156b7145190;
LS_00000156b7145af0_0_16 .concat [ 1 1 1 1], L_00000156b7145190, L_00000156b7145190, L_00000156b7145190, L_00000156b7145190;
LS_00000156b7145af0_0_20 .concat [ 1 1 1 1], L_00000156b7145190, L_00000156b7145190, L_00000156b7145190, L_00000156b7145190;
LS_00000156b7145af0_0_24 .concat [ 1 1 1 1], L_00000156b7145190, L_00000156b7145190, L_00000156b7145190, L_00000156b7145190;
LS_00000156b7145af0_0_28 .concat [ 1 1 1 1], L_00000156b7145190, L_00000156b7145190, L_00000156b7145190, L_00000156b7145190;
LS_00000156b7145af0_1_0 .concat [ 4 4 4 4], LS_00000156b7145af0_0_0, LS_00000156b7145af0_0_4, LS_00000156b7145af0_0_8, LS_00000156b7145af0_0_12;
LS_00000156b7145af0_1_4 .concat [ 4 4 4 4], LS_00000156b7145af0_0_16, LS_00000156b7145af0_0_20, LS_00000156b7145af0_0_24, LS_00000156b7145af0_0_28;
L_00000156b7145af0 .concat [ 16 16 0 0], LS_00000156b7145af0_1_0, LS_00000156b7145af0_1_4;
L_00000156b7145230 .part L_00000156b71419f0, 0, 1;
LS_00000156b7145e10_0_0 .concat [ 1 1 1 1], L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0;
LS_00000156b7145e10_0_4 .concat [ 1 1 1 1], L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0;
LS_00000156b7145e10_0_8 .concat [ 1 1 1 1], L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0;
LS_00000156b7145e10_0_12 .concat [ 1 1 1 1], L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0;
LS_00000156b7145e10_0_16 .concat [ 1 1 1 1], L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0;
LS_00000156b7145e10_0_20 .concat [ 1 1 1 1], L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0;
LS_00000156b7145e10_0_24 .concat [ 1 1 1 1], L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0;
LS_00000156b7145e10_0_28 .concat [ 1 1 1 1], L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0, L_00000156b715d8d0;
LS_00000156b7145e10_1_0 .concat [ 4 4 4 4], LS_00000156b7145e10_0_0, LS_00000156b7145e10_0_4, LS_00000156b7145e10_0_8, LS_00000156b7145e10_0_12;
LS_00000156b7145e10_1_4 .concat [ 4 4 4 4], LS_00000156b7145e10_0_16, LS_00000156b7145e10_0_20, LS_00000156b7145e10_0_24, LS_00000156b7145e10_0_28;
L_00000156b7145e10 .concat [ 16 16 0 0], LS_00000156b7145e10_1_0, LS_00000156b7145e10_1_4;
L_00000156b7143750 .part L_00000156b71419f0, 1, 1;
LS_00000156b7143d90_0_0 .concat [ 1 1 1 1], L_00000156b7143750, L_00000156b7143750, L_00000156b7143750, L_00000156b7143750;
LS_00000156b7143d90_0_4 .concat [ 1 1 1 1], L_00000156b7143750, L_00000156b7143750, L_00000156b7143750, L_00000156b7143750;
LS_00000156b7143d90_0_8 .concat [ 1 1 1 1], L_00000156b7143750, L_00000156b7143750, L_00000156b7143750, L_00000156b7143750;
LS_00000156b7143d90_0_12 .concat [ 1 1 1 1], L_00000156b7143750, L_00000156b7143750, L_00000156b7143750, L_00000156b7143750;
LS_00000156b7143d90_0_16 .concat [ 1 1 1 1], L_00000156b7143750, L_00000156b7143750, L_00000156b7143750, L_00000156b7143750;
LS_00000156b7143d90_0_20 .concat [ 1 1 1 1], L_00000156b7143750, L_00000156b7143750, L_00000156b7143750, L_00000156b7143750;
LS_00000156b7143d90_0_24 .concat [ 1 1 1 1], L_00000156b7143750, L_00000156b7143750, L_00000156b7143750, L_00000156b7143750;
LS_00000156b7143d90_0_28 .concat [ 1 1 1 1], L_00000156b7143750, L_00000156b7143750, L_00000156b7143750, L_00000156b7143750;
LS_00000156b7143d90_1_0 .concat [ 4 4 4 4], LS_00000156b7143d90_0_0, LS_00000156b7143d90_0_4, LS_00000156b7143d90_0_8, LS_00000156b7143d90_0_12;
LS_00000156b7143d90_1_4 .concat [ 4 4 4 4], LS_00000156b7143d90_0_16, LS_00000156b7143d90_0_20, LS_00000156b7143d90_0_24, LS_00000156b7143d90_0_28;
L_00000156b7143d90 .concat [ 16 16 0 0], LS_00000156b7143d90_1_0, LS_00000156b7143d90_1_4;
L_00000156b7145370 .part L_00000156b71419f0, 0, 1;
LS_00000156b7145410_0_0 .concat [ 1 1 1 1], L_00000156b7145370, L_00000156b7145370, L_00000156b7145370, L_00000156b7145370;
LS_00000156b7145410_0_4 .concat [ 1 1 1 1], L_00000156b7145370, L_00000156b7145370, L_00000156b7145370, L_00000156b7145370;
LS_00000156b7145410_0_8 .concat [ 1 1 1 1], L_00000156b7145370, L_00000156b7145370, L_00000156b7145370, L_00000156b7145370;
LS_00000156b7145410_0_12 .concat [ 1 1 1 1], L_00000156b7145370, L_00000156b7145370, L_00000156b7145370, L_00000156b7145370;
LS_00000156b7145410_0_16 .concat [ 1 1 1 1], L_00000156b7145370, L_00000156b7145370, L_00000156b7145370, L_00000156b7145370;
LS_00000156b7145410_0_20 .concat [ 1 1 1 1], L_00000156b7145370, L_00000156b7145370, L_00000156b7145370, L_00000156b7145370;
LS_00000156b7145410_0_24 .concat [ 1 1 1 1], L_00000156b7145370, L_00000156b7145370, L_00000156b7145370, L_00000156b7145370;
LS_00000156b7145410_0_28 .concat [ 1 1 1 1], L_00000156b7145370, L_00000156b7145370, L_00000156b7145370, L_00000156b7145370;
LS_00000156b7145410_1_0 .concat [ 4 4 4 4], LS_00000156b7145410_0_0, LS_00000156b7145410_0_4, LS_00000156b7145410_0_8, LS_00000156b7145410_0_12;
LS_00000156b7145410_1_4 .concat [ 4 4 4 4], LS_00000156b7145410_0_16, LS_00000156b7145410_0_20, LS_00000156b7145410_0_24, LS_00000156b7145410_0_28;
L_00000156b7145410 .concat [ 16 16 0 0], LS_00000156b7145410_1_0, LS_00000156b7145410_1_4;
S_00000156b710c770 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000156b710c2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000156b715d240 .functor AND 32, L_00000156b7144830, L_00000156b7144bf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000156b710d7e0_0 .net "in1", 31 0, L_00000156b7144830;  1 drivers
v00000156b71103a0_0 .net "in2", 31 0, L_00000156b7144bf0;  1 drivers
v00000156b71104e0_0 .net "out", 31 0, L_00000156b715d240;  alias, 1 drivers
S_00000156b710cc20 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000156b710c2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000156b715c910 .functor AND 32, L_00000156b7143cf0, L_00000156b7144d30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000156b71109e0_0 .net "in1", 31 0, L_00000156b7143cf0;  1 drivers
v00000156b7110a80_0 .net "in2", 31 0, L_00000156b7144d30;  1 drivers
v00000156b7110440_0 .net "out", 31 0, L_00000156b715c910;  alias, 1 drivers
S_00000156b710c900 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000156b710c2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000156b715e190 .functor AND 32, L_00000156b7145af0, L_00000156b7145e10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000156b710ffe0_0 .net "in1", 31 0, L_00000156b7145af0;  1 drivers
v00000156b7110d00_0 .net "in2", 31 0, L_00000156b7145e10;  1 drivers
v00000156b7110b20_0 .net "out", 31 0, L_00000156b715e190;  alias, 1 drivers
S_00000156b7112730 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000156b710c2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000156b715d1d0 .functor AND 32, L_00000156b7143d90, L_00000156b7145410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000156b7110580_0 .net "in1", 31 0, L_00000156b7143d90;  1 drivers
v00000156b710fb80_0 .net "in2", 31 0, L_00000156b7145410;  1 drivers
v00000156b710fea0_0 .net "out", 31 0, L_00000156b715d1d0;  alias, 1 drivers
S_00000156b71128c0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000156b7116f90 .param/l "add" 0 9 6, C4<000000100000>;
P_00000156b7116fc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000156b7117000 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000156b7117038 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000156b7117070 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000156b71170a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000156b71170e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000156b7117118 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000156b7117150 .param/l "j" 0 9 19, C4<000010000000>;
P_00000156b7117188 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000156b71171c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000156b71171f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000156b7117230 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000156b7117268 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000156b71172a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000156b71172d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000156b7117310 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000156b7117348 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000156b7117380 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000156b71173b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000156b71173f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000156b7117428 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000156b7117460 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000156b7117498 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000156b71174d0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000156b7113120_0 .var "EX1_PC", 31 0;
v00000156b7115740_0 .var "EX1_PFC", 31 0;
v00000156b7114200_0 .var "EX1_forward_to_B", 31 0;
v00000156b7112fe0_0 .var "EX1_is_beq", 0 0;
v00000156b71151a0_0 .var "EX1_is_bne", 0 0;
v00000156b7115420_0 .var "EX1_is_jal", 0 0;
v00000156b71140c0_0 .var "EX1_is_jr", 0 0;
v00000156b7114340_0 .var "EX1_is_oper2_immed", 0 0;
v00000156b7114700_0 .var "EX1_memread", 0 0;
v00000156b7113080_0 .var "EX1_memwrite", 0 0;
v00000156b71131c0_0 .var "EX1_opcode", 11 0;
v00000156b7114e80_0 .var "EX1_predicted", 0 0;
v00000156b7114fc0_0 .var "EX1_rd_ind", 4 0;
v00000156b7115060_0 .var "EX1_rd_indzero", 0 0;
v00000156b7114020_0 .var "EX1_regwrite", 0 0;
v00000156b71134e0_0 .var "EX1_rs1", 31 0;
v00000156b7114520_0 .var "EX1_rs1_ind", 4 0;
v00000156b7114ca0_0 .var "EX1_rs2", 31 0;
v00000156b71143e0_0 .var "EX1_rs2_ind", 4 0;
v00000156b7113580_0 .net "FLUSH", 0 0, v00000156b711e710_0;  alias, 1 drivers
v00000156b7113620_0 .net "ID_PC", 31 0, v00000156b711c870_0;  alias, 1 drivers
v00000156b71145c0_0 .net "ID_PFC_to_EX", 31 0, L_00000156b7142f30;  alias, 1 drivers
v00000156b7113940_0 .net "ID_forward_to_B", 31 0, L_00000156b7141d10;  alias, 1 drivers
v00000156b7115100_0 .net "ID_is_beq", 0 0, L_00000156b7143570;  alias, 1 drivers
v00000156b71139e0_0 .net "ID_is_bne", 0 0, L_00000156b71436b0;  alias, 1 drivers
v00000156b71147a0_0 .net "ID_is_jal", 0 0, L_00000156b7145910;  alias, 1 drivers
v00000156b7114b60_0 .net "ID_is_jr", 0 0, L_00000156b7140f50;  alias, 1 drivers
v00000156b7113a80_0 .net "ID_is_oper2_immed", 0 0, L_00000156b7146980;  alias, 1 drivers
v00000156b7114840_0 .net "ID_memread", 0 0, L_00000156b7145730;  alias, 1 drivers
v00000156b71148e0_0 .net "ID_memwrite", 0 0, L_00000156b7144330;  alias, 1 drivers
v00000156b7114160_0 .net "ID_opcode", 11 0, v00000156b712fbc0_0;  alias, 1 drivers
v00000156b7113b20_0 .net "ID_predicted", 0 0, v00000156b711e670_0;  alias, 1 drivers
v00000156b7113bc0_0 .net "ID_rd_ind", 4 0, v00000156b712fa80_0;  alias, 1 drivers
v00000156b7115240_0 .net "ID_rd_indzero", 0 0, L_00000156b7143930;  1 drivers
v00000156b7113c60_0 .net "ID_regwrite", 0 0, L_00000156b7144ab0;  alias, 1 drivers
v00000156b7113d00_0 .net "ID_rs1", 31 0, v00000156b7118090_0;  alias, 1 drivers
v00000156b7114de0_0 .net "ID_rs1_ind", 4 0, v00000156b71300c0_0;  alias, 1 drivers
v00000156b7114a20_0 .net "ID_rs2", 31 0, v00000156b7119d50_0;  alias, 1 drivers
v00000156b7113da0_0 .net "ID_rs2_ind", 4 0, v00000156b7131100_0;  alias, 1 drivers
v00000156b7113e40_0 .net "clk", 0 0, L_00000156b7148190;  1 drivers
v00000156b7114ac0_0 .net "rst", 0 0, v00000156b7140870_0;  alias, 1 drivers
E_00000156b709b990 .event posedge, v00000156b7103390_0, v00000156b7113e40_0;
S_00000156b7110fc0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000156b7117510 .param/l "add" 0 9 6, C4<000000100000>;
P_00000156b7117548 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000156b7117580 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000156b71175b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000156b71175f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000156b7117628 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000156b7117660 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000156b7117698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000156b71176d0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000156b7117708 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000156b7117740 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000156b7117778 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000156b71177b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000156b71177e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000156b7117820 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000156b7117858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000156b7117890 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000156b71178c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000156b7117900 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000156b7117938 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000156b7117970 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000156b71179a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000156b71179e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000156b7117a18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000156b7117a50 .param/l "xori" 0 9 12, C4<001110000000>;
v00000156b7114c00_0 .net "EX1_ALU_OPER1", 31 0, L_00000156b7148580;  alias, 1 drivers
v00000156b7114f20_0 .net "EX1_ALU_OPER2", 31 0, L_00000156b715d160;  alias, 1 drivers
v00000156b71152e0_0 .net "EX1_PC", 31 0, v00000156b7113120_0;  alias, 1 drivers
v00000156b7115380_0 .net "EX1_PFC_to_IF", 31 0, L_00000156b7144150;  alias, 1 drivers
v00000156b71154c0_0 .net "EX1_forward_to_B", 31 0, v00000156b7114200_0;  alias, 1 drivers
v00000156b7116dc0_0 .net "EX1_is_beq", 0 0, v00000156b7112fe0_0;  alias, 1 drivers
v00000156b7116e60_0 .net "EX1_is_bne", 0 0, v00000156b71151a0_0;  alias, 1 drivers
v00000156b71157e0_0 .net "EX1_is_jal", 0 0, v00000156b7115420_0;  alias, 1 drivers
v00000156b7115ce0_0 .net "EX1_is_jr", 0 0, v00000156b71140c0_0;  alias, 1 drivers
v00000156b7116aa0_0 .net "EX1_is_oper2_immed", 0 0, v00000156b7114340_0;  alias, 1 drivers
v00000156b7115f60_0 .net "EX1_memread", 0 0, v00000156b7114700_0;  alias, 1 drivers
v00000156b7116280_0 .net "EX1_memwrite", 0 0, v00000156b7113080_0;  alias, 1 drivers
v00000156b7115e20_0 .net "EX1_opcode", 11 0, v00000156b71131c0_0;  alias, 1 drivers
v00000156b7115d80_0 .net "EX1_predicted", 0 0, v00000156b7114e80_0;  alias, 1 drivers
v00000156b7115ba0_0 .net "EX1_rd_ind", 4 0, v00000156b7114fc0_0;  alias, 1 drivers
v00000156b71168c0_0 .net "EX1_rd_indzero", 0 0, v00000156b7115060_0;  alias, 1 drivers
v00000156b7116c80_0 .net "EX1_regwrite", 0 0, v00000156b7114020_0;  alias, 1 drivers
v00000156b7116be0_0 .net "EX1_rs1", 31 0, v00000156b71134e0_0;  alias, 1 drivers
v00000156b7116320_0 .net "EX1_rs1_ind", 4 0, v00000156b7114520_0;  alias, 1 drivers
v00000156b71159c0_0 .net "EX1_rs2_ind", 4 0, v00000156b71143e0_0;  alias, 1 drivers
v00000156b7116b40_0 .net "EX1_rs2_out", 31 0, L_00000156b715db70;  alias, 1 drivers
v00000156b7115c40_0 .var "EX2_ALU_OPER1", 31 0;
v00000156b7115ec0_0 .var "EX2_ALU_OPER2", 31 0;
v00000156b7115a60_0 .var "EX2_PC", 31 0;
v00000156b7116000_0 .var "EX2_PFC_to_IF", 31 0;
v00000156b7116960_0 .var "EX2_forward_to_B", 31 0;
v00000156b71161e0_0 .var "EX2_is_beq", 0 0;
v00000156b71160a0_0 .var "EX2_is_bne", 0 0;
v00000156b7116140_0 .var "EX2_is_jal", 0 0;
v00000156b71166e0_0 .var "EX2_is_jr", 0 0;
v00000156b7116d20_0 .var "EX2_is_oper2_immed", 0 0;
v00000156b7115880_0 .var "EX2_memread", 0 0;
v00000156b7115920_0 .var "EX2_memwrite", 0 0;
v00000156b7115b00_0 .var "EX2_opcode", 11 0;
v00000156b7116a00_0 .var "EX2_predicted", 0 0;
v00000156b71163c0_0 .var "EX2_rd_ind", 4 0;
v00000156b7116460_0 .var "EX2_rd_indzero", 0 0;
v00000156b7116500_0 .var "EX2_regwrite", 0 0;
v00000156b71165a0_0 .var "EX2_rs1", 31 0;
v00000156b7116640_0 .var "EX2_rs1_ind", 4 0;
v00000156b7116780_0 .var "EX2_rs2_ind", 4 0;
v00000156b7116820_0 .var "EX2_rs2_out", 31 0;
v00000156b711d3b0_0 .net "FLUSH", 0 0, v00000156b711cf50_0;  alias, 1 drivers
v00000156b711d8b0_0 .net "clk", 0 0, L_00000156b715def0;  1 drivers
v00000156b711d810_0 .net "rst", 0 0, v00000156b7140870_0;  alias, 1 drivers
E_00000156b709c850 .event posedge, v00000156b7103390_0, v00000156b711d8b0_0;
S_00000156b7112be0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000156b711faa0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000156b711fad8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000156b711fb10 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000156b711fb48 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000156b711fb80 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000156b711fbb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000156b711fbf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000156b711fc28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000156b711fc60 .param/l "j" 0 9 19, C4<000010000000>;
P_00000156b711fc98 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000156b711fcd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000156b711fd08 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000156b711fd40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000156b711fd78 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000156b711fdb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000156b711fde8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000156b711fe20 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000156b711fe58 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000156b711fe90 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000156b711fec8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000156b711ff00 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000156b711ff38 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000156b711ff70 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000156b711ffa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000156b711ffe0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000156b7147390 .functor OR 1, L_00000156b7143570, L_00000156b71436b0, C4<0>, C4<0>;
L_00000156b7146d70 .functor AND 1, L_00000156b7147390, L_00000156b71478d0, C4<1>, C4<1>;
L_00000156b7147b70 .functor OR 1, L_00000156b7143570, L_00000156b71436b0, C4<0>, C4<0>;
L_00000156b7146b40 .functor AND 1, L_00000156b7147b70, L_00000156b71478d0, C4<1>, C4<1>;
L_00000156b7146d00 .functor OR 1, L_00000156b7143570, L_00000156b71436b0, C4<0>, C4<0>;
L_00000156b7147010 .functor AND 1, L_00000156b7146d00, v00000156b711e670_0, C4<1>, C4<1>;
v00000156b711c4b0_0 .net "EX1_memread", 0 0, v00000156b7114700_0;  alias, 1 drivers
v00000156b711b290_0 .net "EX1_opcode", 11 0, v00000156b71131c0_0;  alias, 1 drivers
v00000156b711a4d0_0 .net "EX1_rd_ind", 4 0, v00000156b7114fc0_0;  alias, 1 drivers
v00000156b711a7f0_0 .net "EX1_rd_indzero", 0 0, v00000156b7115060_0;  alias, 1 drivers
v00000156b711b470_0 .net "EX2_memread", 0 0, v00000156b7115880_0;  alias, 1 drivers
v00000156b711a6b0_0 .net "EX2_opcode", 11 0, v00000156b7115b00_0;  alias, 1 drivers
v00000156b711c910_0 .net "EX2_rd_ind", 4 0, v00000156b71163c0_0;  alias, 1 drivers
v00000156b711b650_0 .net "EX2_rd_indzero", 0 0, v00000156b7116460_0;  alias, 1 drivers
v00000156b711c730_0 .net "ID_EX1_flush", 0 0, v00000156b711e710_0;  alias, 1 drivers
v00000156b711b970_0 .net "ID_EX2_flush", 0 0, v00000156b711cf50_0;  alias, 1 drivers
v00000156b711a430_0 .net "ID_is_beq", 0 0, L_00000156b7143570;  alias, 1 drivers
v00000156b711aa70_0 .net "ID_is_bne", 0 0, L_00000156b71436b0;  alias, 1 drivers
v00000156b711af70_0 .net "ID_is_j", 0 0, L_00000156b7145050;  alias, 1 drivers
v00000156b711aed0_0 .net "ID_is_jal", 0 0, L_00000156b7145910;  alias, 1 drivers
v00000156b711a890_0 .net "ID_is_jr", 0 0, L_00000156b7140f50;  alias, 1 drivers
v00000156b711a610_0 .net "ID_opcode", 11 0, v00000156b712fbc0_0;  alias, 1 drivers
v00000156b711c0f0_0 .net "ID_rs1_ind", 4 0, v00000156b71300c0_0;  alias, 1 drivers
v00000156b711c690_0 .net "ID_rs2_ind", 4 0, v00000156b7131100_0;  alias, 1 drivers
v00000156b711ab10_0 .net "IF_ID_flush", 0 0, v00000156b711f2f0_0;  alias, 1 drivers
v00000156b711a570_0 .net "IF_ID_write", 0 0, v00000156b711f6b0_0;  alias, 1 drivers
v00000156b711a750_0 .net "PC_src", 2 0, L_00000156b71428f0;  alias, 1 drivers
v00000156b711b8d0_0 .net "PFC_to_EX", 31 0, L_00000156b7142f30;  alias, 1 drivers
v00000156b711b5b0_0 .net "PFC_to_IF", 31 0, L_00000156b7141ef0;  alias, 1 drivers
v00000156b711ca50_0 .net "WB_rd_ind", 4 0, v00000156b7131ce0_0;  alias, 1 drivers
v00000156b711ba10_0 .net "Wrong_prediction", 0 0, L_00000156b715e200;  alias, 1 drivers
v00000156b711c9b0_0 .net *"_ivl_11", 0 0, L_00000156b7146b40;  1 drivers
v00000156b711c190_0 .net *"_ivl_13", 9 0, L_00000156b7141590;  1 drivers
v00000156b711a930_0 .net *"_ivl_15", 9 0, L_00000156b71423f0;  1 drivers
v00000156b711c410_0 .net *"_ivl_16", 9 0, L_00000156b7141770;  1 drivers
v00000156b711b010_0 .net *"_ivl_19", 9 0, L_00000156b7142490;  1 drivers
v00000156b711b150_0 .net *"_ivl_20", 9 0, L_00000156b7141a90;  1 drivers
v00000156b711bd30_0 .net *"_ivl_25", 0 0, L_00000156b7146d00;  1 drivers
v00000156b711bab0_0 .net *"_ivl_27", 0 0, L_00000156b7147010;  1 drivers
v00000156b711bb50_0 .net *"_ivl_29", 9 0, L_00000156b71425d0;  1 drivers
v00000156b711bdd0_0 .net *"_ivl_3", 0 0, L_00000156b7147390;  1 drivers
L_00000156b71601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000156b711c370_0 .net/2u *"_ivl_30", 9 0, L_00000156b71601f0;  1 drivers
v00000156b711bbf0_0 .net *"_ivl_32", 9 0, L_00000156b7143390;  1 drivers
v00000156b711a9d0_0 .net *"_ivl_35", 9 0, L_00000156b7142cb0;  1 drivers
v00000156b711a2f0_0 .net *"_ivl_37", 9 0, L_00000156b7142170;  1 drivers
v00000156b711acf0_0 .net *"_ivl_38", 9 0, L_00000156b7141bd0;  1 drivers
v00000156b711b830_0 .net *"_ivl_40", 9 0, L_00000156b7142a30;  1 drivers
L_00000156b7160238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000156b711b510_0 .net/2s *"_ivl_45", 21 0, L_00000156b7160238;  1 drivers
L_00000156b7160280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000156b711a390_0 .net/2s *"_ivl_50", 21 0, L_00000156b7160280;  1 drivers
v00000156b711abb0_0 .net *"_ivl_9", 0 0, L_00000156b7147b70;  1 drivers
v00000156b711ac50_0 .net "clk", 0 0, L_00000156b70823c0;  alias, 1 drivers
v00000156b711ad90_0 .net "forward_to_B", 31 0, L_00000156b7141d10;  alias, 1 drivers
v00000156b711c550_0 .net "imm", 31 0, v00000156b7118bd0_0;  1 drivers
v00000156b711c2d0_0 .net "inst", 31 0, v00000156b711c7d0_0;  alias, 1 drivers
v00000156b711ae30_0 .net "is_branch_and_taken", 0 0, L_00000156b7146d70;  alias, 1 drivers
v00000156b711b0b0_0 .net "is_oper2_immed", 0 0, L_00000156b7146980;  alias, 1 drivers
v00000156b711b790_0 .net "mem_read", 0 0, L_00000156b7145730;  alias, 1 drivers
v00000156b711b1f0_0 .net "mem_write", 0 0, L_00000156b7144330;  alias, 1 drivers
v00000156b711bfb0_0 .net "pc", 31 0, v00000156b711c870_0;  alias, 1 drivers
v00000156b711b6f0_0 .net "pc_write", 0 0, v00000156b711f610_0;  alias, 1 drivers
v00000156b711c5f0_0 .net "predicted", 0 0, L_00000156b71478d0;  1 drivers
v00000156b711bc90_0 .net "predicted_to_EX", 0 0, v00000156b711e670_0;  alias, 1 drivers
v00000156b711b330_0 .net "reg_write", 0 0, L_00000156b7144ab0;  alias, 1 drivers
v00000156b711b3d0_0 .net "reg_write_from_wb", 0 0, v00000156b7132000_0;  alias, 1 drivers
v00000156b711be70_0 .net "rs1", 31 0, v00000156b7118090_0;  alias, 1 drivers
v00000156b711bf10_0 .net "rs2", 31 0, v00000156b7119d50_0;  alias, 1 drivers
v00000156b711c050_0 .net "rst", 0 0, v00000156b7140870_0;  alias, 1 drivers
v00000156b711c230_0 .net "wr_reg_data", 31 0, L_00000156b715e430;  alias, 1 drivers
L_00000156b7141d10 .functor MUXZ 32, v00000156b7119d50_0, v00000156b7118bd0_0, L_00000156b7146980, C4<>;
L_00000156b7141590 .part v00000156b711c870_0, 0, 10;
L_00000156b71423f0 .part v00000156b711c7d0_0, 0, 10;
L_00000156b7141770 .arith/sum 10, L_00000156b7141590, L_00000156b71423f0;
L_00000156b7142490 .part v00000156b711c7d0_0, 0, 10;
L_00000156b7141a90 .functor MUXZ 10, L_00000156b7142490, L_00000156b7141770, L_00000156b7146b40, C4<>;
L_00000156b71425d0 .part v00000156b711c870_0, 0, 10;
L_00000156b7143390 .arith/sum 10, L_00000156b71425d0, L_00000156b71601f0;
L_00000156b7142cb0 .part v00000156b711c870_0, 0, 10;
L_00000156b7142170 .part v00000156b711c7d0_0, 0, 10;
L_00000156b7141bd0 .arith/sum 10, L_00000156b7142cb0, L_00000156b7142170;
L_00000156b7142a30 .functor MUXZ 10, L_00000156b7141bd0, L_00000156b7143390, L_00000156b7147010, C4<>;
L_00000156b7141ef0 .concat8 [ 10 22 0 0], L_00000156b7141a90, L_00000156b7160238;
L_00000156b7142f30 .concat8 [ 10 22 0 0], L_00000156b7142a30, L_00000156b7160280;
S_00000156b7111ab0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000156b7112be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000156b7120020 .param/l "add" 0 9 6, C4<000000100000>;
P_00000156b7120058 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000156b7120090 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000156b71200c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000156b7120100 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000156b7120138 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000156b7120170 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000156b71201a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000156b71201e0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000156b7120218 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000156b7120250 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000156b7120288 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000156b71202c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000156b71202f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000156b7120330 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000156b7120368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000156b71203a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000156b71203d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000156b7120410 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000156b7120448 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000156b7120480 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000156b71204b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000156b71204f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000156b7120528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000156b7120560 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000156b71480b0 .functor OR 1, L_00000156b71478d0, L_00000156b7142670, C4<0>, C4<0>;
L_00000156b71472b0 .functor OR 1, L_00000156b71480b0, L_00000156b7142d50, C4<0>, C4<0>;
v00000156b711ecb0_0 .net "EX1_opcode", 11 0, v00000156b71131c0_0;  alias, 1 drivers
v00000156b711caf0_0 .net "EX2_opcode", 11 0, v00000156b7115b00_0;  alias, 1 drivers
v00000156b711e7b0_0 .net "ID_opcode", 11 0, v00000156b712fbc0_0;  alias, 1 drivers
v00000156b711db30_0 .net "PC_src", 2 0, L_00000156b71428f0;  alias, 1 drivers
v00000156b711e170_0 .net "Wrong_prediction", 0 0, L_00000156b715e200;  alias, 1 drivers
L_00000156b71603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000156b711d630_0 .net/2u *"_ivl_0", 2 0, L_00000156b71603e8;  1 drivers
v00000156b711dbd0_0 .net *"_ivl_10", 0 0, L_00000156b7142530;  1 drivers
L_00000156b7160508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000156b711e850_0 .net/2u *"_ivl_12", 2 0, L_00000156b7160508;  1 drivers
L_00000156b7160550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000156b711e8f0_0 .net/2u *"_ivl_14", 11 0, L_00000156b7160550;  1 drivers
v00000156b711ead0_0 .net *"_ivl_16", 0 0, L_00000156b7142670;  1 drivers
v00000156b711dc70_0 .net *"_ivl_19", 0 0, L_00000156b71480b0;  1 drivers
L_00000156b7160430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000156b711dd10_0 .net/2u *"_ivl_2", 11 0, L_00000156b7160430;  1 drivers
L_00000156b7160598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000156b711e3f0_0 .net/2u *"_ivl_20", 11 0, L_00000156b7160598;  1 drivers
v00000156b711def0_0 .net *"_ivl_22", 0 0, L_00000156b7142d50;  1 drivers
v00000156b711ef30_0 .net *"_ivl_25", 0 0, L_00000156b71472b0;  1 drivers
L_00000156b71605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000156b711eb70_0 .net/2u *"_ivl_26", 2 0, L_00000156b71605e0;  1 drivers
L_00000156b7160628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000156b711e530_0 .net/2u *"_ivl_28", 2 0, L_00000156b7160628;  1 drivers
v00000156b711efd0_0 .net *"_ivl_30", 2 0, L_00000156b7142710;  1 drivers
v00000156b711df90_0 .net *"_ivl_32", 2 0, L_00000156b71427b0;  1 drivers
v00000156b711e210_0 .net *"_ivl_34", 2 0, L_00000156b7142850;  1 drivers
v00000156b711cb90_0 .net *"_ivl_4", 0 0, L_00000156b7142ad0;  1 drivers
L_00000156b7160478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000156b711ec10_0 .net/2u *"_ivl_6", 2 0, L_00000156b7160478;  1 drivers
L_00000156b71604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000156b711e030_0 .net/2u *"_ivl_8", 11 0, L_00000156b71604c0;  1 drivers
v00000156b711e0d0_0 .net "clk", 0 0, L_00000156b70823c0;  alias, 1 drivers
v00000156b711e2b0_0 .net "predicted", 0 0, L_00000156b71478d0;  alias, 1 drivers
v00000156b711d6d0_0 .net "predicted_to_EX", 0 0, v00000156b711e670_0;  alias, 1 drivers
v00000156b711ceb0_0 .net "rst", 0 0, v00000156b7140870_0;  alias, 1 drivers
v00000156b711d310_0 .net "state", 1 0, v00000156b711e350_0;  1 drivers
L_00000156b7142ad0 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160430;
L_00000156b7142530 .cmp/eq 12, v00000156b71131c0_0, L_00000156b71604c0;
L_00000156b7142670 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160550;
L_00000156b7142d50 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160598;
L_00000156b7142710 .functor MUXZ 3, L_00000156b7160628, L_00000156b71605e0, L_00000156b71472b0, C4<>;
L_00000156b71427b0 .functor MUXZ 3, L_00000156b7142710, L_00000156b7160508, L_00000156b7142530, C4<>;
L_00000156b7142850 .functor MUXZ 3, L_00000156b71427b0, L_00000156b7160478, L_00000156b7142ad0, C4<>;
L_00000156b71428f0 .functor MUXZ 3, L_00000156b7142850, L_00000156b71603e8, L_00000156b715e200, C4<>;
S_00000156b7112d70 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000156b7111ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000156b71205a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000156b71205d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000156b7120610 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000156b7120648 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000156b7120680 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000156b71206b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000156b71206f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000156b7120728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000156b7120760 .param/l "j" 0 9 19, C4<000010000000>;
P_00000156b7120798 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000156b71207d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000156b7120808 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000156b7120840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000156b7120878 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000156b71208b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000156b71208e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000156b7120920 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000156b7120958 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000156b7120990 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000156b71209c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000156b7120a00 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000156b7120a38 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000156b7120a70 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000156b7120aa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000156b7120ae0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000156b7147cc0 .functor OR 1, L_00000156b7141810, L_00000156b7142210, C4<0>, C4<0>;
L_00000156b7146de0 .functor OR 1, L_00000156b7141f90, L_00000156b71422b0, C4<0>, C4<0>;
L_00000156b7147160 .functor AND 1, L_00000156b7147cc0, L_00000156b7146de0, C4<1>, C4<1>;
L_00000156b7147470 .functor NOT 1, L_00000156b7147160, C4<0>, C4<0>, C4<0>;
L_00000156b7147d30 .functor OR 1, v00000156b7140870_0, L_00000156b7147470, C4<0>, C4<0>;
L_00000156b71478d0 .functor NOT 1, L_00000156b7147d30, C4<0>, C4<0>, C4<0>;
v00000156b711d9f0_0 .net "EX_opcode", 11 0, v00000156b7115b00_0;  alias, 1 drivers
v00000156b711f110_0 .net "ID_opcode", 11 0, v00000156b712fbc0_0;  alias, 1 drivers
v00000156b711f1b0_0 .net "Wrong_prediction", 0 0, L_00000156b715e200;  alias, 1 drivers
L_00000156b71602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000156b711e990_0 .net/2u *"_ivl_0", 11 0, L_00000156b71602c8;  1 drivers
L_00000156b7160358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000156b711d770_0 .net/2u *"_ivl_10", 1 0, L_00000156b7160358;  1 drivers
v00000156b711d590_0 .net *"_ivl_12", 0 0, L_00000156b7141f90;  1 drivers
L_00000156b71603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000156b711ce10_0 .net/2u *"_ivl_14", 1 0, L_00000156b71603a0;  1 drivers
v00000156b711d090_0 .net *"_ivl_16", 0 0, L_00000156b71422b0;  1 drivers
v00000156b711d950_0 .net *"_ivl_19", 0 0, L_00000156b7146de0;  1 drivers
v00000156b711edf0_0 .net *"_ivl_2", 0 0, L_00000156b7141810;  1 drivers
v00000156b711da90_0 .net *"_ivl_21", 0 0, L_00000156b7147160;  1 drivers
v00000156b711f250_0 .net *"_ivl_22", 0 0, L_00000156b7147470;  1 drivers
v00000156b711ed50_0 .net *"_ivl_25", 0 0, L_00000156b7147d30;  1 drivers
L_00000156b7160310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000156b711ddb0_0 .net/2u *"_ivl_4", 11 0, L_00000156b7160310;  1 drivers
v00000156b711f070_0 .net *"_ivl_6", 0 0, L_00000156b7142210;  1 drivers
v00000156b711d130_0 .net *"_ivl_9", 0 0, L_00000156b7147cc0;  1 drivers
v00000156b711e490_0 .net "clk", 0 0, L_00000156b70823c0;  alias, 1 drivers
v00000156b711de50_0 .net "predicted", 0 0, L_00000156b71478d0;  alias, 1 drivers
v00000156b711e670_0 .var "predicted_to_EX", 0 0;
v00000156b711d270_0 .net "rst", 0 0, v00000156b7140870_0;  alias, 1 drivers
v00000156b711e350_0 .var "state", 1 0;
E_00000156b709bf90 .event posedge, v00000156b711e490_0, v00000156b7103390_0;
L_00000156b7141810 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b71602c8;
L_00000156b7142210 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160310;
L_00000156b7141f90 .cmp/eq 2, v00000156b711e350_0, L_00000156b7160358;
L_00000156b71422b0 .cmp/eq 2, v00000156b711e350_0, L_00000156b71603a0;
S_00000156b7111470 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000156b7112be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000156b712ab40 .param/l "add" 0 9 6, C4<000000100000>;
P_00000156b712ab78 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000156b712abb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000156b712abe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000156b712ac20 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000156b712ac58 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000156b712ac90 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000156b712acc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000156b712ad00 .param/l "j" 0 9 19, C4<000010000000>;
P_00000156b712ad38 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000156b712ad70 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000156b712ada8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000156b712ade0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000156b712ae18 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000156b712ae50 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000156b712ae88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000156b712aec0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000156b712aef8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000156b712af30 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000156b712af68 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000156b712afa0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000156b712afd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000156b712b010 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000156b712b048 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000156b712b080 .param/l "xori" 0 9 12, C4<001110000000>;
v00000156b711ee90_0 .net "EX1_memread", 0 0, v00000156b7114700_0;  alias, 1 drivers
v00000156b711cc30_0 .net "EX1_rd_ind", 4 0, v00000156b7114fc0_0;  alias, 1 drivers
v00000156b711ccd0_0 .net "EX1_rd_indzero", 0 0, v00000156b7115060_0;  alias, 1 drivers
v00000156b711cd70_0 .net "EX2_memread", 0 0, v00000156b7115880_0;  alias, 1 drivers
v00000156b711d450_0 .net "EX2_rd_ind", 4 0, v00000156b71163c0_0;  alias, 1 drivers
v00000156b711e5d0_0 .net "EX2_rd_indzero", 0 0, v00000156b7116460_0;  alias, 1 drivers
v00000156b711e710_0 .var "ID_EX1_flush", 0 0;
v00000156b711cf50_0 .var "ID_EX2_flush", 0 0;
v00000156b711cff0_0 .net "ID_opcode", 11 0, v00000156b712fbc0_0;  alias, 1 drivers
v00000156b711d1d0_0 .net "ID_rs1_ind", 4 0, v00000156b71300c0_0;  alias, 1 drivers
v00000156b711d4f0_0 .net "ID_rs2_ind", 4 0, v00000156b7131100_0;  alias, 1 drivers
v00000156b711f6b0_0 .var "IF_ID_Write", 0 0;
v00000156b711f2f0_0 .var "IF_ID_flush", 0 0;
v00000156b711f610_0 .var "PC_Write", 0 0;
v00000156b711f390_0 .net "Wrong_prediction", 0 0, L_00000156b715e200;  alias, 1 drivers
E_00000156b709bfd0/0 .event anyedge, v00000156b710a5a0_0, v00000156b7114700_0, v00000156b7115060_0, v00000156b7114de0_0;
E_00000156b709bfd0/1 .event anyedge, v00000156b7114fc0_0, v00000156b7113da0_0, v00000156b7024800_0, v00000156b7116460_0;
E_00000156b709bfd0/2 .event anyedge, v00000156b7103110_0, v00000156b7114160_0;
E_00000156b709bfd0 .event/or E_00000156b709bfd0/0, E_00000156b709bfd0/1, E_00000156b709bfd0/2;
S_00000156b7111f60 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000156b7112be0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000156b712b0c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000156b712b0f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000156b712b130 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000156b712b168 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000156b712b1a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000156b712b1d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000156b712b210 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000156b712b248 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000156b712b280 .param/l "j" 0 9 19, C4<000010000000>;
P_00000156b712b2b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000156b712b2f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000156b712b328 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000156b712b360 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000156b712b398 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000156b712b3d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000156b712b408 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000156b712b440 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000156b712b478 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000156b712b4b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000156b712b4e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000156b712b520 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000156b712b558 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000156b712b590 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000156b712b5c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000156b712b600 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000156b71469f0 .functor OR 1, L_00000156b7142990, L_00000156b7142fd0, C4<0>, C4<0>;
L_00000156b7146e50 .functor OR 1, L_00000156b71469f0, L_00000156b7142df0, C4<0>, C4<0>;
L_00000156b7146ec0 .functor OR 1, L_00000156b7146e50, L_00000156b7142e90, C4<0>, C4<0>;
L_00000156b7147550 .functor OR 1, L_00000156b7146ec0, L_00000156b7143430, C4<0>, C4<0>;
L_00000156b71474e0 .functor OR 1, L_00000156b7147550, L_00000156b71418b0, C4<0>, C4<0>;
L_00000156b7147710 .functor OR 1, L_00000156b71474e0, L_00000156b7143070, C4<0>, C4<0>;
L_00000156b7147e10 .functor OR 1, L_00000156b7147710, L_00000156b7143110, C4<0>, C4<0>;
L_00000156b7146980 .functor OR 1, L_00000156b7147e10, L_00000156b71431b0, C4<0>, C4<0>;
L_00000156b7148120 .functor OR 1, L_00000156b7143ed0, L_00000156b7145cd0, C4<0>, C4<0>;
L_00000156b71476a0 .functor OR 1, L_00000156b7148120, L_00000156b71448d0, C4<0>, C4<0>;
L_00000156b7147780 .functor OR 1, L_00000156b71476a0, L_00000156b7145d70, C4<0>, C4<0>;
L_00000156b7146bb0 .functor OR 1, L_00000156b7147780, L_00000156b7144970, C4<0>, C4<0>;
v00000156b711f750_0 .net "ID_opcode", 11 0, v00000156b712fbc0_0;  alias, 1 drivers
L_00000156b7160670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000156b711f570_0 .net/2u *"_ivl_0", 11 0, L_00000156b7160670;  1 drivers
L_00000156b7160700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000156b711f7f0_0 .net/2u *"_ivl_10", 11 0, L_00000156b7160700;  1 drivers
L_00000156b7160bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000156b711f890_0 .net/2u *"_ivl_102", 11 0, L_00000156b7160bc8;  1 drivers
L_00000156b7160c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000156b711f430_0 .net/2u *"_ivl_106", 11 0, L_00000156b7160c10;  1 drivers
v00000156b711f4d0_0 .net *"_ivl_12", 0 0, L_00000156b7142df0;  1 drivers
v00000156b711f9d0_0 .net *"_ivl_15", 0 0, L_00000156b7146e50;  1 drivers
L_00000156b7160748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000156b711f930_0 .net/2u *"_ivl_16", 11 0, L_00000156b7160748;  1 drivers
v00000156b7118db0_0 .net *"_ivl_18", 0 0, L_00000156b7142e90;  1 drivers
v00000156b7118450_0 .net *"_ivl_2", 0 0, L_00000156b7142990;  1 drivers
v00000156b7118130_0 .net *"_ivl_21", 0 0, L_00000156b7146ec0;  1 drivers
L_00000156b7160790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000156b7118f90_0 .net/2u *"_ivl_22", 11 0, L_00000156b7160790;  1 drivers
v00000156b7118630_0 .net *"_ivl_24", 0 0, L_00000156b7143430;  1 drivers
v00000156b711a1b0_0 .net *"_ivl_27", 0 0, L_00000156b7147550;  1 drivers
L_00000156b71607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000156b7118770_0 .net/2u *"_ivl_28", 11 0, L_00000156b71607d8;  1 drivers
v00000156b7119170_0 .net *"_ivl_30", 0 0, L_00000156b71418b0;  1 drivers
v00000156b7119cb0_0 .net *"_ivl_33", 0 0, L_00000156b71474e0;  1 drivers
L_00000156b7160820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000156b7118ef0_0 .net/2u *"_ivl_34", 11 0, L_00000156b7160820;  1 drivers
v00000156b711a250_0 .net *"_ivl_36", 0 0, L_00000156b7143070;  1 drivers
v00000156b7119b70_0 .net *"_ivl_39", 0 0, L_00000156b7147710;  1 drivers
L_00000156b71606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000156b7118950_0 .net/2u *"_ivl_4", 11 0, L_00000156b71606b8;  1 drivers
L_00000156b7160868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000156b7118a90_0 .net/2u *"_ivl_40", 11 0, L_00000156b7160868;  1 drivers
v00000156b7117cd0_0 .net *"_ivl_42", 0 0, L_00000156b7143110;  1 drivers
v00000156b7119c10_0 .net *"_ivl_45", 0 0, L_00000156b7147e10;  1 drivers
L_00000156b71608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000156b7118c70_0 .net/2u *"_ivl_46", 11 0, L_00000156b71608b0;  1 drivers
v00000156b71181d0_0 .net *"_ivl_48", 0 0, L_00000156b71431b0;  1 drivers
L_00000156b71608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000156b7118810_0 .net/2u *"_ivl_52", 11 0, L_00000156b71608f8;  1 drivers
L_00000156b7160940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000156b7119f30_0 .net/2u *"_ivl_56", 11 0, L_00000156b7160940;  1 drivers
v00000156b7119210_0 .net *"_ivl_6", 0 0, L_00000156b7142fd0;  1 drivers
L_00000156b7160988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000156b7117c30_0 .net/2u *"_ivl_60", 11 0, L_00000156b7160988;  1 drivers
L_00000156b71609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000156b71188b0_0 .net/2u *"_ivl_64", 11 0, L_00000156b71609d0;  1 drivers
L_00000156b7160a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000156b71186d0_0 .net/2u *"_ivl_68", 11 0, L_00000156b7160a18;  1 drivers
L_00000156b7160a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000156b7119ad0_0 .net/2u *"_ivl_72", 11 0, L_00000156b7160a60;  1 drivers
v00000156b71198f0_0 .net *"_ivl_74", 0 0, L_00000156b7143ed0;  1 drivers
L_00000156b7160aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000156b7117b90_0 .net/2u *"_ivl_76", 11 0, L_00000156b7160aa8;  1 drivers
v00000156b7118310_0 .net *"_ivl_78", 0 0, L_00000156b7145cd0;  1 drivers
v00000156b7117d70_0 .net *"_ivl_81", 0 0, L_00000156b7148120;  1 drivers
L_00000156b7160af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000156b7117f50_0 .net/2u *"_ivl_82", 11 0, L_00000156b7160af0;  1 drivers
v00000156b71190d0_0 .net *"_ivl_84", 0 0, L_00000156b71448d0;  1 drivers
v00000156b7119990_0 .net *"_ivl_87", 0 0, L_00000156b71476a0;  1 drivers
L_00000156b7160b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000156b7118590_0 .net/2u *"_ivl_88", 11 0, L_00000156b7160b38;  1 drivers
v00000156b71189f0_0 .net *"_ivl_9", 0 0, L_00000156b71469f0;  1 drivers
v00000156b71192b0_0 .net *"_ivl_90", 0 0, L_00000156b7145d70;  1 drivers
v00000156b711a110_0 .net *"_ivl_93", 0 0, L_00000156b7147780;  1 drivers
L_00000156b7160b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000156b7119a30_0 .net/2u *"_ivl_94", 11 0, L_00000156b7160b80;  1 drivers
v00000156b7117e10_0 .net *"_ivl_96", 0 0, L_00000156b7144970;  1 drivers
v00000156b7117eb0_0 .net *"_ivl_99", 0 0, L_00000156b7146bb0;  1 drivers
v00000156b71193f0_0 .net "is_beq", 0 0, L_00000156b7143570;  alias, 1 drivers
v00000156b7118b30_0 .net "is_bne", 0 0, L_00000156b71436b0;  alias, 1 drivers
v00000156b7118270_0 .net "is_j", 0 0, L_00000156b7145050;  alias, 1 drivers
v00000156b71195d0_0 .net "is_jal", 0 0, L_00000156b7145910;  alias, 1 drivers
v00000156b7119530_0 .net "is_jr", 0 0, L_00000156b7140f50;  alias, 1 drivers
v00000156b7119350_0 .net "is_oper2_immed", 0 0, L_00000156b7146980;  alias, 1 drivers
v00000156b7119490_0 .net "memread", 0 0, L_00000156b7145730;  alias, 1 drivers
v00000156b7117ff0_0 .net "memwrite", 0 0, L_00000156b7144330;  alias, 1 drivers
v00000156b7118e50_0 .net "regwrite", 0 0, L_00000156b7144ab0;  alias, 1 drivers
L_00000156b7142990 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160670;
L_00000156b7142fd0 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b71606b8;
L_00000156b7142df0 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160700;
L_00000156b7142e90 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160748;
L_00000156b7143430 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160790;
L_00000156b71418b0 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b71607d8;
L_00000156b7143070 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160820;
L_00000156b7143110 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160868;
L_00000156b71431b0 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b71608b0;
L_00000156b7143570 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b71608f8;
L_00000156b71436b0 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160940;
L_00000156b7140f50 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160988;
L_00000156b7145910 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b71609d0;
L_00000156b7145050 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160a18;
L_00000156b7143ed0 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160a60;
L_00000156b7145cd0 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160aa8;
L_00000156b71448d0 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160af0;
L_00000156b7145d70 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160b38;
L_00000156b7144970 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160b80;
L_00000156b7144ab0 .reduce/nor L_00000156b7146bb0;
L_00000156b7145730 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160bc8;
L_00000156b7144330 .cmp/eq 12, v00000156b712fbc0_0, L_00000156b7160c10;
S_00000156b7111920 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000156b7112be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000156b712b640 .param/l "add" 0 9 6, C4<000000100000>;
P_00000156b712b678 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000156b712b6b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000156b712b6e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000156b712b720 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000156b712b758 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000156b712b790 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000156b712b7c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000156b712b800 .param/l "j" 0 9 19, C4<000010000000>;
P_00000156b712b838 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000156b712b870 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000156b712b8a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000156b712b8e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000156b712b918 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000156b712b950 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000156b712b988 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000156b712b9c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000156b712b9f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000156b712ba30 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000156b712ba68 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000156b712baa0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000156b712bad8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000156b712bb10 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000156b712bb48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000156b712bb80 .param/l "xori" 0 9 12, C4<001110000000>;
v00000156b7118bd0_0 .var "Immed", 31 0;
v00000156b7119670_0 .net "Inst", 31 0, v00000156b711c7d0_0;  alias, 1 drivers
v00000156b7118d10_0 .net "opcode", 11 0, v00000156b712fbc0_0;  alias, 1 drivers
E_00000156b709c010 .event anyedge, v00000156b7114160_0, v00000156b7119670_0;
S_00000156b7111c40 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000156b7112be0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000156b7118090_0 .var "Read_data1", 31 0;
v00000156b7119d50_0 .var "Read_data2", 31 0;
v00000156b71183b0_0 .net "Read_reg1", 4 0, v00000156b71300c0_0;  alias, 1 drivers
v00000156b7119030_0 .net "Read_reg2", 4 0, v00000156b7131100_0;  alias, 1 drivers
v00000156b7119850_0 .net "Write_data", 31 0, L_00000156b715e430;  alias, 1 drivers
v00000156b71184f0_0 .net "Write_en", 0 0, v00000156b7132000_0;  alias, 1 drivers
v00000156b7119df0_0 .net "Write_reg", 4 0, v00000156b7131ce0_0;  alias, 1 drivers
v00000156b7119e90_0 .net "clk", 0 0, L_00000156b70823c0;  alias, 1 drivers
v00000156b7119fd0_0 .var/i "i", 31 0;
v00000156b711a070 .array "reg_file", 0 31, 31 0;
v00000156b7117af0_0 .net "rst", 0 0, v00000156b7140870_0;  alias, 1 drivers
E_00000156b709c110 .event posedge, v00000156b711e490_0;
S_00000156b71120f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000156b7111c40;
 .timescale 0 0;
v00000156b71197b0_0 .var/i "i", 31 0;
S_00000156b7111dd0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000156b712bbc0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000156b712bbf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000156b712bc30 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000156b712bc68 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000156b712bca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000156b712bcd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000156b712bd10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000156b712bd48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000156b712bd80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000156b712bdb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000156b712bdf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000156b712be28 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000156b712be60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000156b712be98 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000156b712bed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000156b712bf08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000156b712bf40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000156b712bf78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000156b712bfb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000156b712bfe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000156b712c020 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000156b712c058 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000156b712c090 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000156b712c0c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000156b712c100 .param/l "xori" 0 9 12, C4<001110000000>;
v00000156b711c7d0_0 .var "ID_INST", 31 0;
v00000156b711c870_0 .var "ID_PC", 31 0;
v00000156b712fbc0_0 .var "ID_opcode", 11 0;
v00000156b712fa80_0 .var "ID_rd_ind", 4 0;
v00000156b71300c0_0 .var "ID_rs1_ind", 4 0;
v00000156b7131100_0 .var "ID_rs2_ind", 4 0;
v00000156b7130fc0_0 .net "IF_FLUSH", 0 0, v00000156b711f2f0_0;  alias, 1 drivers
v00000156b712ea40_0 .net "IF_INST", 31 0, L_00000156b7146f30;  alias, 1 drivers
v00000156b7130200_0 .net "IF_PC", 31 0, v00000156b712fda0_0;  alias, 1 drivers
v00000156b712f9e0_0 .net "clk", 0 0, L_00000156b7147be0;  1 drivers
v00000156b712ec20_0 .net "if_id_Write", 0 0, v00000156b711f6b0_0;  alias, 1 drivers
v00000156b712f120_0 .net "rst", 0 0, v00000156b7140870_0;  alias, 1 drivers
E_00000156b709d910 .event posedge, v00000156b7103390_0, v00000156b712f9e0_0;
S_00000156b71112e0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000156b7132280_0 .net "EX1_PFC", 31 0, L_00000156b7144150;  alias, 1 drivers
v00000156b7131a60_0 .net "EX2_PFC", 31 0, v00000156b7116000_0;  alias, 1 drivers
v00000156b7131560_0 .net "ID_PFC", 31 0, L_00000156b7141ef0;  alias, 1 drivers
v00000156b71319c0_0 .net "PC_src", 2 0, L_00000156b71428f0;  alias, 1 drivers
v00000156b7132140_0 .net "PC_write", 0 0, v00000156b711f610_0;  alias, 1 drivers
L_00000156b7160088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000156b7132e60_0 .net/2u *"_ivl_0", 31 0, L_00000156b7160088;  1 drivers
v00000156b71326e0_0 .net "clk", 0 0, L_00000156b70823c0;  alias, 1 drivers
v00000156b7132320_0 .net "inst", 31 0, L_00000156b7146f30;  alias, 1 drivers
v00000156b7132820_0 .net "inst_mem_in", 31 0, v00000156b712fda0_0;  alias, 1 drivers
v00000156b71312e0_0 .net "pc_reg_in", 31 0, L_00000156b7147a90;  1 drivers
v00000156b71325a0_0 .net "rst", 0 0, v00000156b7140870_0;  alias, 1 drivers
L_00000156b71416d0 .arith/sum 32, v00000156b712fda0_0, L_00000156b7160088;
S_00000156b7111150 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000156b71112e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000156b7146f30 .functor BUFZ 32, L_00000156b71432f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000156b712efe0_0 .net "Data_Out", 31 0, L_00000156b7146f30;  alias, 1 drivers
v00000156b7130520 .array "InstMem", 0 1023, 31 0;
v00000156b7130840_0 .net *"_ivl_0", 31 0, L_00000156b71432f0;  1 drivers
v00000156b712f1c0_0 .net *"_ivl_3", 9 0, L_00000156b7141e50;  1 drivers
v00000156b712f080_0 .net *"_ivl_4", 11 0, L_00000156b7142c10;  1 drivers
L_00000156b71601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000156b71302a0_0 .net *"_ivl_7", 1 0, L_00000156b71601a8;  1 drivers
v00000156b7130d40_0 .net "addr", 31 0, v00000156b712fda0_0;  alias, 1 drivers
v00000156b7130f20_0 .net "clk", 0 0, L_00000156b70823c0;  alias, 1 drivers
v00000156b71305c0_0 .var/i "i", 31 0;
L_00000156b71432f0 .array/port v00000156b7130520, L_00000156b7142c10;
L_00000156b7141e50 .part v00000156b712fda0_0, 0, 10;
L_00000156b7142c10 .concat [ 10 2 0 0], L_00000156b7141e50, L_00000156b71601a8;
S_00000156b7112a50 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000156b71112e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000156b709ce10 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000156b712f760_0 .net "DataIn", 31 0, L_00000156b7147a90;  alias, 1 drivers
v00000156b712fda0_0 .var "DataOut", 31 0;
v00000156b712fb20_0 .net "PC_Write", 0 0, v00000156b711f610_0;  alias, 1 drivers
v00000156b712f6c0_0 .net "clk", 0 0, L_00000156b70823c0;  alias, 1 drivers
v00000156b7130ac0_0 .net "rst", 0 0, v00000156b7140870_0;  alias, 1 drivers
S_00000156b7111600 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000156b71112e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000156b709d350 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000156b70835b0 .functor NOT 1, L_00000156b7143250, C4<0>, C4<0>, C4<0>;
L_00000156b7083620 .functor NOT 1, L_00000156b71411d0, C4<0>, C4<0>, C4<0>;
L_00000156b7083700 .functor AND 1, L_00000156b70835b0, L_00000156b7083620, C4<1>, C4<1>;
L_00000156b7083770 .functor NOT 1, L_00000156b7142b70, C4<0>, C4<0>, C4<0>;
L_00000156b701d8b0 .functor AND 1, L_00000156b7083700, L_00000156b7083770, C4<1>, C4<1>;
L_00000156b701e020 .functor AND 32, L_00000156b7141310, L_00000156b71416d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b701dae0 .functor NOT 1, L_00000156b7140ff0, C4<0>, C4<0>, C4<0>;
L_00000156b701d370 .functor NOT 1, L_00000156b7142350, C4<0>, C4<0>, C4<0>;
L_00000156b7147ef0 .functor AND 1, L_00000156b701dae0, L_00000156b701d370, C4<1>, C4<1>;
L_00000156b7147240 .functor AND 1, L_00000156b7147ef0, L_00000156b7141db0, C4<1>, C4<1>;
L_00000156b71468a0 .functor AND 32, L_00000156b7141c70, L_00000156b7141ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b7146750 .functor OR 32, L_00000156b701e020, L_00000156b71468a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000156b71475c0 .functor NOT 1, L_00000156b7141090, C4<0>, C4<0>, C4<0>;
L_00000156b7146a60 .functor AND 1, L_00000156b71475c0, L_00000156b7143610, C4<1>, C4<1>;
L_00000156b7147fd0 .functor NOT 1, L_00000156b7141b30, C4<0>, C4<0>, C4<0>;
L_00000156b7147c50 .functor AND 1, L_00000156b7146a60, L_00000156b7147fd0, C4<1>, C4<1>;
L_00000156b7147320 .functor AND 32, L_00000156b7141130, v00000156b712fda0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b7147f60 .functor OR 32, L_00000156b7146750, L_00000156b7147320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000156b7146c90 .functor NOT 1, L_00000156b7141270, C4<0>, C4<0>, C4<0>;
L_00000156b7147860 .functor AND 1, L_00000156b7146c90, L_00000156b71434d0, C4<1>, C4<1>;
L_00000156b7146fa0 .functor AND 1, L_00000156b7147860, L_00000156b7142030, C4<1>, C4<1>;
L_00000156b7147400 .functor AND 32, L_00000156b71413b0, L_00000156b7144150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b7147630 .functor OR 32, L_00000156b7147f60, L_00000156b7147400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000156b7147da0 .functor NOT 1, L_00000156b71420d0, C4<0>, C4<0>, C4<0>;
L_00000156b7146910 .functor AND 1, L_00000156b7141630, L_00000156b7147da0, C4<1>, C4<1>;
L_00000156b71470f0 .functor NOT 1, L_00000156b7141450, C4<0>, C4<0>, C4<0>;
L_00000156b7148040 .functor AND 1, L_00000156b7146910, L_00000156b71470f0, C4<1>, C4<1>;
L_00000156b71471d0 .functor AND 32, L_00000156b71414f0, v00000156b7116000_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b7147a90 .functor OR 32, L_00000156b7147630, L_00000156b71471d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000156b712eb80_0 .net *"_ivl_1", 0 0, L_00000156b7143250;  1 drivers
v00000156b7130980_0 .net *"_ivl_11", 0 0, L_00000156b7142b70;  1 drivers
v00000156b712fc60_0 .net *"_ivl_12", 0 0, L_00000156b7083770;  1 drivers
v00000156b712eae0_0 .net *"_ivl_14", 0 0, L_00000156b701d8b0;  1 drivers
v00000156b712fe40_0 .net *"_ivl_16", 31 0, L_00000156b7141310;  1 drivers
v00000156b712fd00_0 .net *"_ivl_18", 31 0, L_00000156b701e020;  1 drivers
v00000156b712f620_0 .net *"_ivl_2", 0 0, L_00000156b70835b0;  1 drivers
v00000156b7130020_0 .net *"_ivl_21", 0 0, L_00000156b7140ff0;  1 drivers
v00000156b7130ca0_0 .net *"_ivl_22", 0 0, L_00000156b701dae0;  1 drivers
v00000156b712ecc0_0 .net *"_ivl_25", 0 0, L_00000156b7142350;  1 drivers
v00000156b7130b60_0 .net *"_ivl_26", 0 0, L_00000156b701d370;  1 drivers
v00000156b7130c00_0 .net *"_ivl_28", 0 0, L_00000156b7147ef0;  1 drivers
v00000156b7130e80_0 .net *"_ivl_31", 0 0, L_00000156b7141db0;  1 drivers
v00000156b7130700_0 .net *"_ivl_32", 0 0, L_00000156b7147240;  1 drivers
v00000156b712fee0_0 .net *"_ivl_34", 31 0, L_00000156b7141c70;  1 drivers
v00000156b712f260_0 .net *"_ivl_36", 31 0, L_00000156b71468a0;  1 drivers
v00000156b712ff80_0 .net *"_ivl_38", 31 0, L_00000156b7146750;  1 drivers
v00000156b712f800_0 .net *"_ivl_41", 0 0, L_00000156b7141090;  1 drivers
v00000156b712f580_0 .net *"_ivl_42", 0 0, L_00000156b71475c0;  1 drivers
v00000156b7130de0_0 .net *"_ivl_45", 0 0, L_00000156b7143610;  1 drivers
v00000156b71307a0_0 .net *"_ivl_46", 0 0, L_00000156b7146a60;  1 drivers
v00000156b7131060_0 .net *"_ivl_49", 0 0, L_00000156b7141b30;  1 drivers
v00000156b712e9a0_0 .net *"_ivl_5", 0 0, L_00000156b71411d0;  1 drivers
v00000156b712ee00_0 .net *"_ivl_50", 0 0, L_00000156b7147fd0;  1 drivers
v00000156b7130160_0 .net *"_ivl_52", 0 0, L_00000156b7147c50;  1 drivers
v00000156b7130340_0 .net *"_ivl_54", 31 0, L_00000156b7141130;  1 drivers
v00000156b712ed60_0 .net *"_ivl_56", 31 0, L_00000156b7147320;  1 drivers
v00000156b71303e0_0 .net *"_ivl_58", 31 0, L_00000156b7147f60;  1 drivers
v00000156b712f8a0_0 .net *"_ivl_6", 0 0, L_00000156b7083620;  1 drivers
v00000156b712eea0_0 .net *"_ivl_61", 0 0, L_00000156b7141270;  1 drivers
v00000156b712ef40_0 .net *"_ivl_62", 0 0, L_00000156b7146c90;  1 drivers
v00000156b712f300_0 .net *"_ivl_65", 0 0, L_00000156b71434d0;  1 drivers
v00000156b712f3a0_0 .net *"_ivl_66", 0 0, L_00000156b7147860;  1 drivers
v00000156b712f440_0 .net *"_ivl_69", 0 0, L_00000156b7142030;  1 drivers
v00000156b7130480_0 .net *"_ivl_70", 0 0, L_00000156b7146fa0;  1 drivers
v00000156b712f4e0_0 .net *"_ivl_72", 31 0, L_00000156b71413b0;  1 drivers
v00000156b7130660_0 .net *"_ivl_74", 31 0, L_00000156b7147400;  1 drivers
v00000156b712f940_0 .net *"_ivl_76", 31 0, L_00000156b7147630;  1 drivers
v00000156b71308e0_0 .net *"_ivl_79", 0 0, L_00000156b7141630;  1 drivers
v00000156b7133720_0 .net *"_ivl_8", 0 0, L_00000156b7083700;  1 drivers
v00000156b7131240_0 .net *"_ivl_81", 0 0, L_00000156b71420d0;  1 drivers
v00000156b71337c0_0 .net *"_ivl_82", 0 0, L_00000156b7147da0;  1 drivers
v00000156b71320a0_0 .net *"_ivl_84", 0 0, L_00000156b7146910;  1 drivers
v00000156b71328c0_0 .net *"_ivl_87", 0 0, L_00000156b7141450;  1 drivers
v00000156b7133900_0 .net *"_ivl_88", 0 0, L_00000156b71470f0;  1 drivers
v00000156b7133860_0 .net *"_ivl_90", 0 0, L_00000156b7148040;  1 drivers
v00000156b7132500_0 .net *"_ivl_92", 31 0, L_00000156b71414f0;  1 drivers
v00000156b7131e20_0 .net *"_ivl_94", 31 0, L_00000156b71471d0;  1 drivers
v00000156b71321e0_0 .net "ina", 31 0, L_00000156b71416d0;  1 drivers
v00000156b71314c0_0 .net "inb", 31 0, L_00000156b7141ef0;  alias, 1 drivers
v00000156b7131740_0 .net "inc", 31 0, v00000156b712fda0_0;  alias, 1 drivers
v00000156b7131ec0_0 .net "ind", 31 0, L_00000156b7144150;  alias, 1 drivers
v00000156b71334a0_0 .net "ine", 31 0, v00000156b7116000_0;  alias, 1 drivers
L_00000156b71600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000156b7133400_0 .net "inf", 31 0, L_00000156b71600d0;  1 drivers
L_00000156b7160118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000156b71316a0_0 .net "ing", 31 0, L_00000156b7160118;  1 drivers
L_00000156b7160160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000156b7132460_0 .net "inh", 31 0, L_00000156b7160160;  1 drivers
v00000156b71311a0_0 .net "out", 31 0, L_00000156b7147a90;  alias, 1 drivers
v00000156b7133180_0 .net "sel", 2 0, L_00000156b71428f0;  alias, 1 drivers
L_00000156b7143250 .part L_00000156b71428f0, 2, 1;
L_00000156b71411d0 .part L_00000156b71428f0, 1, 1;
L_00000156b7142b70 .part L_00000156b71428f0, 0, 1;
LS_00000156b7141310_0_0 .concat [ 1 1 1 1], L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0;
LS_00000156b7141310_0_4 .concat [ 1 1 1 1], L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0;
LS_00000156b7141310_0_8 .concat [ 1 1 1 1], L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0;
LS_00000156b7141310_0_12 .concat [ 1 1 1 1], L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0;
LS_00000156b7141310_0_16 .concat [ 1 1 1 1], L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0;
LS_00000156b7141310_0_20 .concat [ 1 1 1 1], L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0;
LS_00000156b7141310_0_24 .concat [ 1 1 1 1], L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0;
LS_00000156b7141310_0_28 .concat [ 1 1 1 1], L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0, L_00000156b701d8b0;
LS_00000156b7141310_1_0 .concat [ 4 4 4 4], LS_00000156b7141310_0_0, LS_00000156b7141310_0_4, LS_00000156b7141310_0_8, LS_00000156b7141310_0_12;
LS_00000156b7141310_1_4 .concat [ 4 4 4 4], LS_00000156b7141310_0_16, LS_00000156b7141310_0_20, LS_00000156b7141310_0_24, LS_00000156b7141310_0_28;
L_00000156b7141310 .concat [ 16 16 0 0], LS_00000156b7141310_1_0, LS_00000156b7141310_1_4;
L_00000156b7140ff0 .part L_00000156b71428f0, 2, 1;
L_00000156b7142350 .part L_00000156b71428f0, 1, 1;
L_00000156b7141db0 .part L_00000156b71428f0, 0, 1;
LS_00000156b7141c70_0_0 .concat [ 1 1 1 1], L_00000156b7147240, L_00000156b7147240, L_00000156b7147240, L_00000156b7147240;
LS_00000156b7141c70_0_4 .concat [ 1 1 1 1], L_00000156b7147240, L_00000156b7147240, L_00000156b7147240, L_00000156b7147240;
LS_00000156b7141c70_0_8 .concat [ 1 1 1 1], L_00000156b7147240, L_00000156b7147240, L_00000156b7147240, L_00000156b7147240;
LS_00000156b7141c70_0_12 .concat [ 1 1 1 1], L_00000156b7147240, L_00000156b7147240, L_00000156b7147240, L_00000156b7147240;
LS_00000156b7141c70_0_16 .concat [ 1 1 1 1], L_00000156b7147240, L_00000156b7147240, L_00000156b7147240, L_00000156b7147240;
LS_00000156b7141c70_0_20 .concat [ 1 1 1 1], L_00000156b7147240, L_00000156b7147240, L_00000156b7147240, L_00000156b7147240;
LS_00000156b7141c70_0_24 .concat [ 1 1 1 1], L_00000156b7147240, L_00000156b7147240, L_00000156b7147240, L_00000156b7147240;
LS_00000156b7141c70_0_28 .concat [ 1 1 1 1], L_00000156b7147240, L_00000156b7147240, L_00000156b7147240, L_00000156b7147240;
LS_00000156b7141c70_1_0 .concat [ 4 4 4 4], LS_00000156b7141c70_0_0, LS_00000156b7141c70_0_4, LS_00000156b7141c70_0_8, LS_00000156b7141c70_0_12;
LS_00000156b7141c70_1_4 .concat [ 4 4 4 4], LS_00000156b7141c70_0_16, LS_00000156b7141c70_0_20, LS_00000156b7141c70_0_24, LS_00000156b7141c70_0_28;
L_00000156b7141c70 .concat [ 16 16 0 0], LS_00000156b7141c70_1_0, LS_00000156b7141c70_1_4;
L_00000156b7141090 .part L_00000156b71428f0, 2, 1;
L_00000156b7143610 .part L_00000156b71428f0, 1, 1;
L_00000156b7141b30 .part L_00000156b71428f0, 0, 1;
LS_00000156b7141130_0_0 .concat [ 1 1 1 1], L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50;
LS_00000156b7141130_0_4 .concat [ 1 1 1 1], L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50;
LS_00000156b7141130_0_8 .concat [ 1 1 1 1], L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50;
LS_00000156b7141130_0_12 .concat [ 1 1 1 1], L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50;
LS_00000156b7141130_0_16 .concat [ 1 1 1 1], L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50;
LS_00000156b7141130_0_20 .concat [ 1 1 1 1], L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50;
LS_00000156b7141130_0_24 .concat [ 1 1 1 1], L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50;
LS_00000156b7141130_0_28 .concat [ 1 1 1 1], L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50, L_00000156b7147c50;
LS_00000156b7141130_1_0 .concat [ 4 4 4 4], LS_00000156b7141130_0_0, LS_00000156b7141130_0_4, LS_00000156b7141130_0_8, LS_00000156b7141130_0_12;
LS_00000156b7141130_1_4 .concat [ 4 4 4 4], LS_00000156b7141130_0_16, LS_00000156b7141130_0_20, LS_00000156b7141130_0_24, LS_00000156b7141130_0_28;
L_00000156b7141130 .concat [ 16 16 0 0], LS_00000156b7141130_1_0, LS_00000156b7141130_1_4;
L_00000156b7141270 .part L_00000156b71428f0, 2, 1;
L_00000156b71434d0 .part L_00000156b71428f0, 1, 1;
L_00000156b7142030 .part L_00000156b71428f0, 0, 1;
LS_00000156b71413b0_0_0 .concat [ 1 1 1 1], L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0;
LS_00000156b71413b0_0_4 .concat [ 1 1 1 1], L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0;
LS_00000156b71413b0_0_8 .concat [ 1 1 1 1], L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0;
LS_00000156b71413b0_0_12 .concat [ 1 1 1 1], L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0;
LS_00000156b71413b0_0_16 .concat [ 1 1 1 1], L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0;
LS_00000156b71413b0_0_20 .concat [ 1 1 1 1], L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0;
LS_00000156b71413b0_0_24 .concat [ 1 1 1 1], L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0;
LS_00000156b71413b0_0_28 .concat [ 1 1 1 1], L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0, L_00000156b7146fa0;
LS_00000156b71413b0_1_0 .concat [ 4 4 4 4], LS_00000156b71413b0_0_0, LS_00000156b71413b0_0_4, LS_00000156b71413b0_0_8, LS_00000156b71413b0_0_12;
LS_00000156b71413b0_1_4 .concat [ 4 4 4 4], LS_00000156b71413b0_0_16, LS_00000156b71413b0_0_20, LS_00000156b71413b0_0_24, LS_00000156b71413b0_0_28;
L_00000156b71413b0 .concat [ 16 16 0 0], LS_00000156b71413b0_1_0, LS_00000156b71413b0_1_4;
L_00000156b7141630 .part L_00000156b71428f0, 2, 1;
L_00000156b71420d0 .part L_00000156b71428f0, 1, 1;
L_00000156b7141450 .part L_00000156b71428f0, 0, 1;
LS_00000156b71414f0_0_0 .concat [ 1 1 1 1], L_00000156b7148040, L_00000156b7148040, L_00000156b7148040, L_00000156b7148040;
LS_00000156b71414f0_0_4 .concat [ 1 1 1 1], L_00000156b7148040, L_00000156b7148040, L_00000156b7148040, L_00000156b7148040;
LS_00000156b71414f0_0_8 .concat [ 1 1 1 1], L_00000156b7148040, L_00000156b7148040, L_00000156b7148040, L_00000156b7148040;
LS_00000156b71414f0_0_12 .concat [ 1 1 1 1], L_00000156b7148040, L_00000156b7148040, L_00000156b7148040, L_00000156b7148040;
LS_00000156b71414f0_0_16 .concat [ 1 1 1 1], L_00000156b7148040, L_00000156b7148040, L_00000156b7148040, L_00000156b7148040;
LS_00000156b71414f0_0_20 .concat [ 1 1 1 1], L_00000156b7148040, L_00000156b7148040, L_00000156b7148040, L_00000156b7148040;
LS_00000156b71414f0_0_24 .concat [ 1 1 1 1], L_00000156b7148040, L_00000156b7148040, L_00000156b7148040, L_00000156b7148040;
LS_00000156b71414f0_0_28 .concat [ 1 1 1 1], L_00000156b7148040, L_00000156b7148040, L_00000156b7148040, L_00000156b7148040;
LS_00000156b71414f0_1_0 .concat [ 4 4 4 4], LS_00000156b71414f0_0_0, LS_00000156b71414f0_0_4, LS_00000156b71414f0_0_8, LS_00000156b71414f0_0_12;
LS_00000156b71414f0_1_4 .concat [ 4 4 4 4], LS_00000156b71414f0_0_16, LS_00000156b71414f0_0_20, LS_00000156b71414f0_0_24, LS_00000156b71414f0_0_28;
L_00000156b71414f0 .concat [ 16 16 0 0], LS_00000156b71414f0_1_0, LS_00000156b71414f0_1_4;
S_00000156b7112280 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000156b7132780_0 .net "Write_Data", 31 0, v00000156b7103610_0;  alias, 1 drivers
v00000156b7132960_0 .net "addr", 31 0, v00000156b7104510_0;  alias, 1 drivers
v00000156b7131f60_0 .net "clk", 0 0, L_00000156b70823c0;  alias, 1 drivers
v00000156b7132f00_0 .net "mem_out", 31 0, v00000156b71317e0_0;  alias, 1 drivers
v00000156b7131d80_0 .net "mem_read", 0 0, v00000156b71036b0_0;  alias, 1 drivers
v00000156b7133540_0 .net "mem_write", 0 0, v00000156b7104010_0;  alias, 1 drivers
S_00000156b7111790 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000156b7112280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000156b71335e0 .array "DataMem", 1023 0, 31 0;
v00000156b7131b00_0 .net "Data_In", 31 0, v00000156b7103610_0;  alias, 1 drivers
v00000156b71317e0_0 .var "Data_Out", 31 0;
v00000156b7131380_0 .net "Write_en", 0 0, v00000156b7104010_0;  alias, 1 drivers
v00000156b71330e0_0 .net "addr", 31 0, v00000156b7104510_0;  alias, 1 drivers
v00000156b7132640_0 .net "clk", 0 0, L_00000156b70823c0;  alias, 1 drivers
v00000156b7131420_0 .var/i "i", 31 0;
S_00000156b7112410 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000156b713e170 .param/l "add" 0 9 6, C4<000000100000>;
P_00000156b713e1a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000156b713e1e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000156b713e218 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000156b713e250 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000156b713e288 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000156b713e2c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000156b713e2f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000156b713e330 .param/l "j" 0 9 19, C4<000010000000>;
P_00000156b713e368 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000156b713e3a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000156b713e3d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000156b713e410 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000156b713e448 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000156b713e480 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000156b713e4b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000156b713e4f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000156b713e528 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000156b713e560 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000156b713e598 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000156b713e5d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000156b713e608 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000156b713e640 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000156b713e678 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000156b713e6b0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000156b7133220_0 .net "MEM_ALU_OUT", 31 0, v00000156b7104510_0;  alias, 1 drivers
v00000156b71323c0_0 .net "MEM_Data_mem_out", 31 0, v00000156b71317e0_0;  alias, 1 drivers
v00000156b7132dc0_0 .net "MEM_memread", 0 0, v00000156b71036b0_0;  alias, 1 drivers
v00000156b7132a00_0 .net "MEM_opcode", 11 0, v00000156b7103430_0;  alias, 1 drivers
v00000156b7131920_0 .net "MEM_rd_ind", 4 0, v00000156b7104330_0;  alias, 1 drivers
v00000156b7131ba0_0 .net "MEM_rd_indzero", 0 0, v00000156b7104d30_0;  alias, 1 drivers
v00000156b7131c40_0 .net "MEM_regwrite", 0 0, v00000156b7103d90_0;  alias, 1 drivers
v00000156b7131600_0 .var "WB_ALU_OUT", 31 0;
v00000156b7131880_0 .var "WB_Data_mem_out", 31 0;
v00000156b7132d20_0 .var "WB_memread", 0 0;
v00000156b7131ce0_0 .var "WB_rd_ind", 4 0;
v00000156b7132aa0_0 .var "WB_rd_indzero", 0 0;
v00000156b7132000_0 .var "WB_regwrite", 0 0;
v00000156b7132be0_0 .net "clk", 0 0, L_00000156b715e4a0;  1 drivers
v00000156b7132b40_0 .var "hlt", 0 0;
v00000156b7132c80_0 .net "rst", 0 0, v00000156b7140870_0;  alias, 1 drivers
E_00000156b709d890 .event posedge, v00000156b7103390_0, v00000156b7132be0_0;
S_00000156b71125a0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000156b6e5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000156b715e510 .functor AND 32, v00000156b7131880_0, L_00000156b71b0210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b715e2e0 .functor NOT 1, v00000156b7132d20_0, C4<0>, C4<0>, C4<0>;
L_00000156b715e3c0 .functor AND 32, v00000156b7131600_0, L_00000156b71b08f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000156b715e430 .functor OR 32, L_00000156b715e510, L_00000156b715e3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000156b7133680_0 .net "Write_Data_RegFile", 31 0, L_00000156b715e430;  alias, 1 drivers
v00000156b7132fa0_0 .net *"_ivl_0", 31 0, L_00000156b71b0210;  1 drivers
v00000156b7133040_0 .net *"_ivl_2", 31 0, L_00000156b715e510;  1 drivers
v00000156b71332c0_0 .net *"_ivl_4", 0 0, L_00000156b715e2e0;  1 drivers
v00000156b7133360_0 .net *"_ivl_6", 31 0, L_00000156b71b08f0;  1 drivers
v00000156b7133cc0_0 .net *"_ivl_8", 31 0, L_00000156b715e3c0;  1 drivers
v00000156b7133d60_0 .net "alu_out", 31 0, v00000156b7131600_0;  alias, 1 drivers
v00000156b7133ae0_0 .net "mem_out", 31 0, v00000156b7131880_0;  alias, 1 drivers
v00000156b71339a0_0 .net "mem_read", 0 0, v00000156b7132d20_0;  alias, 1 drivers
LS_00000156b71b0210_0_0 .concat [ 1 1 1 1], v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0;
LS_00000156b71b0210_0_4 .concat [ 1 1 1 1], v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0;
LS_00000156b71b0210_0_8 .concat [ 1 1 1 1], v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0;
LS_00000156b71b0210_0_12 .concat [ 1 1 1 1], v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0;
LS_00000156b71b0210_0_16 .concat [ 1 1 1 1], v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0;
LS_00000156b71b0210_0_20 .concat [ 1 1 1 1], v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0;
LS_00000156b71b0210_0_24 .concat [ 1 1 1 1], v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0;
LS_00000156b71b0210_0_28 .concat [ 1 1 1 1], v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0, v00000156b7132d20_0;
LS_00000156b71b0210_1_0 .concat [ 4 4 4 4], LS_00000156b71b0210_0_0, LS_00000156b71b0210_0_4, LS_00000156b71b0210_0_8, LS_00000156b71b0210_0_12;
LS_00000156b71b0210_1_4 .concat [ 4 4 4 4], LS_00000156b71b0210_0_16, LS_00000156b71b0210_0_20, LS_00000156b71b0210_0_24, LS_00000156b71b0210_0_28;
L_00000156b71b0210 .concat [ 16 16 0 0], LS_00000156b71b0210_1_0, LS_00000156b71b0210_1_4;
LS_00000156b71b08f0_0_0 .concat [ 1 1 1 1], L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0;
LS_00000156b71b08f0_0_4 .concat [ 1 1 1 1], L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0;
LS_00000156b71b08f0_0_8 .concat [ 1 1 1 1], L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0;
LS_00000156b71b08f0_0_12 .concat [ 1 1 1 1], L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0;
LS_00000156b71b08f0_0_16 .concat [ 1 1 1 1], L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0;
LS_00000156b71b08f0_0_20 .concat [ 1 1 1 1], L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0;
LS_00000156b71b08f0_0_24 .concat [ 1 1 1 1], L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0;
LS_00000156b71b08f0_0_28 .concat [ 1 1 1 1], L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0, L_00000156b715e2e0;
LS_00000156b71b08f0_1_0 .concat [ 4 4 4 4], LS_00000156b71b08f0_0_0, LS_00000156b71b08f0_0_4, LS_00000156b71b08f0_0_8, LS_00000156b71b08f0_0_12;
LS_00000156b71b08f0_1_4 .concat [ 4 4 4 4], LS_00000156b71b08f0_0_16, LS_00000156b71b08f0_0_20, LS_00000156b71b08f0_0_24, LS_00000156b71b08f0_0_28;
L_00000156b71b08f0 .concat [ 16 16 0 0], LS_00000156b71b08f0_1_0, LS_00000156b71b08f0_1_4;
    .scope S_00000156b7112a50;
T_0 ;
    %wait E_00000156b709bf90;
    %load/vec4 v00000156b7130ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000156b712fda0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000156b712fb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000156b712f760_0;
    %assign/vec4 v00000156b712fda0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000156b7111150;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000156b71305c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000156b71305c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000156b71305c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %load/vec4 v00000156b71305c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000156b71305c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b7130520, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000156b7111dd0;
T_2 ;
    %wait E_00000156b709d910;
    %load/vec4 v00000156b712f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000156b711c870_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b711c7d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b712fa80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b7131100_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b71300c0_0, 0;
    %assign/vec4 v00000156b712fbc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000156b712ec20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000156b7130fc0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000156b711c870_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b711c7d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b712fa80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b7131100_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b71300c0_0, 0;
    %assign/vec4 v00000156b712fbc0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000156b712ec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000156b712ea40_0;
    %assign/vec4 v00000156b711c7d0_0, 0;
    %load/vec4 v00000156b7130200_0;
    %assign/vec4 v00000156b711c870_0, 0;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000156b7131100_0, 0;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000156b712fbc0_0, 4, 5;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000156b712fbc0_0, 4, 5;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000156b712ea40_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000156b71300c0_0, 0;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000156b712fa80_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000156b712fa80_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000156b712ea40_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000156b712fa80_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000156b7111c40;
T_3 ;
    %wait E_00000156b709bf90;
    %load/vec4 v00000156b7117af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000156b7119fd0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000156b7119fd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000156b7119fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b711a070, 0, 4;
    %load/vec4 v00000156b7119fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000156b7119fd0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000156b7119df0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000156b71184f0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000156b7119850_0;
    %load/vec4 v00000156b7119df0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b711a070, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b711a070, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000156b7111c40;
T_4 ;
    %wait E_00000156b709c110;
    %load/vec4 v00000156b7119df0_0;
    %load/vec4 v00000156b71183b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000156b7119df0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000156b71184f0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000156b7119850_0;
    %assign/vec4 v00000156b7118090_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000156b71183b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000156b711a070, 4;
    %assign/vec4 v00000156b7118090_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000156b7111c40;
T_5 ;
    %wait E_00000156b709c110;
    %load/vec4 v00000156b7119df0_0;
    %load/vec4 v00000156b7119030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000156b7119df0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000156b71184f0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000156b7119850_0;
    %assign/vec4 v00000156b7119d50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000156b7119030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000156b711a070, 4;
    %assign/vec4 v00000156b7119d50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000156b7111c40;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000156b71120f0;
    %jmp t_0;
    .scope S_00000156b71120f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000156b71197b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000156b71197b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000156b71197b0_0;
    %ix/getv/s 4, v00000156b71197b0_0;
    %load/vec4a v00000156b711a070, 4;
    %ix/getv/s 4, v00000156b71197b0_0;
    %load/vec4a v00000156b711a070, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000156b71197b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000156b71197b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000156b7111c40;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000156b7111920;
T_7 ;
    %wait E_00000156b709c010;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000156b7118bd0_0, 0, 32;
    %load/vec4 v00000156b7118d10_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000156b7118d10_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000156b7119670_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000156b7118bd0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000156b7118d10_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000156b7118d10_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000156b7118d10_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000156b7119670_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000156b7118bd0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000156b7119670_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000156b7119670_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000156b7118bd0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000156b7112d70;
T_8 ;
    %wait E_00000156b709bf90;
    %load/vec4 v00000156b711d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000156b711e350_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000156b711d9f0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000156b711d9f0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000156b711e350_0;
    %load/vec4 v00000156b711f1b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000156b711e350_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000156b711e350_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000156b711e350_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000156b711e350_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000156b711e350_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000156b711e350_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000156b7112d70;
T_9 ;
    %wait E_00000156b709bf90;
    %load/vec4 v00000156b711d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b711e670_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000156b711de50_0;
    %assign/vec4 v00000156b711e670_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000156b7111470;
T_10 ;
    %wait E_00000156b709bfd0;
    %load/vec4 v00000156b711f390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000156b711f610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000156b711f6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b711f2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000156b711e710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000156b711cf50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000156b711ee90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000156b711ccd0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000156b711d1d0_0;
    %load/vec4 v00000156b711cc30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000156b711d4f0_0;
    %load/vec4 v00000156b711cc30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000156b711cd70_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000156b711e5d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000156b711d1d0_0;
    %load/vec4 v00000156b711d450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000156b711d4f0_0;
    %load/vec4 v00000156b711d450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b711f610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b711f6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b711f2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000156b711e710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b711cf50_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000156b711cff0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b711f610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000156b711f6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000156b711f2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b711e710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b711cf50_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000156b711f610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000156b711f6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b711f2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b711e710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b711cf50_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000156b71128c0;
T_11 ;
    %wait E_00000156b709b990;
    %load/vec4 v00000156b7114ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000156b7115060_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7114200_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7115420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b71140c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b71151a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7112fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7114340_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7114e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7115740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7113080_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7114700_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7114020_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7114ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b71134e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7113120_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b7114fc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b71143e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b7114520_0, 0;
    %assign/vec4 v00000156b71131c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000156b7113580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000156b7114160_0;
    %assign/vec4 v00000156b71131c0_0, 0;
    %load/vec4 v00000156b7114de0_0;
    %assign/vec4 v00000156b7114520_0, 0;
    %load/vec4 v00000156b7113da0_0;
    %assign/vec4 v00000156b71143e0_0, 0;
    %load/vec4 v00000156b7113bc0_0;
    %assign/vec4 v00000156b7114fc0_0, 0;
    %load/vec4 v00000156b7113620_0;
    %assign/vec4 v00000156b7113120_0, 0;
    %load/vec4 v00000156b7113d00_0;
    %assign/vec4 v00000156b71134e0_0, 0;
    %load/vec4 v00000156b7114a20_0;
    %assign/vec4 v00000156b7114ca0_0, 0;
    %load/vec4 v00000156b7113c60_0;
    %assign/vec4 v00000156b7114020_0, 0;
    %load/vec4 v00000156b7114840_0;
    %assign/vec4 v00000156b7114700_0, 0;
    %load/vec4 v00000156b71148e0_0;
    %assign/vec4 v00000156b7113080_0, 0;
    %load/vec4 v00000156b71145c0_0;
    %assign/vec4 v00000156b7115740_0, 0;
    %load/vec4 v00000156b7113b20_0;
    %assign/vec4 v00000156b7114e80_0, 0;
    %load/vec4 v00000156b7113a80_0;
    %assign/vec4 v00000156b7114340_0, 0;
    %load/vec4 v00000156b7115100_0;
    %assign/vec4 v00000156b7112fe0_0, 0;
    %load/vec4 v00000156b71139e0_0;
    %assign/vec4 v00000156b71151a0_0, 0;
    %load/vec4 v00000156b7114b60_0;
    %assign/vec4 v00000156b71140c0_0, 0;
    %load/vec4 v00000156b71147a0_0;
    %assign/vec4 v00000156b7115420_0, 0;
    %load/vec4 v00000156b7113940_0;
    %assign/vec4 v00000156b7114200_0, 0;
    %load/vec4 v00000156b7115240_0;
    %assign/vec4 v00000156b7115060_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000156b7115060_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7114200_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7115420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b71140c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b71151a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7112fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7114340_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7114e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7115740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7113080_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7114700_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7114020_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7114ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b71134e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7113120_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b7114fc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b71143e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b7114520_0, 0;
    %assign/vec4 v00000156b71131c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000156b7110fc0;
T_12 ;
    %wait E_00000156b709c850;
    %load/vec4 v00000156b711d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000156b7116460_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7116000_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7116960_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7116140_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b71166e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b71160a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b71161e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7116d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7116a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7115920_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7115880_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7116500_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7116820_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b71165a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7115a60_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b71163c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b7116780_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b7116640_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000156b7115b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7115ec0_0, 0;
    %assign/vec4 v00000156b7115c40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000156b711d3b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000156b7114c00_0;
    %assign/vec4 v00000156b7115c40_0, 0;
    %load/vec4 v00000156b7114f20_0;
    %assign/vec4 v00000156b7115ec0_0, 0;
    %load/vec4 v00000156b7115e20_0;
    %assign/vec4 v00000156b7115b00_0, 0;
    %load/vec4 v00000156b7116320_0;
    %assign/vec4 v00000156b7116640_0, 0;
    %load/vec4 v00000156b71159c0_0;
    %assign/vec4 v00000156b7116780_0, 0;
    %load/vec4 v00000156b7115ba0_0;
    %assign/vec4 v00000156b71163c0_0, 0;
    %load/vec4 v00000156b71152e0_0;
    %assign/vec4 v00000156b7115a60_0, 0;
    %load/vec4 v00000156b7116be0_0;
    %assign/vec4 v00000156b71165a0_0, 0;
    %load/vec4 v00000156b7116b40_0;
    %assign/vec4 v00000156b7116820_0, 0;
    %load/vec4 v00000156b7116c80_0;
    %assign/vec4 v00000156b7116500_0, 0;
    %load/vec4 v00000156b7115f60_0;
    %assign/vec4 v00000156b7115880_0, 0;
    %load/vec4 v00000156b7116280_0;
    %assign/vec4 v00000156b7115920_0, 0;
    %load/vec4 v00000156b7115d80_0;
    %assign/vec4 v00000156b7116a00_0, 0;
    %load/vec4 v00000156b7116aa0_0;
    %assign/vec4 v00000156b7116d20_0, 0;
    %load/vec4 v00000156b7116dc0_0;
    %assign/vec4 v00000156b71161e0_0, 0;
    %load/vec4 v00000156b7116e60_0;
    %assign/vec4 v00000156b71160a0_0, 0;
    %load/vec4 v00000156b7115ce0_0;
    %assign/vec4 v00000156b71166e0_0, 0;
    %load/vec4 v00000156b71157e0_0;
    %assign/vec4 v00000156b7116140_0, 0;
    %load/vec4 v00000156b71154c0_0;
    %assign/vec4 v00000156b7116960_0, 0;
    %load/vec4 v00000156b7115380_0;
    %assign/vec4 v00000156b7116000_0, 0;
    %load/vec4 v00000156b71168c0_0;
    %assign/vec4 v00000156b7116460_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000156b7116460_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7116000_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7116960_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7116140_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b71166e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b71160a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b71161e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7116d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7116a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7115920_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7115880_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7116500_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7116820_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b71165a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7115a60_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b71163c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b7116780_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b7116640_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000156b7115b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7115ec0_0, 0;
    %assign/vec4 v00000156b7115c40_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000156b6f0da30;
T_13 ;
    %wait E_00000156b709b9d0;
    %load/vec4 v00000156b7108c00_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000156b7108b60_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000156b6f0d8a0;
T_14 ;
    %wait E_00000156b709c490;
    %load/vec4 v00000156b7107da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000156b7107d00_0;
    %pad/u 33;
    %load/vec4 v00000156b7107ee0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000156b7108ac0_0, 0;
    %assign/vec4 v00000156b7108200_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000156b7107d00_0;
    %pad/u 33;
    %load/vec4 v00000156b7107ee0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000156b7108ac0_0, 0;
    %assign/vec4 v00000156b7108200_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000156b7107d00_0;
    %pad/u 33;
    %load/vec4 v00000156b7107ee0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000156b7108ac0_0, 0;
    %assign/vec4 v00000156b7108200_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000156b7107d00_0;
    %pad/u 33;
    %load/vec4 v00000156b7107ee0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000156b7108ac0_0, 0;
    %assign/vec4 v00000156b7108200_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000156b7107d00_0;
    %pad/u 33;
    %load/vec4 v00000156b7107ee0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000156b7108ac0_0, 0;
    %assign/vec4 v00000156b7108200_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000156b7107d00_0;
    %pad/u 33;
    %load/vec4 v00000156b7107ee0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000156b7108ac0_0, 0;
    %assign/vec4 v00000156b7108200_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000156b7107ee0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000156b7108200_0;
    %load/vec4 v00000156b7107ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000156b7107d00_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000156b7107ee0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000156b7107ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000156b7108200_0, 0;
    %load/vec4 v00000156b7107d00_0;
    %ix/getv 4, v00000156b7107ee0_0;
    %shiftl 4;
    %assign/vec4 v00000156b7108ac0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000156b7107ee0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000156b7108200_0;
    %load/vec4 v00000156b7107ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000156b7107d00_0;
    %load/vec4 v00000156b7107ee0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000156b7107ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000156b7108200_0, 0;
    %load/vec4 v00000156b7107d00_0;
    %ix/getv 4, v00000156b7107ee0_0;
    %shiftr 4;
    %assign/vec4 v00000156b7108ac0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b7108200_0, 0;
    %load/vec4 v00000156b7107d00_0;
    %load/vec4 v00000156b7107ee0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000156b7108ac0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156b7108200_0, 0;
    %load/vec4 v00000156b7107ee0_0;
    %load/vec4 v00000156b7107d00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000156b7108ac0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000156b6e569c0;
T_15 ;
    %wait E_00000156b709c7d0;
    %load/vec4 v00000156b7103390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000156b7104d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7103d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7104010_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b71036b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000156b7103430_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b7104330_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7103610_0, 0;
    %assign/vec4 v00000156b7104510_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000156b7023900_0;
    %assign/vec4 v00000156b7104510_0, 0;
    %load/vec4 v00000156b7103750_0;
    %assign/vec4 v00000156b7103610_0, 0;
    %load/vec4 v00000156b7103110_0;
    %assign/vec4 v00000156b7104330_0, 0;
    %load/vec4 v00000156b700f110_0;
    %assign/vec4 v00000156b7103430_0, 0;
    %load/vec4 v00000156b7024800_0;
    %assign/vec4 v00000156b71036b0_0, 0;
    %load/vec4 v00000156b7010290_0;
    %assign/vec4 v00000156b7104010_0, 0;
    %load/vec4 v00000156b7103bb0_0;
    %assign/vec4 v00000156b7103d90_0, 0;
    %load/vec4 v00000156b7104a10_0;
    %assign/vec4 v00000156b7104d30_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000156b7111790;
T_16 ;
    %wait E_00000156b709c110;
    %load/vec4 v00000156b7131380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000156b7131b00_0;
    %load/vec4 v00000156b71330e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b71335e0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000156b7111790;
T_17 ;
    %wait E_00000156b709c110;
    %load/vec4 v00000156b71330e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000156b71335e0, 4;
    %assign/vec4 v00000156b71317e0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000156b7111790;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000156b7131420_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000156b7131420_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000156b7131420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b71335e0, 0, 4;
    %load/vec4 v00000156b7131420_0;
    %addi 1, 0, 32;
    %store/vec4 v00000156b7131420_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b71335e0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b71335e0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b71335e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b71335e0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b71335e0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b71335e0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b71335e0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b71335e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b71335e0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156b71335e0, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000156b7111790;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000156b7131420_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000156b7131420_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000156b7131420_0;
    %load/vec4a v00000156b71335e0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000156b7131420_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000156b7131420_0;
    %addi 1, 0, 32;
    %store/vec4 v00000156b7131420_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000156b7112410;
T_20 ;
    %wait E_00000156b709d890;
    %load/vec4 v00000156b7132c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000156b7132aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7132b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7132000_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000156b7132d20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000156b7131ce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000156b7131880_0, 0;
    %assign/vec4 v00000156b7131600_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000156b7133220_0;
    %assign/vec4 v00000156b7131600_0, 0;
    %load/vec4 v00000156b71323c0_0;
    %assign/vec4 v00000156b7131880_0, 0;
    %load/vec4 v00000156b7132dc0_0;
    %assign/vec4 v00000156b7132d20_0, 0;
    %load/vec4 v00000156b7131920_0;
    %assign/vec4 v00000156b7131ce0_0, 0;
    %load/vec4 v00000156b7131c40_0;
    %assign/vec4 v00000156b7132000_0, 0;
    %load/vec4 v00000156b7131ba0_0;
    %assign/vec4 v00000156b7132aa0_0, 0;
    %load/vec4 v00000156b7132a00_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000156b7132b40_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000156b6e5d800;
T_21 ;
    %wait E_00000156b709c3d0;
    %load/vec4 v00000156b713e930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000156b71405f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000156b71405f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000156b71405f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000156b6ed9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156b7140230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156b7140870_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000156b6ed9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000156b7140230_0;
    %inv;
    %assign/vec4 v00000156b7140230_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000156b6ed9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Max&MinArray/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156b7140870_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156b7140870_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000156b7140190_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
