`timescale 1ns / 1ps

module ALU(
    input  wire [ 0:0] op,      // 实际位宽与运算种类有关
    input  wire [31:0] A,
    input  wire [31:0] B,
    output wire [31:0] C
);

    // inner logic of ALU

endmodule
