# Reading C:/altera/12.0/modelsim_ase/tcl/vsim/pref.tcl 
# do SoC_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/progetti enrico mainetti/PROGETTONE/MIPS/uart_parity.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_PARITY
# -- Compiling architecture FULL of UART_PARITY
# vcom -93 -work work {D:/progetti enrico mainetti/PROGETTONE/MIPS/hex_decoder.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_decoder
# -- Compiling architecture hex_decoder_arch of hex_decoder
# ** Error: D:/progetti enrico mainetti/PROGETTONE/MIPS/hex_decoder.vhd(11): (vcom-1339) Selected signal assignment choices cover only 16 out of 6561 cases.
# ** Error: D:/progetti enrico mainetti/PROGETTONE/MIPS/hex_decoder.vhd(28): VHDL Compiler exiting
# ** Error: c:/altera/12.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./SoC_run_msim_rtl_vhdl.do line 9
# c:/altera/12.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/progetti enrico mainetti/PROGETTONE/MIPS/hex_decoder.vhd}"
#  
