{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "qdma_subsystem_c2h_ecc",
    "component_reference": "xilinx.com:ip:ecc:2.0",
    "ip_revision": "13",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "C_USE_CLK_ENABLE": [ { "value": "true", "value_src": "user", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_PIPELINE": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_REG_OUTPUT": [ { "value": "true", "value_src": "user", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_REG_INPUT": [ { "value": "false", "value_src": "user", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_CHK_BIT_WIDTH": [ { "value": "7", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_DATA_WIDTH": [ { "value": "57", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_ECC_TYPE": [ { "value": "Hamming", "resolve_type": "user", "usage": "all" } ],
        "C_ECC_MODE": [ { "value": "Encoder", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "Component_Name": [ { "value": "qdma_subsystem_c2h_ecc", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "C_FAMILY": [ { "value": "virtexuplus", "resolve_type": "generated", "usage": "all" } ],
        "C_COMPONENT_NAME": [ { "value": "qdma_subsystem_c2h_ecc", "resolve_type": "generated", "usage": "all" } ],
        "C_ECC_MODE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ECC_TYPE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_DATA_WIDTH": [ { "value": "57", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_CHK_BIT_WIDTH": [ { "value": "7", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_REG_INPUT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_REG_OUTPUT": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_PIPELINE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_USE_CLK_ENABLE": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "virtexuplus" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xcvu9p" } ],
        "PACKAGE": [ { "value": "flgb2104" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "13" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "ecc_clk": [ { "direction": "in" } ],
        "ecc_reset": [ { "direction": "in", "driver_value": "0" } ],
        "ecc_clken": [ { "direction": "in", "driver_value": "1" } ],
        "ecc_data_in": [ { "direction": "in", "size_left": "56", "size_right": "0" } ],
        "ecc_data_out": [ { "direction": "out", "size_left": "56", "size_right": "0" } ],
        "ecc_chkbits_out": [ { "direction": "out", "size_left": "6", "size_right": "0" } ]
      },
      "interfaces": {
        "ecc_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "ECC_DATA_IN:ECC_DATA_OUT:ECC_CHKBITS_OUT:ECC_CHKBITS_IN", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "ecc_reset", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "user", "format": "long", "usage": "all" } ],
            "ASSOCIATED_CLKEN": [ { "value": "ecc_clken", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ecc_clk" } ]
          }
        },
        "ecc_reset": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "ecc_reset" } ]
          }
        },
        "ecc_clken": {
          "vlnv": "xilinx.com:signal:clockenable:1.0",
          "abstraction_type": "xilinx.com:signal:clockenable_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CE": [ { "physical_name": "ecc_clken" } ]
          }
        },
        "ECC_DATA_IN": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "ecc_data_in" } ]
          }
        },
        "ECC_DATA_OUT": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "ecc_data_out" } ]
          }
        },
        "ECC_CHKBITS_OUT": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "ecc_chkbits_out" } ]
          }
        }
      }
    }
  }
}