[2025-09-15 18:30:13] START suite=spec trace=628.pop2_s-17B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/628.pop2_s-17B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2424898 heartbeat IPC: 4.124 cumulative IPC: 4.124 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4738772 cumulative IPC: 4.221 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4738772 cumulative IPC: 4.221 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4738773 heartbeat IPC: 4.322 cumulative IPC: 5 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 9255966 heartbeat IPC: 2.214 cumulative IPC: 2.214 (Simulation time: 00 hr 01 min 48 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 13769020 heartbeat IPC: 2.216 cumulative IPC: 2.215 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 18172277 heartbeat IPC: 2.271 cumulative IPC: 2.233 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 22527732 heartbeat IPC: 2.296 cumulative IPC: 2.249 (Simulation time: 00 hr 04 min 00 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 26743326 heartbeat IPC: 2.372 cumulative IPC: 2.272 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 80000024 cycles: 30375128 heartbeat IPC: 2.753 cumulative IPC: 2.34 (Simulation time: 00 hr 05 min 24 sec)
Heartbeat CPU 0 instructions: 90000026 cycles: 34945046 heartbeat IPC: 2.188 cumulative IPC: 2.317 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 100000027 cycles: 38935607 heartbeat IPC: 2.506 cumulative IPC: 2.339 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 110000031 cycles: 43447391 heartbeat IPC: 2.216 cumulative IPC: 2.325 (Simulation time: 00 hr 07 min 35 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 43564862 cumulative IPC: 2.295 (Simulation time: 00 hr 08 min 19 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 43564862 cumulative IPC: 2.295 (Simulation time: 00 hr 08 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.295 instructions: 100000003 cycles: 43564862
CPU 0 Branch Prediction Accuracy: 97.04% MPKI: 3.814 Average ROB Occupancy at Mispredict: 105.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04053
BRANCH_INDIRECT: 0.00097
BRANCH_CONDITIONAL: 3.711
BRANCH_DIRECT_CALL: 0.00143
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.06002


====Backend Stall Breakdown====
ROB_STALL: 6878312
LQ_STALL: 96215
SQ_STALL: 622115


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 489.44183
REPLAY_LOAD: 101.55233
NON_REPLAY_LOAD: 22.037004

== Total ==
ADDR_TRANS: 774297
REPLAY_LOAD: 178529
NON_REPLAY_LOAD: 5925486

== Counts ==
ADDR_TRANS: 1582
REPLAY_LOAD: 1758
NON_REPLAY_LOAD: 268888

cpu0->cpu0_STLB TOTAL        ACCESS:      61060 HIT:      55766 MISS:       5294 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      61060 HIT:      55766 MISS:       5294 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 651.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2579462 HIT:    1836480 MISS:     742982 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1198404 HIT:     690111 MISS:     508293 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     590451 HIT:     365279 MISS:     225172 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     780384 HIT:     780054 MISS:        330 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10223 HIT:       1036 MISS:       9187 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8810413 HIT:    8709196 MISS:     101217 MSHR_MERGE:      40337
cpu0->cpu0_L1I LOAD         ACCESS:    8810413 HIT:    8709196 MISS:     101217 MSHR_MERGE:      40337
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 42.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   21914320 HIT:   16577292 MISS:    5337028 MSHR_MERGE:    3598760
cpu0->cpu0_L1D LOAD         ACCESS:   14911014 HIT:   12031205 MISS:    2879809 MSHR_MERGE:    1742222
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6991825 HIT:    4545007 MISS:    2446818 MSHR_MERGE:    1856360
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11481 HIT:       1080 MISS:      10401 MSHR_MERGE:        178
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 49.97 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7134368 HIT:    7127850 MISS:       6518 MSHR_MERGE:       3956
cpu0->cpu0_ITLB LOAD         ACCESS:    7134368 HIT:    7127850 MISS:       6518 MSHR_MERGE:       3956
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 14.37 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21086908 HIT:   20937501 MISS:     149407 MSHR_MERGE:      90909
cpu0->cpu0_DTLB LOAD         ACCESS:   21086908 HIT:   20937501 MISS:     149407 MSHR_MERGE:      90909
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 63.65 cycles
cpu0->LLC TOTAL        ACCESS:    1070400 HIT:     681705 MISS:     388695 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     508293 HIT:     257455 MISS:     250838 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     225172 HIT:      98522 MISS:     126650 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     327748 HIT:     324222 MISS:       3526 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9187 HIT:       1506 MISS:       7681 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22298
  ROW_BUFFER_MISS:     362827
  AVG DBUS CONGESTED CYCLE: 4.451
Channel 0 WQ ROW_BUFFER_HIT:      28708
  ROW_BUFFER_MISS:     159607
  FULL:          0
Channel 0 REFRESHES ISSUED:       3631
[2025-09-15 18:38:33] END   suite=spec trace=628.pop2_s-17B (rc=0)
