#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Nov 26 15:21:42 2021
# Process ID: 1387772
# Current directory: /home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1
# Command line: vivado -log board_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl
# Log file: /home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/board_top.vds
# Journal file: /home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/vivado.jou
# Running On: niklasPC, OS: Linux, CPU Frequency: 3618.305 MHz, CPU Physical cores: 16, Host memory: 33679 MB
#-----------------------------------------------------------
source board_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1389701
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 1864 ; free virtual = 23110
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [/home/niklas/dev/EDiC/_src/board_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_5Mhz' [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/clk_wiz_5Mhz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_5Mhz' (1#1) [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/clk_wiz_5Mhz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/niklas/dev/EDiC/_src/datapath.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/niklas/dev/EDiC/_src/datapath.v:99]
INFO: [Synth 8-6157] synthesizing module 'dbgIla' [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/dbgIla_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dbgIla' (2#1) [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/dbgIla_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tristatenet' [/home/niklas/dev/EDiC/_src/tristatenet.v:1]
	Parameter INPUT_COUNT bound to: 5 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/_src/tristatenet.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/_src/tristatenet.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/_src/tristatenet.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/_src/tristatenet.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/_src/tristatenet.v:24]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/niklas/dev/EDiC/_src/tristatenet.v:31]
INFO: [Synth 8-251] More than one output enable is high () at 1'b0. [/home/niklas/dev/EDiC/_src/tristatenet.v:31]
INFO: [Synth 8-6155] done synthesizing module 'tristatenet' (3#1) [/home/niklas/dev/EDiC/_src/tristatenet.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_bd' [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/control_bd/synth/control_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'control_bd_control_0_0' [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/control_bd_control_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'control_bd_control_0_0' (4#1) [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/control_bd_control_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'control_bd_instrRom_0' [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/control_bd_instrRom_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'control_bd_instrRom_0' (5#1) [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/control_bd_instrRom_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'control_bd_xlconstant_0_0' [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/control_bd/ip/control_bd_xlconstant_0_0/synth/control_bd_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/control_bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (6#1) [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/control_bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control_bd_xlconstant_0_0' (7#1) [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/control_bd/ip/control_bd_xlconstant_0_0/synth/control_bd_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'control_bd' (8#1) [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/control_bd/synth/control_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/niklas/dev/EDiC/_src/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [/home/niklas/dev/EDiC/_src/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'regset' [/home/niklas/dev/EDiC/_src/regset.v:1]
INFO: [Synth 8-6157] synthesizing module 'tristatenet__parameterized0' [/home/niklas/dev/EDiC/_src/tristatenet.v:1]
	Parameter INPUT_COUNT bound to: 2 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/_src/tristatenet.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/_src/tristatenet.v:24]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/niklas/dev/EDiC/_src/tristatenet.v:31]
INFO: [Synth 8-251] More than one output enable is high () at 1'b0. [/home/niklas/dev/EDiC/_src/tristatenet.v:31]
INFO: [Synth 8-6155] done synthesizing module 'tristatenet__parameterized0' (9#1) [/home/niklas/dev/EDiC/_src/tristatenet.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regset' (10#1) [/home/niklas/dev/EDiC/_src/regset.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory_bd' [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/memory_bd/synth/memory_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'memory_bd_blk_mem_gen_0_1' [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/memory_bd_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_bd_blk_mem_gen_0_1' (11#1) [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/memory_bd_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'memory_bd_memory_0_0' [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/memory_bd_memory_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_bd_memory_0_0' (12#1) [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/memory_bd_memory_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'memory_bd_blk_mem_gen_0_0' [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/memory_bd_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_bd_blk_mem_gen_0_0' (13#1) [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/memory_bd_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'memory_bd_ram_0' [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/memory_bd_ram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_bd_ram_0' (14#1) [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/memory_bd_ram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_bd' (15#1) [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/memory_bd/synth/memory_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'clock' [/home/niklas/dev/EDiC/_src/clock.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clock' (16#1) [/home/niklas/dev/EDiC/_src/clock.v:2]
INFO: [Synth 8-6157] synthesizing module 'io' [/home/niklas/dev/EDiC/_src/io.v:1]
INFO: [Synth 8-6155] done synthesizing module 'io' (17#1) [/home/niklas/dev/EDiC/_src/io.v:1]
INFO: [Synth 8-6157] synthesizing module 'displayDriver' [/home/niklas/dev/EDiC/_src/displayDriver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'displayDriver' (18#1) [/home/niklas/dev/EDiC/_src/displayDriver.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_alu'. This will prevent further optimization [/home/niklas/dev/EDiC/_src/datapath.v:178]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_triBus'. This will prevent further optimization [/home/niklas/dev/EDiC/_src/datapath.v:128]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_ila'. This will prevent further optimization [/home/niklas/dev/EDiC/_src/datapath.v:99]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_regset'. This will prevent further optimization [/home/niklas/dev/EDiC/_src/datapath.v:197]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_memory'. This will prevent further optimization [/home/niklas/dev/EDiC/_src/datapath.v:216]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_io'. This will prevent further optimization [/home/niklas/dev/EDiC/_src/datapath.v:272]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_7seg'. This will prevent further optimization [/home/niklas/dev/EDiC/_src/datapath.v:287]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'control_bd_i'. This will prevent further optimization [/home/niklas/dev/EDiC/_src/datapath.v:135]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_clock'. This will prevent further optimization [/home/niklas/dev/EDiC/_src/datapath.v:253]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (19#1) [/home/niklas/dev/EDiC/_src/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'expansion_uart' [/home/niklas/dev/EDiC/_src/expansionCards/UART/expansion_uart.v:1]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/niklas/dev/EDiC/_src/expansionCards/UART/expansion_uart.v:41]
INFO: [Synth 8-251] uart: writing unknown address xx. @1'b0 [/home/niklas/dev/EDiC/_src/expansionCards/UART/expansion_uart.v:41]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/niklas/dev/EDiC/_src/expansionCards/UART/expansion_uart.v:72]
INFO: [Synth 8-251] uart: reading unknown address xx. @1'b0 [/home/niklas/dev/EDiC/_src/expansionCards/UART/expansion_uart.v:72]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_rx' [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/uart_fifo_rx_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_rx' (20#1) [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/uart_fifo_rx_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/niklas/dev/EDiC/_src/expansionCards/UART/uart_rx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (21#1) [/home/niklas/dev/EDiC/_src/expansionCards/UART/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_tx' [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/uart_fifo_tx_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_tx' (22#1) [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/.Xil/Vivado-1387772-niklasPC/realtime/uart_fifo_tx_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/niklas/dev/EDiC/_src/expansionCards/UART/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [/home/niklas/dev/EDiC/_src/expansionCards/UART/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'expansion_uart' (24#1) [/home/niklas/dev/EDiC/_src/expansionCards/UART/expansion_uart.v:1]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (25#1) [/home/niklas/dev/EDiC/_src/board_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 1799 ; free virtual = 23046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2663 ; free virtual = 23910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2663 ; free virtual = 23910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2719 ; free virtual = 23965
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/memory_bd/ip/memory_bd_blk_mem_gen_0_0/memory_bd_blk_mem_gen_0_0/memory_bd_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_datapath/inst_memory/ram'
Finished Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/memory_bd/ip/memory_bd_blk_mem_gen_0_0/memory_bd_blk_mem_gen_0_0/memory_bd_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_datapath/inst_memory/ram'
Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/memory_bd/ip/memory_bd_blk_mem_gen_0_1/memory_bd_blk_mem_gen_0_1/memory_bd_blk_mem_gen_0_1_in_context.xdc] for cell 'inst_datapath/inst_memory/instrRom'
Finished Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/memory_bd/ip/memory_bd_blk_mem_gen_0_1/memory_bd_blk_mem_gen_0_1/memory_bd_blk_mem_gen_0_1_in_context.xdc] for cell 'inst_datapath/inst_memory/instrRom'
Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/memory_bd/ip/memory_bd_ram_0/memory_bd_ram_0/memory_bd_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_datapath/inst_memory/ram2'
Finished Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/memory_bd/ip/memory_bd_ram_0/memory_bd_ram_0/memory_bd_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_datapath/inst_memory/ram2'
Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/memory_bd/ip/memory_bd_memory_0_0/memory_bd_memory_0_0/memory_bd_memory_0_0_in_context.xdc] for cell 'inst_datapath/inst_memory/memory'
Finished Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/memory_bd/ip/memory_bd_memory_0_0/memory_bd_memory_0_0/memory_bd_memory_0_0_in_context.xdc] for cell 'inst_datapath/inst_memory/memory'
Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/control_bd/ip/control_bd_instrRom_0/control_bd_instrRom_0/control_bd_instrRom_0_in_context.xdc] for cell 'inst_datapath/control_bd_i/instrDecode'
Finished Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/control_bd/ip/control_bd_instrRom_0/control_bd_instrRom_0/control_bd_instrRom_0_in_context.xdc] for cell 'inst_datapath/control_bd_i/instrDecode'
Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/control_bd/ip/control_bd_control_0_0/control_bd_control_0_0/control_bd_control_0_0_in_context.xdc] for cell 'inst_datapath/control_bd_i/control_0'
Finished Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/bd/control_bd/ip/control_bd_control_0_0/control_bd_control_0_0/control_bd_control_0_0_in_context.xdc] for cell 'inst_datapath/control_bd_i/control_0'
Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/ip/clk_wiz_5Mhz/clk_wiz_5Mhz/clk_wiz_5Mhz_in_context.xdc] for cell 'inst_clk5Mhz'
Finished Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/ip/clk_wiz_5Mhz/clk_wiz_5Mhz/clk_wiz_5Mhz_in_context.xdc] for cell 'inst_clk5Mhz'
Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/ip/dbgIla/dbgIla/dbgIla_in_context.xdc] for cell 'inst_datapath/inst_ila'
Finished Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/ip/dbgIla/dbgIla/dbgIla_in_context.xdc] for cell 'inst_datapath/inst_ila'
Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/ip/uart_fifo_rx/uart_fifo_rx/uart_fifo_rx_in_context.xdc] for cell 'uart/inst_fifo_rx'
Finished Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/ip/uart_fifo_rx/uart_fifo_rx/uart_fifo_rx_in_context.xdc] for cell 'uart/inst_fifo_rx'
Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/ip/uart_fifo_tx/uart_fifo_tx/uart_fifo_tx_in_context.xdc] for cell 'uart/inst_fifo_tx'
Finished Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/ip/uart_fifo_tx/uart_fifo_tx/uart_fifo_tx_in_context.xdc] for cell 'uart/inst_fifo_tx'
Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc]
WARNING: [Constraints 18-619] A clock with name 'i_clk100' already exists, overwriting the previous clock with the same name. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:94]
WARNING: [Vivado 12-508] No pins matched 'inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0'. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:103]
WARNING: [Vivado 12-508] No pins matched 'inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0'. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:104]
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[0]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[10]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[11]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[12]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[13]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[14]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[15]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[16]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[1]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[2]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[3]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[4]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[5]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[6]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[7]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[8]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/addra[9]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/clka' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/dina[0]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/dina[1]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/dina[2]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/dina[3]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/dina[4]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/dina[5]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/dina[6]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/dina[7]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/douta[0]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/douta[1]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/douta[2]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/douta[3]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/douta[4]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/douta[5]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/douta[6]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/douta[7]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/ena' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'inst_datapath/inst_memory/ram/wea[0]' is not a valid startpoint. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-513] set_false_path: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified. [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc:105]
Finished Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/board_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/niklas/dev/EDiC/vivado/EDiC.srcs/constrs_1/new/io_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2624 ; free virtual = 23871
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2624 ; free virtual = 23871
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_datapath/inst_memory/instrRom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_datapath/inst_memory/ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_datapath/inst_memory/ram2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '200.000' specified during out-of-context synthesis of instance 'uart/inst_fifo_tx' at clock pin 'rd_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2701 ; free virtual = 23948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2701 ; free virtual = 23948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk100. (constraint file  /home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/ip/clk_wiz_5Mhz/clk_wiz_5Mhz/clk_wiz_5Mhz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk100. (constraint file  /home/niklas/dev/EDiC/vivado/EDiC.gen/sources_1/ip/clk_wiz_5Mhz/clk_wiz_5Mhz/clk_wiz_5Mhz_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for inst_datapath/inst_memory. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_datapath/inst_memory/ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_datapath/inst_memory/instrRom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_datapath/inst_memory/ram2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_datapath/inst_memory/memory. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_datapath/control_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_datapath/control_bd_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_datapath/control_bd_i/instrDecode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_datapath/control_bd_i/control_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_clk5Mhz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_datapath/inst_ila. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uart/inst_fifo_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uart/inst_fifo_tx. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2700 ; free virtual = 23947
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2688 ; free virtual = 23936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   5 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 15    
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 12    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2675 ; free virtual = 23927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'i_clk100'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2557 ; free virtual = 23809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2555 ; free virtual = 23807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2559 ; free virtual = 23811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2560 ; free virtual = 23812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2560 ; free virtual = 23812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2560 ; free virtual = 23812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2559 ; free virtual = 23812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2559 ; free virtual = 23811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2558 ; free virtual = 23811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |control_bd_control_0_0    |         1|
|2     |control_bd_instrRom_0     |         1|
|3     |memory_bd_blk_mem_gen_0_1 |         1|
|4     |memory_bd_memory_0_0      |         1|
|5     |memory_bd_blk_mem_gen_0_0 |         1|
|6     |memory_bd_ram_0           |         1|
|7     |dbgIla                    |         1|
|8     |clk_wiz_5Mhz              |         1|
|9     |uart_fifo_rx              |         1|
|10    |uart_fifo_tx              |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |clk_wiz_5Mhz            |     1|
|2     |control_bd_control_0    |     1|
|3     |control_bd_instrRom     |     1|
|4     |dbgIla                  |     1|
|5     |memory_bd_blk_mem_gen_0 |     2|
|7     |memory_bd_memory_0      |     1|
|8     |memory_bd_ram           |     1|
|9     |uart_fifo_rx            |     1|
|10    |uart_fifo_tx            |     1|
|11    |CARRY4                  |     8|
|12    |LUT1                    |    22|
|13    |LUT2                    |    34|
|14    |LUT3                    |    28|
|15    |LUT4                    |    40|
|16    |LUT5                    |    42|
|17    |LUT6                    |    97|
|18    |FDCE                    |    80|
|19    |FDPE                    |     1|
|20    |FDRE                    |    59|
|21    |FDSE                    |     8|
|22    |IBUF                    |    14|
|23    |OBUF                    |    33|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2559 ; free virtual = 23811
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2609 ; free virtual = 23861
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2608 ; free virtual = 23861
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2697 ; free virtual = 23949
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2635 ; free virtual = 23887
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5cf4ce48
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 58 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2715.852 ; gain = 0.000 ; free physical = 2836 ; free virtual = 24087
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 26 15:22:19 2021...
