Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Sep 12 16:02:13 2018
| Host         : DESKTOP-07C6K82 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file elevator_control_sets_placed.rpt
| Design       : elevator
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            1 |
|      5 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+-----------------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------+---------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG     |               | ele_run/downLight_reg       |                1 |              1 |
|  clk_IBUF_BUFG     |               | ele_run/openLight_reg       |                1 |              1 |
|  get_1hzclk/clk1hz |               | ele_run/leftTime[3]_i_1_n_0 |                2 |              4 |
|  get_1hzclk/clk1hz |               |                             |                3 |              5 |
|  get_1hzclk/clk1hz |               | get_1hzclk/SR[0]            |                6 |             10 |
|  clk_IBUF_BUFG     |               | get_1hzclk/SR[0]            |               12 |             32 |
|  clk_IBUF_BUFG     |               |                             |               13 |             35 |
+--------------------+---------------+-----------------------------+------------------+----------------+


