Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Nov 27 08:23:12 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_4/lab4_2-git/lab4-2_syn/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (68)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (68)
-------------------------------
 There are 68 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[13]
wbs_adr_i[14]
wbs_adr_i[15]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.614        0.000                      0                  798        0.140        0.000                      0                  798        3.750        0.000                       0                   279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 7.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            1.614        0.000                      0                  798        0.140        0.000                      0                  798        3.750        0.000                       0                   279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 fir_DUT/Yn1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/Yn_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 8.150ns (79.514%)  route 2.100ns (20.486%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/Yn1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/Yn1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/Yn1__0_n_106
                                                                      r  fir_DUT/Yn1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/Yn1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/Yn1__1_n_105
                                                                      r  fir_DUT/Yn1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/Yn1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/Yn1_carry_i_3_n_0
                                                                      r  fir_DUT/Yn1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/Yn1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/Yn1_carry_n_0
                                                                      r  fir_DUT/Yn1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  fir_DUT/Yn1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    fir_DUT/Yn1_carry__0_n_0
                                                                      r  fir_DUT/Yn1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  fir_DUT/Yn1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    10.767    fir_DUT/Yn1_carry__1_n_4
                                                                      r  fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.074 r  fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.074    fir_DUT/i__carry__5_i_1_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.450 r  fir_DUT/Yn0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.450    fir_DUT/Yn0_inferred__0/i__carry__5_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.781 r  fir_DUT/Yn0_inferred__0/i__carry__6/O[3]
                         net (fo=1, unplaced)         0.618    12.399    fir_DUT/Yn0_inferred__0/i__carry__6_n_4
                                                                      r  fir_DUT/Yn[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    12.706 r  fir_DUT/Yn[31]_i_2/O
                         net (fo=1, unplaced)         0.000    12.706    fir_DUT/Yn[31]_i_2_n_0
                         FDCE                                         r  fir_DUT/Yn_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439    14.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/Yn_reg[31]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    fir_DUT/Yn_reg[31]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 fir_DUT/Yn1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/Yn_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.133ns  (logic 8.033ns (79.278%)  route 2.100ns (20.722%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/Yn1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/Yn1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/Yn1__0_n_106
                                                                      r  fir_DUT/Yn1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/Yn1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/Yn1__1_n_105
                                                                      r  fir_DUT/Yn1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/Yn1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/Yn1_carry_i_3_n_0
                                                                      r  fir_DUT/Yn1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/Yn1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/Yn1_carry_n_0
                                                                      r  fir_DUT/Yn1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  fir_DUT/Yn1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    10.650    fir_DUT/Yn1_carry__0_n_4
                                                                      r  fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.957 r  fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.957    fir_DUT/i__carry__4_i_1_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.333 r  fir_DUT/Yn0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.333    fir_DUT/Yn0_inferred__0/i__carry__4_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.664 r  fir_DUT/Yn0_inferred__0/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.618    12.282    fir_DUT/Yn0_inferred__0/i__carry__5_n_4
                                                                      r  fir_DUT/Yn[27]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    12.589 r  fir_DUT/Yn[27]_i_1/O
                         net (fo=1, unplaced)         0.000    12.589    fir_DUT/Yn[27]_i_1_n_0
                         FDCE                                         r  fir_DUT/Yn_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439    14.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/Yn_reg[27]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    fir_DUT/Yn_reg[27]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 fir_DUT/Yn1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/Yn_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 8.069ns (80.668%)  route 1.934ns (19.332%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/Yn1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/Yn1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/Yn1__0_n_106
                                                                      r  fir_DUT/Yn1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/Yn1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/Yn1__1_n_105
                                                                      r  fir_DUT/Yn1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/Yn1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/Yn1_carry_i_3_n_0
                                                                      r  fir_DUT/Yn1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/Yn1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/Yn1_carry_n_0
                                                                      r  fir_DUT/Yn1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  fir_DUT/Yn1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    fir_DUT/Yn1_carry__0_n_0
                                                                      r  fir_DUT/Yn1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  fir_DUT/Yn1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    10.767    fir_DUT/Yn1_carry__1_n_4
                                                                      r  fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.074 r  fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.074    fir_DUT/i__carry__5_i_1_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.450 r  fir_DUT/Yn0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.450    fir_DUT/Yn0_inferred__0/i__carry__5_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.706 r  fir_DUT/Yn0_inferred__0/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.452    12.158    fir_DUT/Yn0_inferred__0/i__carry__6_n_5
                                                                      r  fir_DUT/Yn[30]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    12.459 r  fir_DUT/Yn[30]_i_1/O
                         net (fo=1, unplaced)         0.000    12.459    fir_DUT/Yn[30]_i_1_n_0
                         FDCE                                         r  fir_DUT/Yn_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439    14.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/Yn_reg[30]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    fir_DUT/Yn_reg[30]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -12.459    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 fir_DUT/Yn1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/Yn_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.949ns  (logic 8.155ns (81.970%)  route 1.794ns (18.030%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/Yn1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/Yn1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/Yn1__0_n_106
                                                                      r  fir_DUT/Yn1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/Yn1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/Yn1__1_n_105
                                                                      r  fir_DUT/Yn1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/Yn1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/Yn1_carry_i_3_n_0
                                                                      r  fir_DUT/Yn1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/Yn1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/Yn1_carry_n_0
                                                                      r  fir_DUT/Yn1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  fir_DUT/Yn1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    fir_DUT/Yn1_carry__0_n_0
                                                                      r  fir_DUT/Yn1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  fir_DUT/Yn1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    10.767    fir_DUT/Yn1_carry__1_n_4
                                                                      r  fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.074 r  fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.074    fir_DUT/i__carry__5_i_1_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.450 r  fir_DUT/Yn0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.450    fir_DUT/Yn0_inferred__0/i__carry__5_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.787 r  fir_DUT/Yn0_inferred__0/i__carry__6/O[1]
                         net (fo=1, unplaced)         0.312    12.099    fir_DUT/Yn0_inferred__0/i__carry__6_n_6
                                                                      r  fir_DUT/Yn[29]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    12.405 r  fir_DUT/Yn[29]_i_1/O
                         net (fo=1, unplaced)         0.000    12.405    fir_DUT/Yn[29]_i_1_n_0
                         FDCE                                         r  fir_DUT/Yn_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439    14.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/Yn_reg[29]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    fir_DUT/Yn_reg[29]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 fir_DUT/Yn1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/Yn_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.903ns  (logic 7.812ns (78.887%)  route 2.091ns (21.113%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/Yn1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/Yn1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/Yn1__0_n_106
                                                                      r  fir_DUT/Yn1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/Yn1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/Yn1__1_n_105
                                                                      r  fir_DUT/Yn1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/Yn1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/Yn1_carry_i_3_n_0
                                                                      r  fir_DUT/Yn1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.802 r  fir_DUT/Yn1_carry/O[3]
                         net (fo=1, unplaced)         0.618    10.420    fir_DUT/Yn1_carry_n_4
                                                                      r  fir_DUT/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.727 r  fir_DUT/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    10.727    fir_DUT/i__carry__3_i_1_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.103 r  fir_DUT/Yn0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    11.103    fir_DUT/Yn0_inferred__0/i__carry__3_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.434 r  fir_DUT/Yn0_inferred__0/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.618    12.052    fir_DUT/Yn0_inferred__0/i__carry__4_n_4
                                                                      r  fir_DUT/Yn[23]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    12.359 r  fir_DUT/Yn[23]_i_1/O
                         net (fo=1, unplaced)         0.000    12.359    fir_DUT/Yn[23]_i_1_n_0
                         FDCE                                         r  fir_DUT/Yn_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439    14.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/Yn_reg[23]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    fir_DUT/Yn_reg[23]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 fir_DUT/Yn1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/Yn_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 7.952ns (80.439%)  route 1.934ns (19.561%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/Yn1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/Yn1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/Yn1__0_n_106
                                                                      r  fir_DUT/Yn1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/Yn1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/Yn1__1_n_105
                                                                      r  fir_DUT/Yn1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/Yn1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/Yn1_carry_i_3_n_0
                                                                      r  fir_DUT/Yn1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/Yn1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/Yn1_carry_n_0
                                                                      r  fir_DUT/Yn1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  fir_DUT/Yn1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    10.650    fir_DUT/Yn1_carry__0_n_4
                                                                      r  fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.957 r  fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.957    fir_DUT/i__carry__4_i_1_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.333 r  fir_DUT/Yn0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.333    fir_DUT/Yn0_inferred__0/i__carry__4_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.589 r  fir_DUT/Yn0_inferred__0/i__carry__5/O[2]
                         net (fo=1, unplaced)         0.452    12.041    fir_DUT/Yn0_inferred__0/i__carry__5_n_5
                                                                      r  fir_DUT/Yn[26]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    12.342 r  fir_DUT/Yn[26]_i_1/O
                         net (fo=1, unplaced)         0.000    12.342    fir_DUT/Yn[26]_i_1_n_0
                         FDCE                                         r  fir_DUT/Yn_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439    14.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/Yn_reg[26]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    fir_DUT/Yn_reg[26]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 fir_DUT/Yn1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/Yn_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 8.038ns (81.756%)  route 1.794ns (18.244%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/Yn1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/Yn1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/Yn1__0_n_106
                                                                      r  fir_DUT/Yn1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/Yn1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/Yn1__1_n_105
                                                                      r  fir_DUT/Yn1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/Yn1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/Yn1_carry_i_3_n_0
                                                                      r  fir_DUT/Yn1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/Yn1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/Yn1_carry_n_0
                                                                      r  fir_DUT/Yn1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  fir_DUT/Yn1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    10.650    fir_DUT/Yn1_carry__0_n_4
                                                                      r  fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.957 r  fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.957    fir_DUT/i__carry__4_i_1_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.333 r  fir_DUT/Yn0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.333    fir_DUT/Yn0_inferred__0/i__carry__4_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.670 r  fir_DUT/Yn0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.312    11.982    fir_DUT/Yn0_inferred__0/i__carry__5_n_6
                                                                      r  fir_DUT/Yn[25]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    12.288 r  fir_DUT/Yn[25]_i_1/O
                         net (fo=1, unplaced)         0.000    12.288    fir_DUT/Yn[25]_i_1_n_0
                         FDCE                                         r  fir_DUT/Yn_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439    14.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/Yn_reg[25]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    fir_DUT/Yn_reg[25]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 fir_DUT/Yn1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/Yn_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 8.039ns (81.766%)  route 1.793ns (18.234%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/Yn1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/Yn1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/Yn1__0_n_106
                                                                      r  fir_DUT/Yn1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/Yn1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/Yn1__1_n_105
                                                                      r  fir_DUT/Yn1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/Yn1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/Yn1_carry_i_3_n_0
                                                                      r  fir_DUT/Yn1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/Yn1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/Yn1_carry_n_0
                                                                      r  fir_DUT/Yn1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  fir_DUT/Yn1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    fir_DUT/Yn1_carry__0_n_0
                                                                      r  fir_DUT/Yn1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  fir_DUT/Yn1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    10.767    fir_DUT/Yn1_carry__1_n_4
                                                                      r  fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.074 r  fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.074    fir_DUT/i__carry__5_i_1_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.450 r  fir_DUT/Yn0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.450    fir_DUT/Yn0_inferred__0/i__carry__5_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.682 r  fir_DUT/Yn0_inferred__0/i__carry__6/O[0]
                         net (fo=1, unplaced)         0.311    11.993    fir_DUT/Yn0_inferred__0/i__carry__6_n_7
                                                                      r  fir_DUT/Yn[28]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    12.288 r  fir_DUT/Yn[28]_i_1/O
                         net (fo=1, unplaced)         0.000    12.288    fir_DUT/Yn[28]_i_1_n_0
                         FDCE                                         r  fir_DUT/Yn_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439    14.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/Yn_reg[28]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    fir_DUT/Yn_reg[28]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 fir_DUT/Yn1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/Yn_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 7.922ns (81.546%)  route 1.793ns (18.454%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/Yn1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/Yn1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/Yn1__0_n_106
                                                                      r  fir_DUT/Yn1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/Yn1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/Yn1__1_n_105
                                                                      r  fir_DUT/Yn1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/Yn1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/Yn1_carry_i_3_n_0
                                                                      r  fir_DUT/Yn1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/Yn1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/Yn1_carry_n_0
                                                                      r  fir_DUT/Yn1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  fir_DUT/Yn1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    10.650    fir_DUT/Yn1_carry__0_n_4
                                                                      r  fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.957 r  fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.957    fir_DUT/i__carry__4_i_1_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.333 r  fir_DUT/Yn0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.333    fir_DUT/Yn0_inferred__0/i__carry__4_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.565 r  fir_DUT/Yn0_inferred__0/i__carry__5/O[0]
                         net (fo=1, unplaced)         0.311    11.876    fir_DUT/Yn0_inferred__0/i__carry__5_n_7
                                                                      r  fir_DUT/Yn[24]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    12.171 r  fir_DUT/Yn[24]_i_1/O
                         net (fo=1, unplaced)         0.000    12.171    fir_DUT/Yn[24]_i_1_n_0
                         FDCE                                         r  fir_DUT/Yn_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439    14.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/Yn_reg[24]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    fir_DUT/Yn_reg[24]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -12.171    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 fir_DUT/Yn1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/Yn_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.656ns  (logic 7.731ns (80.067%)  route 1.925ns (19.933%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/Yn1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/Yn1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/Yn1__0_n_106
                                                                      r  fir_DUT/Yn1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/Yn1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/Yn1__1_n_105
                                                                      r  fir_DUT/Yn1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/Yn1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/Yn1_carry_i_3_n_0
                                                                      r  fir_DUT/Yn1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.802 r  fir_DUT/Yn1_carry/O[3]
                         net (fo=1, unplaced)         0.618    10.420    fir_DUT/Yn1_carry_n_4
                                                                      r  fir_DUT/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.727 r  fir_DUT/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    10.727    fir_DUT/i__carry__3_i_1_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.103 r  fir_DUT/Yn0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    11.103    fir_DUT/Yn0_inferred__0/i__carry__3_n_0
                                                                      r  fir_DUT/Yn0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.359 r  fir_DUT/Yn0_inferred__0/i__carry__4/O[2]
                         net (fo=1, unplaced)         0.452    11.811    fir_DUT/Yn0_inferred__0/i__carry__4_n_5
                                                                      r  fir_DUT/Yn[22]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    12.112 r  fir_DUT/Yn[22]_i_1/O
                         net (fo=1, unplaced)         0.000    12.112    fir_DUT/Yn[22]_i_1_n_0
                         FDCE                                         r  fir_DUT/Yn_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439    14.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/Yn_reg[22]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    fir_DUT/Yn_reg[22]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  2.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fir_DUT/axi_write_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/axi_write_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/axi_write_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir_DUT/axi_write_state_reg[0]/Q
                         net (fo=3, unplaced)         0.139     0.963    fir_DUT/axi_write_state[0]
                                                                      f  fir_DUT/axi_write_state[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  fir_DUT/axi_write_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    fir_DUT/n_axi_write_state[0]
                         FDCE                                         r  fir_DUT/axi_write_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/axi_write_state_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_DUT/axi_write_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fir_DUT/out_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/out_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_DUT/out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  fir_DUT/out_counter_reg[0]/Q
                         net (fo=3, unplaced)         0.139     0.963    fir_DUT/out_counter[0]
                                                                      f  fir_DUT/out_counter[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.061 r  fir_DUT/out_counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    fir_DUT/out_counter[0]_i_1_n_0
                         FDPE                                         r  fir_DUT/out_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_DUT/out_counter_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    fir_DUT/out_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 delay_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  delay_cnt_reg[3]/Q
                         net (fo=4, unplaced)         0.141     0.966    delay_cnt[3]
                                                                      f  delay_cnt[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.064 r  delay_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    delay_cnt[1]_i_1_n_0
                         FDRE                                         r  delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fir_DUT/axi_write_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/wready_reg/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/axi_write_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_DUT/axi_write_state_reg[0]/Q
                         net (fo=3, unplaced)         0.139     0.963    fir_DUT/axi_write_state[0]
                                                                      r  fir_DUT/wready_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.064 r  fir_DUT/wready_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    fir_DUT/wready_i_1_n_0
                         FDCE                                         r  fir_DUT/wready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/wready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_DUT/wready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            delay_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  delay_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    delay_cnt[0]
                                                                      f  delay_cnt[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  delay_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    delay_cnt[0]_i_1_n_0
                         FDRE                                         r  delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            delay_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  delay_cnt_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    delay_cnt[2]
                                                                      r  delay_cnt[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.065 r  delay_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    delay_cnt[2]_i_1_n_0
                         FDRE                                         r  delay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 delay_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  delay_cnt_reg[3]/Q
                         net (fo=4, unplaced)         0.141     0.966    delay_cnt[3]
                                                                      r  delay_cnt[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.067 r  delay_cnt[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.067    delay_cnt[3]_i_2_n_0
                         FDRE                                         r  delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fir_DUT/axi_read_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/arready_reg/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/axi_read_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir_DUT/axi_read_state_reg[1]/Q
                         net (fo=8, unplaced)         0.147     0.972    fir_DUT/axi_read_state[1]
                                                                      f  fir_DUT/arready_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  fir_DUT/arready_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    fir_DUT/arready_i_1_n_0
                         FDCE                                         r  fir_DUT/arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/arready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_DUT/arready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fir_DUT/axi_read_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/rvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/axi_read_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_DUT/axi_read_state_reg[1]/Q
                         net (fo=8, unplaced)         0.147     0.972    fir_DUT/axi_read_state[1]
                                                                      r  fir_DUT/rvalid_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  fir_DUT/rvalid_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    fir_DUT/rvalid_i_1_n_0
                         FDCE                                         r  fir_DUT/rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/rvalid_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_DUT/rvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            fir_DUT/fir_state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  FSM_onehot_curr_state_reg[2]/Q
                         net (fo=9, unplaced)         0.148     0.973    fir_DUT/Q[2]
                                                                      r  fir_DUT/fir_state[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.071 r  fir_DUT/fir_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    fir_DUT/n_fir_state[2]
                         FDPE                                         r  fir_DUT/fir_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_DUT/fir_state_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    fir_DUT/fir_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 7.000 }
Period(ns):         12.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.000      9.056                user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.000      9.056                user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.000      9.056                user_bram/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.000      9.056                user_bram/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.000      9.424                user_bram/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.000      9.424                user_bram/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.000      9.424                user_bram/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.000      9.424                user_bram/RAM_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.000      9.845                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         12.000      11.000               FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.000       5.750                data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.000       5.750                data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.000       5.750                data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.000       5.750                data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.000       5.750                data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.000       5.750                data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.000       5.750                data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.000       5.750                data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.000       5.750                data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.000       5.750                data_ram/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.281ns  (logic 4.252ns (51.351%)  route 4.028ns (48.649%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=7, unplaced)         0.484     2.405    fir_DUT/wbs_ack_o_OBUF_inst_i_8_n_0
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.529 f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=125, unplaced)       0.524     3.053    fir_DUT/wbs_adr_i[25]
                                                                      f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.177 r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=31, unplaced)        0.972     4.149    fir_DUT/FSM_onehot_curr_state_reg[5]_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.273 r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.722    fir_DUT/wbs_dat_o_OBUF[4]_inst_i_2_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.846 r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.646    wbs_dat_o_OBUF[4]
                                                                      r  wbs_dat_o_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.281 r  wbs_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.281    wbs_dat_o[4]
                                                                      r  wbs_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.226ns (51.353%)  route 4.003ns (48.647%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[23]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=20, unplaced)        0.509     2.404    user_bram/wbs_ack_o_OBUF_inst_i_2_0
                                                                      f  user_bram/wbs_ack_o_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.528 f  user_bram/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.977    user_bram/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.101 f  user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=85, unplaced)        0.997     4.098    fir_DUT/wbs_ack_o
                                                                      f  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.222 r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.671    fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.795 r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.595    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.230 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.230    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.226ns (51.353%)  route 4.003ns (48.647%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[23]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=20, unplaced)        0.509     2.404    user_bram/wbs_ack_o_OBUF_inst_i_2_0
                                                                      f  user_bram/wbs_ack_o_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.528 f  user_bram/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.977    user_bram/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.101 f  user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=85, unplaced)        0.997     4.098    fir_DUT/wbs_ack_o
                                                                      f  fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.222 r  fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.671    fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.795 r  fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.595    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.230 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.230    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            wbs_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.226ns (51.353%)  route 4.003ns (48.647%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[23]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=20, unplaced)        0.509     2.404    user_bram/wbs_ack_o_OBUF_inst_i_2_0
                                                                      f  user_bram/wbs_ack_o_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.528 f  user_bram/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.977    user_bram/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.101 f  user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=85, unplaced)        0.997     4.098    fir_DUT/wbs_ack_o
                                                                      f  fir_DUT/wbs_dat_o_OBUF[2]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.222 r  fir_DUT/wbs_dat_o_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.671    fir_DUT/wbs_dat_o_OBUF[2]_inst_i_2_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[2]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.795 r  fir_DUT/wbs_dat_o_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.595    wbs_dat_o_OBUF[2]
                                                                      r  wbs_dat_o_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.230 r  wbs_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.230    wbs_dat_o[2]
                                                                      r  wbs_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 4.252ns (54.532%)  route 3.545ns (45.468%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=7, unplaced)         0.484     2.405    fir_DUT/wbs_ack_o_OBUF_inst_i_8_n_0
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.529 f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=125, unplaced)       0.524     3.053    fir_DUT/wbs_adr_i[25]
                                                                      f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.177 r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     3.666    tap_ram/wbs_dat_o_OBUF[31]_inst_i_1
                                                                      r  tap_ram/wbs_dat_o_OBUF[10]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.790 r  tap_ram/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.239    fir_DUT/wbs_dat_o[10]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.363 r  fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.163    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.798 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.798    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 4.252ns (54.532%)  route 3.545ns (45.468%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=7, unplaced)         0.484     2.405    fir_DUT/wbs_ack_o_OBUF_inst_i_8_n_0
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.529 f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=125, unplaced)       0.524     3.053    fir_DUT/wbs_adr_i[25]
                                                                      f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.177 r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     3.666    tap_ram/wbs_dat_o_OBUF[31]_inst_i_1
                                                                      r  tap_ram/wbs_dat_o_OBUF[11]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.790 r  tap_ram/wbs_dat_o_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.239    fir_DUT/wbs_dat_o[11]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.363 r  fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.163    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.798 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.798    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 4.252ns (54.532%)  route 3.545ns (45.468%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=7, unplaced)         0.484     2.405    fir_DUT/wbs_ack_o_OBUF_inst_i_8_n_0
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.529 f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=125, unplaced)       0.524     3.053    fir_DUT/wbs_adr_i[25]
                                                                      f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.177 r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     3.666    tap_ram/wbs_dat_o_OBUF[31]_inst_i_1
                                                                      r  tap_ram/wbs_dat_o_OBUF[12]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.790 r  tap_ram/wbs_dat_o_OBUF[12]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.239    fir_DUT/wbs_dat_o[12]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.363 r  fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.163    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.798 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.798    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 4.252ns (54.532%)  route 3.545ns (45.468%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=7, unplaced)         0.484     2.405    fir_DUT/wbs_ack_o_OBUF_inst_i_8_n_0
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.529 f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=125, unplaced)       0.524     3.053    fir_DUT/wbs_adr_i[25]
                                                                      f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.177 r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     3.666    tap_ram/wbs_dat_o_OBUF[31]_inst_i_1
                                                                      r  tap_ram/wbs_dat_o_OBUF[13]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.790 r  tap_ram/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.239    fir_DUT/wbs_dat_o[13]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.363 r  fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.163    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.798 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.798    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 4.252ns (54.532%)  route 3.545ns (45.468%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=7, unplaced)         0.484     2.405    fir_DUT/wbs_ack_o_OBUF_inst_i_8_n_0
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.529 f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=125, unplaced)       0.524     3.053    fir_DUT/wbs_adr_i[25]
                                                                      f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.177 r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     3.666    tap_ram/wbs_dat_o_OBUF[31]_inst_i_1
                                                                      r  tap_ram/wbs_dat_o_OBUF[14]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.790 r  tap_ram/wbs_dat_o_OBUF[14]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.239    fir_DUT/wbs_dat_o[14]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.363 r  fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.163    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.798 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.798    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 4.252ns (54.532%)  route 3.545ns (45.468%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=7, unplaced)         0.484     2.405    fir_DUT/wbs_ack_o_OBUF_inst_i_8_n_0
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.529 f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=125, unplaced)       0.524     3.053    fir_DUT/wbs_adr_i[25]
                                                                      f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.177 r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     3.666    tap_ram/wbs_dat_o_OBUF[31]_inst_i_1
                                                                      r  tap_ram/wbs_dat_o_OBUF[15]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.790 r  tap_ram/wbs_dat_o_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.239    fir_DUT/wbs_dat_o[15]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.363 r  fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.163    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.798 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.798    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_DUT/tapReadAddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 3.903ns (50.056%)  route 3.895ns (49.944%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/tapReadAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_DUT/tapReadAddr_reg[10]/Q
                         net (fo=2, unplaced)         0.752     3.686    fir_DUT/tapReadAddr[10]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=1, unplaced)         0.449     4.430    fir_DUT/wbs_dat_o_OBUF[31]_inst_i_8_n_0
                                                                      f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.554 f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=4, unplaced)         0.473     5.027    fir_DUT/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.151 r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=31, unplaced)        0.972     6.123    fir_DUT/FSM_onehot_curr_state_reg[5]_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.247 r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.696    fir_DUT/wbs_dat_o_OBUF[4]_inst_i_2_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.820 r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.620    wbs_dat_o_OBUF[4]
                                                                      r  wbs_dat_o_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.255 r  wbs_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.255    wbs_dat_o[4]
                                                                      r  wbs_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  user_bram/RAM_reg_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    fir_DUT/Do0[0]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.407 r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.910 r  user_bram/RAM_reg_1/DOBDO[2]
                         net (fo=1, unplaced)         0.800     5.710    tap_ram/Do0[5]
                                                                      r  tap_ram/wbs_dat_o_OBUF[10]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.834 r  tap_ram/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    fir_DUT/wbs_dat_o[10]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.407 r  fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.910 r  user_bram/RAM_reg_1/DOBDO[3]
                         net (fo=1, unplaced)         0.800     5.710    tap_ram/Do0[6]
                                                                      r  tap_ram/wbs_dat_o_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.834 r  tap_ram/wbs_dat_o_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    fir_DUT/wbs_dat_o[11]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.407 r  fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.910 r  user_bram/RAM_reg_1/DOBDO[4]
                         net (fo=1, unplaced)         0.800     5.710    tap_ram/Do0[7]
                                                                      r  tap_ram/wbs_dat_o_OBUF[12]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.834 r  tap_ram/wbs_dat_o_OBUF[12]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    fir_DUT/wbs_dat_o[12]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.407 r  fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.910 r  user_bram/RAM_reg_1/DOBDO[5]
                         net (fo=1, unplaced)         0.800     5.710    tap_ram/Do0[8]
                                                                      r  tap_ram/wbs_dat_o_OBUF[13]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.834 r  tap_ram/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    fir_DUT/wbs_dat_o[13]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.407 r  fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.910 r  user_bram/RAM_reg_1/DOBDO[6]
                         net (fo=1, unplaced)         0.800     5.710    tap_ram/Do0[9]
                                                                      r  tap_ram/wbs_dat_o_OBUF[14]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.834 r  tap_ram/wbs_dat_o_OBUF[14]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    fir_DUT/wbs_dat_o[14]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.407 r  fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.910 r  user_bram/RAM_reg_1/DOBDO[7]
                         net (fo=1, unplaced)         0.800     5.710    tap_ram/Do0[10]
                                                                      r  tap_ram/wbs_dat_o_OBUF[15]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.834 r  tap_ram/wbs_dat_o_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    fir_DUT/wbs_dat_o[15]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.407 r  fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  user_bram/RAM_reg_2/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    tap_ram/Do0[11]
                                                                      r  tap_ram/wbs_dat_o_OBUF[16]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.834 r  tap_ram/wbs_dat_o_OBUF[16]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    fir_DUT/wbs_dat_o[16]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.407 r  fir_DUT/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.910 r  user_bram/RAM_reg_2/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    tap_ram/Do0[12]
                                                                      r  tap_ram/wbs_dat_o_OBUF[17]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.834 r  tap_ram/wbs_dat_o_OBUF[17]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    fir_DUT/wbs_dat_o[17]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.407 r  fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_DUT/data_length_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_DUT/data_length_reg[0]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/data_length[0]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/data_length_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/data_length_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_DUT/data_length_reg[10]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/data_length[10]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/data_length_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/data_length_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_DUT/data_length_reg[11]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/data_length[11]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/data_length_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/data_length_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_DUT/data_length_reg[12]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/data_length[12]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/data_length_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/data_length_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_DUT/data_length_reg[13]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/data_length[13]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/data_length_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/data_length_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_DUT/data_length_reg[14]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/data_length[14]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/data_length_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/data_length_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_DUT/data_length_reg[15]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/data_length[15]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/data_length_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/data_length_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_DUT/data_length_reg[16]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/data_length[16]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[16]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/data_length_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/data_length_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_DUT/data_length_reg[17]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/data_length[17]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/data_length_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/data_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_DUT/data_length_reg[18]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/data_length[18]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[18]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           451 Endpoints
Min Delay           451 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            fir_DUT/fir_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.416ns  (logic 1.716ns (26.739%)  route 4.701ns (73.261%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      r  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      r  fir_DUT/dataRam_rst_cnt[3]_i_39/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  fir_DUT/dataRam_rst_cnt[3]_i_39/O
                         net (fo=12, unplaced)        0.950     2.845    fir_DUT/dataRam_rst_cnt[3]_i_39_n_0
                                                                      r  fir_DUT/dataRam_rst_cnt[3]_i_21/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.969 r  fir_DUT/dataRam_rst_cnt[3]_i_21/O
                         net (fo=1, unplaced)         1.111     4.080    fir_DUT/dataRam_rst_cnt[3]_i_21_n_0
                                                                      r  fir_DUT/dataRam_rst_cnt[3]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.204 r  fir_DUT/dataRam_rst_cnt[3]_i_14/O
                         net (fo=2, unplaced)         0.913     5.117    fir_DUT/dataRam_rst_cnt[3]_i_14_n_0
                                                                      r  fir_DUT/dataRam_rst_cnt[3]_i_7/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.241 r  fir_DUT/dataRam_rst_cnt[3]_i_7/O
                         net (fo=3, unplaced)         0.467     5.708    fir_DUT/dataRam_rst_cnt[3]_i_7_n_0
                                                                      r  fir_DUT/dataRam_rst_cnt[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.832 f  fir_DUT/dataRam_rst_cnt[0]_i_2/O
                         net (fo=2, unplaced)         0.460     6.292    fir_DUT/dataRam_rst_cnt[0]_i_2_n_0
                                                                      f  fir_DUT/fir_state[0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.416 r  fir_DUT/fir_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.416    fir_DUT/n_fir_state[0]
                         FDCE                                         r  fir_DUT/fir_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439     2.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/fir_state_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            fir_DUT/fir_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.397ns  (logic 1.708ns (26.693%)  route 4.690ns (73.307%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      r  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      r  fir_DUT/dataRam_rst_cnt[3]_i_39/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  fir_DUT/dataRam_rst_cnt[3]_i_39/O
                         net (fo=12, unplaced)        0.950     2.845    fir_DUT/dataRam_rst_cnt[3]_i_39_n_0
                                                                      r  fir_DUT/dataRam_rst_cnt[3]_i_21/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.969 r  fir_DUT/dataRam_rst_cnt[3]_i_21/O
                         net (fo=1, unplaced)         1.111     4.080    fir_DUT/dataRam_rst_cnt[3]_i_21_n_0
                                                                      r  fir_DUT/dataRam_rst_cnt[3]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.204 r  fir_DUT/dataRam_rst_cnt[3]_i_14/O
                         net (fo=2, unplaced)         0.913     5.117    fir_DUT/dataRam_rst_cnt[3]_i_14_n_0
                                                                      r  fir_DUT/dataRam_rst_cnt[3]_i_7/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.241 r  fir_DUT/dataRam_rst_cnt[3]_i_7/O
                         net (fo=3, unplaced)         0.467     5.708    fir_DUT/dataRam_rst_cnt[3]_i_7_n_0
                                                                      r  fir_DUT/fir_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.832 r  fir_DUT/fir_state[1]_i_3/O
                         net (fo=1, unplaced)         0.449     6.281    fir_DUT/fir_state[1]_i_3_n_0
                                                                      r  fir_DUT/fir_state[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     6.397 r  fir_DUT/fir_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     6.397    fir_DUT/n_fir_state[1]
                         FDCE                                         r  fir_DUT/fir_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439     2.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/fir_state_reg[1]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            fir_DUT/dataRam_rst_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.393ns  (logic 1.716ns (26.835%)  route 4.678ns (73.165%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_39/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  fir_DUT/dataRam_rst_cnt[3]_i_39/O
                         net (fo=12, unplaced)        0.950     2.845    fir_DUT/dataRam_rst_cnt[3]_i_39_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_21/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.969 f  fir_DUT/dataRam_rst_cnt[3]_i_21/O
                         net (fo=1, unplaced)         1.111     4.080    fir_DUT/dataRam_rst_cnt[3]_i_21_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.204 f  fir_DUT/dataRam_rst_cnt[3]_i_14/O
                         net (fo=2, unplaced)         0.913     5.117    fir_DUT/dataRam_rst_cnt[3]_i_14_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_7/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.241 f  fir_DUT/dataRam_rst_cnt[3]_i_7/O
                         net (fo=3, unplaced)         0.467     5.708    fir_DUT/dataRam_rst_cnt[3]_i_7_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.832 r  fir_DUT/dataRam_rst_cnt[3]_i_2/O
                         net (fo=3, unplaced)         0.437     6.269    fir_DUT/dataRam_rst_cnt[3]_i_2_n_0
                                                                      r  fir_DUT/dataRam_rst_cnt[1]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.393 r  fir_DUT/dataRam_rst_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     6.393    fir_DUT/dataRam_rst_cnt[1]_i_1_n_0
                         FDCE                                         r  fir_DUT/dataRam_rst_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439     2.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/dataRam_rst_cnt_reg[1]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            fir_DUT/dataRam_rst_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.393ns  (logic 1.716ns (26.835%)  route 4.678ns (73.165%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_39/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  fir_DUT/dataRam_rst_cnt[3]_i_39/O
                         net (fo=12, unplaced)        0.950     2.845    fir_DUT/dataRam_rst_cnt[3]_i_39_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_21/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.969 f  fir_DUT/dataRam_rst_cnt[3]_i_21/O
                         net (fo=1, unplaced)         1.111     4.080    fir_DUT/dataRam_rst_cnt[3]_i_21_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.204 f  fir_DUT/dataRam_rst_cnt[3]_i_14/O
                         net (fo=2, unplaced)         0.913     5.117    fir_DUT/dataRam_rst_cnt[3]_i_14_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_7/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.241 f  fir_DUT/dataRam_rst_cnt[3]_i_7/O
                         net (fo=3, unplaced)         0.467     5.708    fir_DUT/dataRam_rst_cnt[3]_i_7_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.832 r  fir_DUT/dataRam_rst_cnt[3]_i_2/O
                         net (fo=3, unplaced)         0.437     6.269    fir_DUT/dataRam_rst_cnt[3]_i_2_n_0
                                                                      r  fir_DUT/dataRam_rst_cnt[2]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.393 r  fir_DUT/dataRam_rst_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     6.393    fir_DUT/dataRam_rst_cnt[2]_i_1_n_0
                         FDCE                                         r  fir_DUT/dataRam_rst_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439     2.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/dataRam_rst_cnt_reg[2]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            fir_DUT/dataRam_rst_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.393ns  (logic 1.716ns (26.835%)  route 4.678ns (73.165%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_39/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  fir_DUT/dataRam_rst_cnt[3]_i_39/O
                         net (fo=12, unplaced)        0.950     2.845    fir_DUT/dataRam_rst_cnt[3]_i_39_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_21/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.969 f  fir_DUT/dataRam_rst_cnt[3]_i_21/O
                         net (fo=1, unplaced)         1.111     4.080    fir_DUT/dataRam_rst_cnt[3]_i_21_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.204 f  fir_DUT/dataRam_rst_cnt[3]_i_14/O
                         net (fo=2, unplaced)         0.913     5.117    fir_DUT/dataRam_rst_cnt[3]_i_14_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_7/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.241 f  fir_DUT/dataRam_rst_cnt[3]_i_7/O
                         net (fo=3, unplaced)         0.467     5.708    fir_DUT/dataRam_rst_cnt[3]_i_7_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.832 r  fir_DUT/dataRam_rst_cnt[3]_i_2/O
                         net (fo=3, unplaced)         0.437     6.269    fir_DUT/dataRam_rst_cnt[3]_i_2_n_0
                                                                      r  fir_DUT/dataRam_rst_cnt[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.393 r  fir_DUT/dataRam_rst_cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     6.393    fir_DUT/dataRam_rst_cnt[3]_i_1_n_0
                         FDCE                                         r  fir_DUT/dataRam_rst_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439     2.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/dataRam_rst_cnt_reg[3]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            fir_DUT/dataRam_rst_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.386ns  (logic 1.716ns (26.865%)  route 4.671ns (73.135%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_39/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  fir_DUT/dataRam_rst_cnt[3]_i_39/O
                         net (fo=12, unplaced)        0.950     2.845    fir_DUT/dataRam_rst_cnt[3]_i_39_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_21/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.969 f  fir_DUT/dataRam_rst_cnt[3]_i_21/O
                         net (fo=1, unplaced)         1.111     4.080    fir_DUT/dataRam_rst_cnt[3]_i_21_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.204 f  fir_DUT/dataRam_rst_cnt[3]_i_14/O
                         net (fo=2, unplaced)         0.913     5.117    fir_DUT/dataRam_rst_cnt[3]_i_14_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[3]_i_7/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.241 f  fir_DUT/dataRam_rst_cnt[3]_i_7/O
                         net (fo=3, unplaced)         0.467     5.708    fir_DUT/dataRam_rst_cnt[3]_i_7_n_0
                                                                      f  fir_DUT/dataRam_rst_cnt[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.832 r  fir_DUT/dataRam_rst_cnt[0]_i_2/O
                         net (fo=2, unplaced)         0.430     6.262    fir_DUT/dataRam_rst_cnt[0]_i_2_n_0
                                                                      r  fir_DUT/dataRam_rst_cnt[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.386 r  fir_DUT/dataRam_rst_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.386    fir_DUT/dataRam_rst_cnt[0]_i_1_n_0
                         FDCE                                         r  fir_DUT/dataRam_rst_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439     2.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/dataRam_rst_cnt_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            fir_DUT/ap_idle_reg/D
                            (rising edge-triggered cell FDPE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.742ns (32.311%)  route 3.649ns (67.689%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  fir_DUT/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=7, unplaced)         0.484     2.405    fir_DUT/wbs_ack_o_OBUF_inst_i_8_n_0
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.529 f  fir_DUT/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=125, unplaced)       0.554     3.083    fir_DUT/wbs_adr_i[25]
                                                                      f  fir_DUT/ap_idle_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.207 f  fir_DUT/ap_idle_i_8/O
                         net (fo=1, unplaced)         0.902     4.109    fir_DUT/ap_idle_i_8_n_0
                                                                      f  fir_DUT/ap_idle_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.233 f  fir_DUT/ap_idle_i_3/O
                         net (fo=1, unplaced)         0.449     4.682    fir_DUT/ap_idle_i_3_n_0
                                                                      f  fir_DUT/ap_idle_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.806 r  fir_DUT/ap_idle_i_2/O
                         net (fo=2, unplaced)         0.460     5.266    fir_DUT/ap_idle_i_2_n_0
                                                                      r  fir_DUT/ap_idle_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.390 r  fir_DUT/ap_idle_i_1/O
                         net (fo=1, unplaced)         0.000     5.390    fir_DUT/ap_idle_i_1_n_0
                         FDPE                                         r  fir_DUT/ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439     2.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_DUT/ap_idle_reg/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            fir_DUT/ap_start_reg/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.742ns (32.311%)  route 3.649ns (67.689%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      r  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[13]
                                                                      r  fir_DUT/wbs_ack_o_OBUF_inst_i_8/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  fir_DUT/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=7, unplaced)         0.484     2.405    fir_DUT/wbs_ack_o_OBUF_inst_i_8_n_0
                                                                      r  fir_DUT/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  fir_DUT/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=125, unplaced)       0.554     3.083    fir_DUT/wbs_adr_i[25]
                                                                      r  fir_DUT/ap_idle_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.207 r  fir_DUT/ap_idle_i_8/O
                         net (fo=1, unplaced)         0.902     4.109    fir_DUT/ap_idle_i_8_n_0
                                                                      r  fir_DUT/ap_idle_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.233 r  fir_DUT/ap_idle_i_3/O
                         net (fo=1, unplaced)         0.449     4.682    fir_DUT/ap_idle_i_3_n_0
                                                                      r  fir_DUT/ap_idle_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.806 f  fir_DUT/ap_idle_i_2/O
                         net (fo=2, unplaced)         0.460     5.266    fir_DUT/ap_idle_i_2_n_0
                                                                      f  fir_DUT/ap_start_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.390 r  fir_DUT/ap_start_i_1/O
                         net (fo=1, unplaced)         0.000     5.390    fir_DUT/ap_start_i_1_n_0
                         FDCE                                         r  fir_DUT/ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439     2.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_DUT/ap_start_reg/C

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.569ns  (logic 1.468ns (32.122%)  route 3.101ns (67.878%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[23]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=20, unplaced)        0.509     2.404    user_bram/wbs_ack_o_OBUF_inst_i_2_0
                                                                      f  user_bram/wbs_ack_o_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.528 f  user_bram/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.977    user_bram/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.101 f  user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=85, unplaced)        0.544     3.645    user_bram/wbs_adr_i[21]
                                                                      f  user_bram/RAM_reg_0_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.769 r  user_bram/RAM_reg_0_i_7/O
                         net (fo=8, unplaced)         0.800     4.569    user_bram/wbs_adr_bram_i[7]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.569ns  (logic 1.468ns (32.122%)  route 3.101ns (67.878%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[23]
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=20, unplaced)        0.509     2.404    user_bram/wbs_ack_o_OBUF_inst_i_2_0
                                                                      f  user_bram/wbs_ack_o_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.528 f  user_bram/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.977    user_bram/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.101 f  user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=85, unplaced)        0.544     3.645    user_bram/wbs_adr_i[21]
                                                                      f  user_bram/RAM_reg_0_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.769 r  user_bram/RAM_reg_0_i_6/O
                         net (fo=8, unplaced)         0.800     4.569    user_bram/wbs_adr_bram_i[8]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            FSM_onehot_curr_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=175, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDSE                                         r  FSM_onehot_curr_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDSE                                         r  FSM_onehot_curr_state_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            FSM_onehot_curr_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=175, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  FSM_onehot_curr_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_curr_state_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            FSM_onehot_curr_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=175, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  FSM_onehot_curr_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_curr_state_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            FSM_onehot_curr_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=175, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  FSM_onehot_curr_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_curr_state_reg[3]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            FSM_onehot_curr_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=175, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  FSM_onehot_curr_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_curr_state_reg[4]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            FSM_onehot_curr_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=175, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  FSM_onehot_curr_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_curr_state_reg[5]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=175, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delay_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=175, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delay_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=175, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delay_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=175, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delay_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=281, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[3]/C





