// Top-Level Entity, Arrow Max10 DECA board
// written by C. Jakob, fbeit, h_da, December 2023, christian.jakob@h-da.de

module fsoc_lab(
(* chip_pin = "M8" *) input logic clk, 
(* chip_pin = "J21" *) input logic reset_n,
(* chip_pin = "H21, H22" *) input logic [1:0] mode,
(* chip_pin = "C5, B4, A5, C4, B7, A6, C8, C7" *) output logic [7:0] q
);

// Instantiate your Nios II core here in interconnect it with the top-level
// I/O signals ...


endmodule