
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/sha256_ctrl_axi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top top_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_ps7_0/top_ps7_0.dcp' for cell 'top_i/ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_rst_ps7_100M_0/top_rst_ps7_100M_0.dcp' for cell 'top_i/rst_ps7_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_sha256_ctrl_axi_0/top_sha256_ctrl_axi_0.dcp' for cell 'top_i/sha256_ctrl_axi'
INFO: [Project 1-454] Reading design checkpoint '/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_auto_pc_0/top_auto_pc_0.dcp' for cell 'top_i/ps7_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2903.414 ; gain = 0.000 ; free physical = 8000 ; free virtual = 55562
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_ps7_0/top_ps7_0.xdc] for cell 'top_i/ps7/inst'
Finished Parsing XDC File [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_ps7_0/top_ps7_0.xdc] for cell 'top_i/ps7/inst'
Parsing XDC File [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_rst_ps7_100M_0/top_rst_ps7_100M_0_board.xdc] for cell 'top_i/rst_ps7_100M/U0'
Finished Parsing XDC File [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_rst_ps7_100M_0/top_rst_ps7_100M_0_board.xdc] for cell 'top_i/rst_ps7_100M/U0'
Parsing XDC File [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_rst_ps7_100M_0/top_rst_ps7_100M_0.xdc] for cell 'top_i/rst_ps7_100M/U0'
Finished Parsing XDC File [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_rst_ps7_100M_0/top_rst_ps7_100M_0.xdc] for cell 'top_i/rst_ps7_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3063.492 ; gain = 0.000 ; free physical = 7856 ; free virtual = 55418
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3063.492 ; gain = 160.078 ; free physical = 7856 ; free virtual = 55418
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3063.492 ; gain = 0.000 ; free physical = 7843 ; free virtual = 55406

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b20a7f4b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3063.492 ; gain = 0.000 ; free physical = 7613 ; free virtual = 55197

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 140bd1638

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3253.613 ; gain = 0.000 ; free physical = 7353 ; free virtual = 54937
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 27 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18f120a13

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3253.613 ; gain = 0.000 ; free physical = 7353 ; free virtual = 54937
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 130df4f81

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3253.613 ; gain = 0.000 ; free physical = 7343 ; free virtual = 54926
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 160 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 130df4f81

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3285.629 ; gain = 32.016 ; free physical = 7342 ; free virtual = 54925
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 130df4f81

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3285.629 ; gain = 32.016 ; free physical = 7341 ; free virtual = 54924
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 130df4f81

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3285.629 ; gain = 32.016 ; free physical = 7347 ; free virtual = 54930
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              27  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             160  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.629 ; gain = 0.000 ; free physical = 7347 ; free virtual = 54930
Ending Logic Optimization Task | Checksum: 1f64e5816

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3285.629 ; gain = 32.016 ; free physical = 7347 ; free virtual = 54930

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f64e5816

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3285.629 ; gain = 0.000 ; free physical = 7347 ; free virtual = 54930

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f64e5816

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.629 ; gain = 0.000 ; free physical = 7347 ; free virtual = 54930

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.629 ; gain = 0.000 ; free physical = 7347 ; free virtual = 54930
Ending Netlist Obfuscation Task | Checksum: 1f64e5816

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.629 ; gain = 0.000 ; free physical = 7347 ; free virtual = 54930
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3285.629 ; gain = 222.137 ; free physical = 7347 ; free virtual = 54930
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3293.633 ; gain = 0.000 ; free physical = 7347 ; free virtual = 54931
INFO: [Common 17-1381] The checkpoint '/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7250 ; free virtual = 54839
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 101faa62e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7250 ; free virtual = 54839
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7250 ; free virtual = 54839

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15d1f749f

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7282 ; free virtual = 54871

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2278751e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7294 ; free virtual = 54886

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2278751e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7294 ; free virtual = 54886
Phase 1 Placer Initialization | Checksum: 2278751e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7294 ; free virtual = 54887

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 146f56f1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7273 ; free virtual = 54866

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 172459a8d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7281 ; free virtual = 54874

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 172459a8d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7281 ; free virtual = 54874

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 27 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 0 LUT, combined 12 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7265 ; free virtual = 54861

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c25dc614

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7265 ; free virtual = 54861
Phase 2.4 Global Placement Core | Checksum: 1f31ac436

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7265 ; free virtual = 54862
Phase 2 Global Placement | Checksum: 1f31ac436

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7265 ; free virtual = 54862

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20fe4ddec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7263 ; free virtual = 54861

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19b53cbe0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7262 ; free virtual = 54860

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 164942c0e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7262 ; free virtual = 54860

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 154427328

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7262 ; free virtual = 54860

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 194875422

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7252 ; free virtual = 54849

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 212e4048a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7252 ; free virtual = 54849

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b9423d06

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7252 ; free virtual = 54849
Phase 3 Detail Placement | Checksum: 1b9423d06

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7252 ; free virtual = 54849

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e650e8f9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.954 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 25370638d

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7247 ; free virtual = 54845
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22a49ebb3

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7247 ; free virtual = 54845
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e650e8f9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7247 ; free virtual = 54845

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.954. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ddeac6fc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7247 ; free virtual = 54845

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7247 ; free virtual = 54845
Phase 4.1 Post Commit Optimization | Checksum: 1ddeac6fc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7247 ; free virtual = 54845

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ddeac6fc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7248 ; free virtual = 54845

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ddeac6fc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7248 ; free virtual = 54845
Phase 4.3 Placer Reporting | Checksum: 1ddeac6fc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7248 ; free virtual = 54846

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7248 ; free virtual = 54846

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7248 ; free virtual = 54846
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13e4fb0e1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7248 ; free virtual = 54846
Ending Placer Task | Checksum: 965b23b0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7248 ; free virtual = 54846
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7241 ; free virtual = 54843
INFO: [Common 17-1381] The checkpoint '/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.runs/impl_1/top_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7246 ; free virtual = 54845
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7246 ; free virtual = 54845
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 87343754 ConstDB: 0 ShapeSum: f26ec5c RouteDB: 0
Post Restoration Checksum: NetGraph: ab8b736c NumContArr: 5a15195b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 105a08cc7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7080 ; free virtual = 54680

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 105a08cc7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7047 ; free virtual = 54647

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 105a08cc7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7047 ; free virtual = 54648
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 90cc7b4f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7041 ; free virtual = 54641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.952  | TNS=0.000  | WHS=-0.186 | THS=-21.619|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2709
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2709
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 553a639d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7038 ; free virtual = 54640

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 553a639d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7038 ; free virtual = 54640
Phase 3 Initial Routing | Checksum: 233731f42

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7040 ; free virtual = 54641

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 453
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.629  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 26f367293

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7031 ; free virtual = 54631

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.629  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1eeab67cb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7030 ; free virtual = 54631
Phase 4 Rip-up And Reroute | Checksum: 1eeab67cb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7030 ; free virtual = 54631

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1182e4f60

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7029 ; free virtual = 54631
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.744  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1182e4f60

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7029 ; free virtual = 54631

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1182e4f60

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7029 ; free virtual = 54631
Phase 5 Delay and Skew Optimization | Checksum: 1182e4f60

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7029 ; free virtual = 54631

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 113ed13ea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7028 ; free virtual = 54630
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.744  | TNS=0.000  | WHS=0.066  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11a0b7e81

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7028 ; free virtual = 54630
Phase 6 Post Hold Fix | Checksum: 11a0b7e81

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7024 ; free virtual = 54626

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.49324 %
  Global Horizontal Routing Utilization  = 1.98667 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19e1dc593

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7026 ; free virtual = 54628

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19e1dc593

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7026 ; free virtual = 54628

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a2a7daa5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7021 ; free virtual = 54623

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.744  | TNS=0.000  | WHS=0.066  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a2a7daa5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7021 ; free virtual = 54623
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7054 ; free virtual = 54656

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3480.184 ; gain = 0.000 ; free physical = 7054 ; free virtual = 54656
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3481.840 ; gain = 1.656 ; free physical = 7043 ; free virtual = 54651
INFO: [Common 17-1381] The checkpoint '/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
97 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
Writing bitstream ./top_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3812.922 ; gain = 220.340 ; free physical = 7122 ; free virtual = 54742
INFO: [Common 17-206] Exiting Vivado at Wed Sep  4 22:15:29 2024...
