# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"SR_gated_latch_dataflow_tb_time_synth.v" \
"../../../../../../SR_gated_latch_dataflow_tb.v" \

# Do not sort compile order
nosort
