

================================================================
== Vivado HLS Report for 'img_filter'
================================================================
* Date:           Fri Jan  1 19:19:57 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Convolucion
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.843|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  308483|  308483|  308483|  308483|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                        |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Buffer_padding        |    1274|    1274|       637|          -|          -|       2|    no    |
        |- conv_windows_padding  |       3|       3|         1|          1|          1|       3|    yes   |
        |- L_convolution         |  307201|  307201|         3|          1|          1|  307200|    yes   |
        +------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    452|    -|
|FIFO             |        2|      -|      76|    116|    -|
|Instance         |        0|      -|      36|    145|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   2571|    -|
|Register         |        -|      -|    1227|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|    1339|   3284|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+----+----+
    |            Instance            |            Module            | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------------+------------------------------+---------+-------+----+----+
    |img_filter_CONTROL_BUS_s_axi_U  |img_filter_CONTROL_BUS_s_axi  |        0|      0|  36|  40|
    |img_filter_mux_42bkb_U1         |img_filter_mux_42bkb          |        0|      0|   0|  21|
    |img_filter_mux_42bkb_U2         |img_filter_mux_42bkb          |        0|      0|   0|  21|
    |img_filter_mux_42bkb_U3         |img_filter_mux_42bkb          |        0|      0|   0|  21|
    |img_filter_mux_42bkb_U4         |img_filter_mux_42bkb          |        0|      0|   0|  21|
    |img_filter_mux_42bkb_U5         |img_filter_mux_42bkb          |        0|      0|   0|  21|
    +--------------------------------+------------------------------+---------+-------+----+----+
    |Total                           |                              |        0|      0|  36| 145|
    +--------------------------------+------------------------------+---------+-------+----+----+

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |img_filter_am_addcud_U6  |img_filter_am_addcud  | i0 * (i1 + i2) |
    +-------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+------+-----+---------+
    |line_buffer_0_V_V_fifo_U  |        1|  38|  58|   640|    8|     5120|
    |line_buffer_1_V_V_fifo_U  |        1|  38|  58|   640|    8|     5120|
    +--------------------------+---------+----+----+------+-----+---------+
    |Total                     |        2|  76| 116|  1280|   16|    10240|
    +--------------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_823_p2                     |     +    |      0|  0|  17|           1|          10|
    |conv_result_V_1_fu_725_p2           |     +    |      0|  0|  32|          32|          32|
    |conv_result_V_2_2_fu_749_p2         |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_477_p2                       |     +    |      0|  0|   9|           2|           1|
    |i_2_fu_499_p2                       |     +    |      0|  0|   9|           2|           1|
    |indvar_flatten_next_fu_591_p2       |     +    |      0|  0|  26|          19|           1|
    |ret_V_fu_629_p2                     |     +    |      0|  0|  16|           9|           9|
    |row_s_fu_678_p2                     |     +    |      0|  0|  16|           1|           9|
    |tmp2_fu_743_p2                      |     +    |      0|  0|  32|          32|          32|
    |conv_result_V_1_1_fu_737_p2         |     -    |      0|  0|  32|          32|          32|
    |ap_block_state641_pp1_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state642_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state643_io                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op680_write_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op682_write_state2     |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_A                |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_B                |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |tmp_last_V_fu_816_p2                |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_471_p2                 |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_493_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_flatten_fu_585_p2          |   icmp   |      0|  0|  20|          19|          19|
    |exitcond_fu_664_p2                  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_fu_765_p2                      |   icmp   |      0|  0|  20|          24|           1|
    |in_V_data_V_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |out_V_data_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |out_V_last_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |tmp_5_mid1_fu_684_p2                |   icmp   |      0|  0|  13|           9|           7|
    |tmp_6_fu_810_p2                     |   icmp   |      0|  0|  13|          10|          10|
    |tmp_s_fu_690_p2                     |   icmp   |      0|  0|  13|           9|           7|
    |ap_block_pp1_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state642_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state644                   |    or    |      0|  0|   2|           1|           1|
    |col_mid2_fu_670_p3                  |  select  |      0|  0|   9|           1|           1|
    |p_0340_2_fu_771_p3                  |  select  |      0|  0|  32|           1|           8|
    |row_mid2_fu_704_p3                  |  select  |      0|  0|   9|           1|           9|
    |tmp_5_mid2_fu_696_p3                |  select  |      0|  0|   2|           1|           1|
    |tmp_8_fu_791_p3                     |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 452|         277|         261|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+------+-----------+-----+-----------+
    |                     Name                     |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                                     |  2193|        643|    1|        643|
    |ap_enable_reg_pp1_iter1                       |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                       |    15|          3|    1|          3|
    |ap_phi_mux_conv_window_1_0_V_phi_fu_431_p4    |     9|          2|   32|         64|
    |ap_phi_mux_conv_window_1_1_V_phi_fu_420_p4    |     9|          2|   32|         64|
    |ap_phi_mux_conv_window_V_1_0_3_phi_fu_443_p4  |     9|          2|   32|         64|
    |ap_phi_mux_conv_window_V_2_0_3_phi_fu_399_p4  |     9|          2|   32|         64|
    |col_reg_460                                   |     9|          2|   10|         20|
    |conv_window_0_1_V_reg_450                     |     9|          2|   32|         64|
    |conv_window_1_0_V_reg_428                     |     9|          2|   32|         64|
    |conv_window_1_1_V_reg_417                     |     9|          2|   32|         64|
    |conv_window_2_0_V_reg_384                     |     9|          2|   32|         64|
    |conv_window_2_1_V_reg_373                     |     9|          2|   32|         64|
    |conv_window_V_1_0_3_reg_440                   |     9|          2|   32|         64|
    |conv_window_V_2_0_3_reg_396                   |     9|          2|   32|         64|
    |i5_reg_351                                    |     9|          2|    2|          4|
    |i_reg_280                                     |     9|          2|    2|          4|
    |in_V_data_V_0_data_out                        |     9|          2|   24|         48|
    |in_V_data_V_0_state                           |    15|          3|    2|          6|
    |in_V_dest_V_0_state                           |    15|          3|    2|          6|
    |in_r_TDATA_blk_n                              |     9|          2|    1|          2|
    |indvar_flatten_reg_362                        |     9|          2|   19|         38|
    |line_buffer_0_V_V_din                         |    15|          3|    8|         24|
    |line_buffer_1_V_V_din                         |    15|          3|    8|         24|
    |out_V_data_V_1_data_out                       |     9|          2|   24|         48|
    |out_V_data_V_1_state                          |    15|          3|    2|          6|
    |out_V_dest_V_1_state                          |    15|          3|    2|          6|
    |out_V_id_V_1_state                            |    15|          3|    2|          6|
    |out_V_keep_V_1_state                          |    15|          3|    2|          6|
    |out_V_last_V_1_data_out                       |     9|          2|    1|          2|
    |out_V_last_V_1_state                          |    15|          3|    2|          6|
    |out_V_strb_V_1_state                          |    15|          3|    2|          6|
    |out_V_user_V_1_state                          |    15|          3|    2|          6|
    |out_r_TDATA_blk_n                             |     9|          2|    1|          2|
    |row_reg_406                                   |     9|          2|    9|         18|
    +----------------------------------------------+------+-----------+-----+-----------+
    |Total                                         |  2571|        723|  482|       1640|
    +----------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                               |  642|   0|  642|          0|
    |ap_enable_reg_pp1_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |    1|   0|    1|          0|
    |col_reg_460                             |   10|   0|   10|          0|
    |conv_window_0_1_V_reg_450               |   32|   0|   32|          0|
    |conv_window_1_0_V_reg_428               |   32|   0|   32|          0|
    |conv_window_1_1_V_reg_417               |   32|   0|   32|          0|
    |conv_window_1_2_V_reg_947               |    8|   0|   32|         24|
    |conv_window_2_0_V_reg_384               |   32|   0|   32|          0|
    |conv_window_2_1_V_reg_373               |   32|   0|   32|          0|
    |conv_window_2_2_V_reg_932               |    8|   0|   32|         24|
    |conv_window_V_0_2_reg_339               |   32|   0|   32|          0|
    |conv_window_V_1_0_3_reg_440             |   32|   0|   32|          0|
    |conv_window_V_1_1_reg_327               |   32|   0|   32|          0|
    |conv_window_V_1_2_reg_315               |   32|   0|   32|          0|
    |conv_window_V_2_0_3_reg_396             |   32|   0|   32|          0|
    |conv_window_V_2_1_reg_303               |   32|   0|   32|          0|
    |conv_window_V_2_2_reg_291               |   32|   0|   32|          0|
    |exitcond_flatten_reg_918                |    1|   0|    1|          0|
    |exitcond_flatten_reg_918_pp1_iter1_reg  |    1|   0|    1|          0|
    |i5_reg_351                              |    2|   0|    2|          0|
    |i_1_reg_854                             |    2|   0|    2|          0|
    |i_reg_280                               |    2|   0|    2|          0|
    |in_V_data_V_0_payload_A                 |   24|   0|   24|          0|
    |in_V_data_V_0_payload_B                 |   24|   0|   24|          0|
    |in_V_data_V_0_sel_rd                    |    1|   0|    1|          0|
    |in_V_data_V_0_sel_wr                    |    1|   0|    1|          0|
    |in_V_data_V_0_state                     |    2|   0|    2|          0|
    |in_V_dest_V_0_state                     |    2|   0|    2|          0|
    |indvar_flatten_reg_362                  |   19|   0|   19|          0|
    |out_V_data_V_1_payload_A                |   24|   0|   24|          0|
    |out_V_data_V_1_payload_B                |   24|   0|   24|          0|
    |out_V_data_V_1_sel_rd                   |    1|   0|    1|          0|
    |out_V_data_V_1_sel_wr                   |    1|   0|    1|          0|
    |out_V_data_V_1_state                    |    2|   0|    2|          0|
    |out_V_dest_V_1_sel_rd                   |    1|   0|    1|          0|
    |out_V_dest_V_1_state                    |    2|   0|    2|          0|
    |out_V_id_V_1_sel_rd                     |    1|   0|    1|          0|
    |out_V_id_V_1_state                      |    2|   0|    2|          0|
    |out_V_keep_V_1_sel_rd                   |    1|   0|    1|          0|
    |out_V_keep_V_1_state                    |    2|   0|    2|          0|
    |out_V_last_V_1_payload_A                |    1|   0|    1|          0|
    |out_V_last_V_1_payload_B                |    1|   0|    1|          0|
    |out_V_last_V_1_sel_rd                   |    1|   0|    1|          0|
    |out_V_last_V_1_sel_wr                   |    1|   0|    1|          0|
    |out_V_last_V_1_state                    |    2|   0|    2|          0|
    |out_V_strb_V_1_sel_rd                   |    1|   0|    1|          0|
    |out_V_strb_V_1_state                    |    2|   0|    2|          0|
    |out_V_user_V_1_sel_rd                   |    1|   0|    1|          0|
    |out_V_user_V_1_state                    |    2|   0|    2|          0|
    |row_reg_406                             |    9|   0|    9|          0|
    |tmp_2_reg_859                           |    1|   0|    1|          0|
    |tmp_V_3_reg_927                         |    8|   0|    8|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   | 1227|   0| 1275|         48|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    4|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    4|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|interrupt                  | out |    1| ap_ctrl_hs |  img_filter  | return value |
|in_r_TDATA                 |  in |   24|    axis    |  in_V_data_V |    pointer   |
|in_r_TVALID                |  in |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TREADY                | out |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TDEST                 |  in |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TKEEP                 |  in |    3|    axis    |  in_V_keep_V |    pointer   |
|in_r_TSTRB                 |  in |    3|    axis    |  in_V_strb_V |    pointer   |
|in_r_TUSER                 |  in |    1|    axis    |  in_V_user_V |    pointer   |
|in_r_TLAST                 |  in |    1|    axis    |  in_V_last_V |    pointer   |
|in_r_TID                   |  in |    1|    axis    |   in_V_id_V  |    pointer   |
|out_r_TDATA                | out |   24|    axis    | out_V_data_V |    pointer   |
|out_r_TREADY               |  in |    1|    axis    | out_V_data_V |    pointer   |
|out_r_TVALID               | out |    1|    axis    | out_V_dest_V |    pointer   |
|out_r_TDEST                | out |    1|    axis    | out_V_dest_V |    pointer   |
|out_r_TKEEP                | out |    3|    axis    | out_V_keep_V |    pointer   |
|out_r_TSTRB                | out |    3|    axis    | out_V_strb_V |    pointer   |
|out_r_TUSER                | out |    1|    axis    | out_V_user_V |    pointer   |
|out_r_TLAST                | out |    1|    axis    | out_V_last_V |    pointer   |
|out_r_TID                  | out |    1|    axis    |  out_V_id_V  |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

