

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s'
================================================================
* Date:           Thu Aug 17 12:47:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        btag_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.243 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.800 ns|  2.800 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.24>
ST_1 : Operation 3 [1/1] (1.22ns)   --->   "%p_read25 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'p_read25' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.22ns)   --->   "%p_read14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'p_read14' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.22ns)   --->   "%p_read_220 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'p_read_220' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (0.67ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %p_read_220, i16 0"   --->   Operation 6 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read_220, i32 1, i32 9"   --->   Operation 7 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln823 = trunc i16 %p_read_220"   --->   Operation 8 'trunc' 'trunc_ln823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_220, i32 9"   --->   Operation 9 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i1 %trunc_ln823"   --->   Operation 10 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.71ns)   --->   "%p_Val2_459 = add i9 %p_Val2_s, i9 %zext_ln377"   --->   Operation 11 'add' 'p_Val2_459' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp7 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_220, i32 10, i32 15"   --->   Operation 12 'partselect' 'tmp7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.61ns)   --->   "%Range1_all_ones = icmp_eq  i6 %tmp7, i6 63"   --->   Operation 13 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.61ns)   --->   "%Range1_all_zeros = icmp_eq  i6 %tmp7, i6 0"   --->   Operation 14 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %p_Val2_459, i32 8"   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%select_ln888 = select i1 %tmp, i1 %Range1_all_zeros, i1 %Range1_all_ones"   --->   Operation 16 'select' 'select_ln888' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%deleted_zeros = select i1 %p_Result_s, i1 %select_ln888, i1 %Range1_all_zeros"   --->   Operation 17 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln302 = select i1 %deleted_zeros, i9 %p_Val2_459, i9 511"   --->   Operation 18 'select' 'select_ln302' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.67ns)   --->   "%icmp_ln1649_229 = icmp_sgt  i16 %p_read14, i16 0"   --->   Operation 19 'icmp' 'icmp_ln1649_229' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_460 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read14, i32 1, i32 9"   --->   Operation 20 'partselect' 'p_Val2_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln823_229 = trunc i16 %p_read14"   --->   Operation 21 'trunc' 'trunc_ln823_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_229)   --->   "%p_Result_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read14, i32 9"   --->   Operation 22 'bitselect' 'p_Result_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln377_229 = zext i1 %trunc_ln823_229"   --->   Operation 23 'zext' 'zext_ln377_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%p_Val2_461 = add i9 %p_Val2_460, i9 %zext_ln377_229"   --->   Operation 24 'add' 'p_Val2_461' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read14, i32 10, i32 15"   --->   Operation 25 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.61ns)   --->   "%Range1_all_ones_229 = icmp_eq  i6 %tmp_12, i6 63"   --->   Operation 26 'icmp' 'Range1_all_ones_229' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.61ns)   --->   "%Range1_all_zeros_229 = icmp_eq  i6 %tmp_12, i6 0"   --->   Operation 27 'icmp' 'Range1_all_zeros_229' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_229)   --->   "%tmp_491 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %p_Val2_461, i32 8"   --->   Operation 28 'bitselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_229)   --->   "%select_ln888_229 = select i1 %tmp_491, i1 %Range1_all_zeros_229, i1 %Range1_all_ones_229"   --->   Operation 29 'select' 'select_ln888_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_229)   --->   "%deleted_zeros_229 = select i1 %p_Result_229, i1 %select_ln888_229, i1 %Range1_all_zeros_229"   --->   Operation 30 'select' 'deleted_zeros_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln302_229 = select i1 %deleted_zeros_229, i9 %p_Val2_461, i9 511"   --->   Operation 31 'select' 'select_ln302_229' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%icmp_ln1649_230 = icmp_sgt  i16 %p_read25, i16 0"   --->   Operation 32 'icmp' 'icmp_ln1649_230' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_462 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read25, i32 1, i32 9"   --->   Operation 33 'partselect' 'p_Val2_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln823_230 = trunc i16 %p_read25"   --->   Operation 34 'trunc' 'trunc_ln823_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_230)   --->   "%p_Result_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read25, i32 9"   --->   Operation 35 'bitselect' 'p_Result_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln377_230 = zext i1 %trunc_ln823_230"   --->   Operation 36 'zext' 'zext_ln377_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.71ns)   --->   "%p_Val2_463 = add i9 %p_Val2_462, i9 %zext_ln377_230"   --->   Operation 37 'add' 'p_Val2_463' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read25, i32 10, i32 15"   --->   Operation 38 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.61ns)   --->   "%Range1_all_ones_230 = icmp_eq  i6 %tmp_s, i6 63"   --->   Operation 39 'icmp' 'Range1_all_ones_230' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.61ns)   --->   "%Range1_all_zeros_230 = icmp_eq  i6 %tmp_s, i6 0"   --->   Operation 40 'icmp' 'Range1_all_zeros_230' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_230)   --->   "%tmp_493 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %p_Val2_463, i32 8"   --->   Operation 41 'bitselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_230)   --->   "%select_ln888_230 = select i1 %tmp_493, i1 %Range1_all_zeros_230, i1 %Range1_all_ones_230"   --->   Operation 42 'select' 'select_ln888_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_230)   --->   "%deleted_zeros_230 = select i1 %p_Result_230, i1 %select_ln888_230, i1 %Range1_all_zeros_230"   --->   Operation 43 'select' 'deleted_zeros_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln302_230 = select i1 %deleted_zeros_230, i9 %p_Val2_463, i9 511"   --->   Operation 44 'select' 'select_ln302_230' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.30>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 45 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649 = select i1 %icmp_ln1649, i9 %select_ln302, i9 0"   --->   Operation 46 'select' 'select_ln1649' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649_229 = select i1 %icmp_ln1649_229, i9 %select_ln302_229, i9 0"   --->   Operation 47 'select' 'select_ln1649_229' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649_230 = select i1 %icmp_ln1649_230, i9 %select_ln302_230, i9 0"   --->   Operation 48 'select' 'select_ln1649_230' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%mrv = insertvalue i27 <undef>, i9 %select_ln1649" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 49 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i27 %mrv, i9 %select_ln1649_229" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 50 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i27 %mrv_1, i9 %select_ln1649_230" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 51 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i27 %mrv_2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 52 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.8ns, clock uncertainty: 0.35ns.

 <State 1>: 2.24ns
The critical path consists of the following:
	wire read operation ('p_read_220', firmware/nnet_utils/nnet_activation.h:42) on port 'p_read' (firmware/nnet_utils/nnet_activation.h:42) [7]  (1.23 ns)
	'add' operation ('__Val2__') [13]  (0.715 ns)
	'select' operation ('select_ln302') [20]  (0.303 ns)

 <State 2>: 0.303ns
The critical path consists of the following:
	'select' operation ('select_ln1649') [21]  (0.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
