$date
	Mon Nov 29 22:56:22 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CPU_testbench $end
$var wire 32 ! writedata [31:0] $end
$var wire 1 " write $end
$var wire 3 # state [2:0] $end
$var wire 32 $ register_v0 [31:0] $end
$var wire 32 % readdata [31:0] $end
$var wire 1 & read $end
$var wire 4 ' byteenable [3:0] $end
$var wire 32 ( address [31:0] $end
$var wire 1 ) active $end
$var reg 1 * clk $end
$var reg 1 + reset $end
$var reg 1 , waitrequest $end
$scope module datapath $end
$var wire 1 * clk $end
$var wire 1 - pc_ctl $end
$var wire 32 . register_v0 [31:0] $end
$var wire 1 + reset $end
$var wire 1 , waitrequest $end
$var wire 32 / writedata [31:0] $end
$var wire 1 0 zero $end
$var wire 1 " write $end
$var wire 1 1 unsign $end
$var wire 3 2 state [2:0] $end
$var wire 32 3 readdata2 [31:0] $end
$var wire 32 4 readdata1 [31:0] $end
$var wire 32 5 readdata [31:0] $end
$var wire 5 6 readR2 [4:0] $end
$var wire 5 7 readR1 [4:0] $end
$var wire 1 & read $end
$var wire 32 8 pc_in [31:0] $end
$var wire 6 9 instr31_26 [5:0] $end
$var wire 5 : instr25_21 [4:0] $end
$var wire 5 ; instr20_16 [4:0] $end
$var wire 5 < instr15_11 [4:0] $end
$var wire 16 = instr15_0 [15:0] $end
$var wire 5 > instr10_6 [4:0] $end
$var wire 32 ? full_instr [31:0] $end
$var wire 1 @ fixed_shift $end
$var wire 32 A address [31:0] $end
$var wire 5 B Regmux2to1 [4:0] $end
$var wire 32 C RegWritemux2to1 [31:0] $end
$var wire 1 D RegWrite $end
$var wire 1 E RegDst $end
$var wire 1 F PCWriteCond $end
$var wire 1 G PCWrite $end
$var wire 2 H PCSource [1:0] $end
$var wire 32 I PC [31:0] $end
$var wire 1 J MemtoReg $end
$var wire 32 K LO [31:0] $end
$var wire 1 L IorD $end
$var wire 1 M IRWrite $end
$var wire 32 N HI [31:0] $end
$var wire 32 O Decodemux2to1 [31:0] $end
$var wire 4 P ALUctl [3:0] $end
$var wire 32 Q ALU_result [31:0] $end
$var wire 64 R ALU_MULTorDIV_result [63:0] $end
$var wire 2 S ALUSrcB [1:0] $end
$var wire 1 T ALUSrcA $end
$var wire 32 U ALUB [31:0] $end
$var wire 32 V ALUAmux2to1 [31:0] $end
$var reg 32 W ALUOut [31:0] $end
$var reg 1 ) active $end
$var reg 4 X byteenable [3:0] $end
$var reg 32 Y regA [31:0] $end
$var reg 32 Z regB [31:0] $end
$var reg 1 [ stall $end
$scope module ALU $end
$var wire 32 \ a [31:0] $end
$var wire 5 ] instr10_6 [4:0] $end
$var wire 1 0 zero $end
$var wire 1 1 unsign $end
$var wire 1 @ fixed_shift $end
$var wire 32 ^ b [31:0] $end
$var wire 33 _ B_unsign [32:0] $end
$var wire 33 ` A_unsign [32:0] $end
$var wire 4 a ALUOperation [3:0] $end
$var reg 64 b ALU_MULTorDIV_result [63:0] $end
$var reg 32 c ALU_result [31:0] $end
$var reg 66 d ALU_temp_MULTorDIV_result [65:0] $end
$var reg 33 e ALU_temp_result [32:0] $end
$var reg 32 f quotient [31:0] $end
$var reg 33 g quotient_unsign [32:0] $end
$var reg 32 h remainder [31:0] $end
$var reg 33 i remainder_unsign [32:0] $end
$upscope $end
$scope module ALUmux4to1 $end
$var wire 6 j opcode [5:0] $end
$var wire 32 k register_b [31:0] $end
$var wire 16 l immediate [15:0] $end
$var wire 2 m ALUSrcB [1:0] $end
$var reg 32 n ALUB [31:0] $end
$var reg 32 o shift_2 [31:0] $end
$var reg 32 p sign_extended [31:0] $end
$upscope $end
$scope module HI_LO_Control $end
$var wire 64 q ALU_MULTorDIV_result [63:0] $end
$var wire 1 * clk $end
$var wire 6 r func_code [5:0] $end
$var wire 6 s opcode [5:0] $end
$var wire 32 t regA [31:0] $end
$var wire 1 + reset $end
$var wire 3 u state [2:0] $end
$var wire 6 v final_code [5:0] $end
$var reg 32 w HI [31:0] $end
$var reg 32 x LO [31:0] $end
$upscope $end
$scope module IR $end
$var wire 1 * clk $end
$var wire 1 + reset $end
$var wire 32 y memdata [31:0] $end
$var wire 1 M IRWrite $end
$var reg 16 z instr15_0 [15:0] $end
$var reg 5 { instr20_16 [4:0] $end
$var reg 5 | instr25_21 [4:0] $end
$var reg 6 } instr31_26 [5:0] $end
$upscope $end
$scope module control $end
$var wire 6 ~ func_code [5:0] $end
$var wire 6 !" opcode [5:0] $end
$var wire 3 "" state [2:0] $end
$var reg 1 T ALUSrcA $end
$var reg 2 #" ALUSrcB [1:0] $end
$var reg 4 $" ALUctl [3:0] $end
$var reg 1 M IRWrite $end
$var reg 1 L IorD $end
$var reg 1 & MemRead $end
$var reg 1 " MemWrite $end
$var reg 1 J MemtoReg $end
$var reg 2 %" PCSource [1:0] $end
$var reg 1 G PCWrite $end
$var reg 1 F PCWriteCond $end
$var reg 1 E RegDst $end
$var reg 1 D RegWrite $end
$var reg 4 &" byteenable [3:0] $end
$var reg 1 @ fixed_shift $end
$var reg 1 1 unsign $end
$upscope $end
$scope module pc1 $end
$var wire 1 * clk $end
$var wire 1 - pcctl $end
$var wire 1 + reset $end
$var wire 32 '" pc_prev [31:0] $end
$var reg 32 (" pc_new [31:0] $end
$upscope $end
$scope module pcmux $end
$var wire 32 )" ALUOut [31:0] $end
$var wire 32 *" ALU_result [31:0] $end
$var wire 2 +" PCSource [1:0] $end
$var wire 32 ," PC_in [31:0] $end
$var wire 16 -" instr15_0 [15:0] $end
$var wire 5 ." instr20_16 [4:0] $end
$var wire 5 /" instr25_21 [4:0] $end
$var reg 32 0" Jump_address [31:0] $end
$var reg 32 1" PC_out [31:0] $end
$upscope $end
$scope module regfile $end
$var wire 1 D RegWrite $end
$var wire 1 * clk $end
$var wire 5 2" readR1 [4:0] $end
$var wire 5 3" readR2 [4:0] $end
$var wire 32 4" readdata1 [31:0] $end
$var wire 32 5" readdata2 [31:0] $end
$var wire 1 + reset $end
$var wire 5 6" writeR [4:0] $end
$var wire 32 7" writedata [31:0] $end
$scope begin $unm_blk_86 $end
$var integer 32 8" i [31:0] $end
$upscope $end
$upscope $end
$scope module stm $end
$var wire 1 * clk $end
$var wire 1 + reset $end
$var wire 1 [ stall $end
$var reg 3 9" state [2:0] $end
$upscope $end
$upscope $end
$scope module ram $end
$var wire 32 :" address [31:0] $end
$var wire 4 ;" byteenable [3:0] $end
$var wire 1 * clk $end
$var wire 1 & read $end
$var wire 1 " write $end
$var wire 32 <" writedata [31:0] $end
$var reg 32 =" readdata [31:0] $end
$scope begin $unm_blk_90 $end
$var integer 32 >" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000 >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx00 0"
bx /"
bx ."
bx -"
bx ,"
b0 +"
bx *"
bx )"
bx ("
bx '"
bx &"
b0 %"
b0 $"
b0 #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx00 o
bx n
b0 m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
b0 a
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx `
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx _
bx ^
bx ]
bx \
x[
bx Z
bx Y
bx X
bx W
bx V
bx U
1T
b0 S
bx R
bx Q
b0 P
bx O
bx N
0M
0L
bx K
0J
bx I
b0 H
0G
0F
0E
0D
bx C
bx B
bx A
0@
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
01
x0
bx /
bx .
0-
x,
0+
0*
x)
bx (
bx '
0&
bx %
bx $
bx #
0"
bx !
$end
#10
1*
#20
1+
0*
#30
b0 B
b0 6"
b0 v
b100 8
b100 '"
b100 1"
b100 Q
b100 c
b100 *"
b0 !"
b0 ~
b0 j
b0 4
b0 4"
b0 7
b0 2"
b0 3
b0 k
b0 5"
b0 6
b0 3"
b0 s
b0 r
b0 /"
b0 ."
b0 -"
1-
b0 C
b0 7"
b0 `
b0 V
b0 \
b100 _
b100 U
b100 ^
b100 n
b0 o
b0 p
b0 0"
b0 (
b0 A
b0 :"
b0 O
1&
1G
b1 S
b1 m
b1 #"
0T
b0 $
b0 .
b0 W
b0 )"
b0 !
b0 /
b0 <"
b0 Z
b0 Y
b0 t
b0 N
b0 w
b0 K
b0 x
b0 =
b0 l
b0 z
b0 ;
b0 {
b0 :
b0 |
b0 ?
b0 9
b0 }
b0 I
b0 ("
b0 ,"
b0 #
b0 2
b0 u
b0 ""
b0 9"
b100000 8"
1*
#40
0+
0*
#50
b1 B
b1 6"
b100011 v
b100 8
b100 '"
b100 1"
b1000000000000010100 0"
b100011 !"
b101 ~
b100011 j
b1 6
b1 3"
b100011 s
b101 r
b1 ."
b101 -"
0-
b0 _
b0 U
b0 ^
b0 n
b100 Q
b100 c
b100 *"
b10001100000000010000000000000101 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b100 `
b100 V
b100 \
b100 (
b100 A
b100 :"
b100 C
b100 7"
b0 >
b0 ]
b0 <
b1 #
b1 2
b1 u
b1 ""
b1 9"
b100 I
b100 ("
b100 ,"
b100 $
b100 .
b100 W
b100 )"
b10001100000000010000000000000101 %
b10001100000000010000000000000101 5
b10001100000000010000000000000101 y
b10001100000000010000000000000101 ="
1*
#60
0*
#70
b10100 8
b10100 '"
b10100 1"
b10100 Q
b10100 c
b10100 *"
b0 `
b0 V
b0 \
b10100 _
b10100 U
b10100 ^
b10100 n
b10100 o
b101 p
0M
b11 S
b11 m
b11 #"
1T
b101 =
b101 l
b101 z
b1 ;
b1 {
b10001100000000010000000000000101 ?
b100011 9
b100011 }
b10 #
b10 2
b10 u
b10 ""
b10 9"
1*
#80
0*
#90
b0 8
b0 '"
b0 1"
b0 Q
b0 c
b0 *"
b10100 (
b10100 A
b10100 :"
b0 _
b0 U
b0 ^
b0 n
1&
1L
b0 S
b0 m
b0 #"
b10100 C
b10100 7"
b11 #
b11 2
b11 u
b11 ""
b11 9"
b10100 $
b10100 .
b10100 W
b10100 )"
1*
#100
0*
#110
b100 (
b100 A
b100 :"
b10000000000000000000000010000 C
b10000000000000000000000010000 7"
1J
1D
0&
0L
b10000000000000000000000010000 %
b10000000000000000000000010000 5
b10000000000000000000000010000 y
b10000000000000000000000010000 ="
b0 $
b0 .
b0 W
b0 )"
b100 #
b100 2
b100 u
b100 ""
b100 9"
1*
#120
0*
#130
b1000 8
b1000 '"
b1000 1"
b1000 Q
b1000 c
b1000 *"
1-
b100 `
b100 V
b100 \
b0 C
b0 7"
b100 _
b100 U
b100 ^
b100 n
1&
1G
b1 S
b1 m
b1 #"
0T
0J
0D
b10000000000000000000000010000 3
b10000000000000000000000010000 k
b10000000000000000000000010000 5"
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#140
0*
#150
b10 B
b10 6"
b1101 8
b1101 '"
b1101 1"
b10000000000000011000 0"
b1101 Q
b1101 c
b1101 *"
b110 ~
b0 3
b0 k
b0 5"
b10 6
b10 3"
b110 r
b10 ."
b110 -"
0-
b101 _
b101 U
b101 ^
b101 n
b1000 C
b1000 7"
b1000 `
b1000 V
b1000 \
b1000 (
b1000 A
b1000 :"
b10001100000000100000000000000110 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b10001100000000100000000000000110 %
b10001100000000100000000000000110 5
b10001100000000100000000000000110 y
b10001100000000100000000000000110 ="
b1000 $
b1000 .
b1000 W
b1000 )"
b10000000000000000000000010000 !
b10000000000000000000000010000 /
b10000000000000000000000010000 <"
b10000000000000000000000010000 Z
b1000 I
b1000 ("
b1000 ,"
b1 #
b1 2
b1 u
b1 ""
b1 9"
1*
#160
0*
#170
b11000 8
b11000 '"
b11000 1"
b0 `
b0 V
b0 \
b11000 Q
b11000 c
b11000 *"
0M
b11 S
b11 m
b11 #"
1T
b11000 _
b11000 U
b11000 ^
b11000 n
b11000 o
b110 p
b1101 C
b1101 7"
b10 #
b10 2
b10 u
b10 ""
b10 9"
b110 =
b110 l
b110 z
b10001100000000100000000000000110 ?
b10 ;
b10 {
b1101 $
b1101 .
b1101 W
b1101 )"
b0 !
b0 /
b0 <"
b0 Z
1*
#180
0*
#190
b0 8
b0 '"
b0 1"
b0 Q
b0 c
b0 *"
b11000 (
b11000 A
b11000 :"
b0 _
b0 U
b0 ^
b0 n
b11000 C
b11000 7"
1&
1L
b0 S
b0 m
b0 #"
b11000 $
b11000 .
b11000 W
b11000 )"
b11 #
b11 2
b11 u
b11 ""
b11 9"
1*
#200
0*
#210
1J
1D
0&
0L
b1000 (
b1000 A
b1000 :"
b10000 C
b10000 7"
b100 #
b100 2
b100 u
b100 ""
b100 9"
b0 $
b0 .
b0 W
b0 )"
b10000 %
b10000 5
b10000 y
b10000 ="
1*
#220
0*
#230
b1100 8
b1100 '"
b1100 1"
b1100 Q
b1100 c
b1100 *"
1-
b1000 `
b1000 V
b1000 \
b0 C
b0 7"
b100 _
b100 U
b100 ^
b100 n
1&
1G
b1 S
b1 m
b1 #"
0T
0J
0D
b10000 3
b10000 k
b10000 5"
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#240
0*
#250
b11 B
b11 6"
b10010 8
b10010 '"
b10010 1"
b11000000000000011100 0"
b111 ~
b0 3
b0 k
b0 5"
b11 6
b11 3"
b111 r
b11 ."
b111 -"
0-
b110 _
b110 U
b110 ^
b110 n
b10010 Q
b10010 c
b10010 *"
b10001100000000110000000000000111 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b1100 `
b1100 V
b1100 \
b1100 (
b1100 A
b1100 :"
b1100 C
b1100 7"
b1 #
b1 2
b1 u
b1 ""
b1 9"
b1100 I
b1100 ("
b1100 ,"
b1100 $
b1100 .
b1100 W
b1100 )"
b10000 !
b10000 /
b10000 <"
b10000 Z
b10001100000000110000000000000111 %
b10001100000000110000000000000111 5
b10001100000000110000000000000111 y
b10001100000000110000000000000111 ="
1*
#260
0*
#270
b11100 8
b11100 '"
b11100 1"
b11100 Q
b11100 c
b11100 *"
b0 `
b0 V
b0 \
b10010 C
b10010 7"
b11100 _
b11100 U
b11100 ^
b11100 n
b11100 o
b111 p
0M
b11 S
b11 m
b11 #"
1T
b10010 $
b10010 .
b10010 W
b10010 )"
b0 !
b0 /
b0 <"
b0 Z
b111 =
b111 l
b111 z
b10001100000000110000000000000111 ?
b11 ;
b11 {
b10 #
b10 2
b10 u
b10 ""
b10 9"
1*
#280
0*
#290
b0 8
b0 '"
b0 1"
b0 Q
b0 c
b0 *"
b11100 (
b11100 A
b11100 :"
b0 _
b0 U
b0 ^
b0 n
1&
1L
b0 S
b0 m
b0 #"
b11100 C
b11100 7"
b11 #
b11 2
b11 u
b11 ""
b11 9"
b11100 $
b11100 .
b11100 W
b11100 )"
1*
#300
0*
#310
b1100 (
b1100 A
b1100 :"
b10000000000000001 C
b10000000000000001 7"
1J
1D
0&
0L
b10000000000000001 %
b10000000000000001 5
b10000000000000001 y
b10000000000000001 ="
b0 $
b0 .
b0 W
b0 )"
b100 #
b100 2
b100 u
b100 ""
b100 9"
1*
#320
0*
#330
b10000 8
b10000 '"
b10000 1"
b10000 Q
b10000 c
b10000 *"
1-
b1100 `
b1100 V
b1100 \
b0 C
b0 7"
b100 _
b100 U
b100 ^
b100 n
1&
1G
b1 S
b1 m
b1 #"
0T
0J
0D
b10000000000000001 3
b10000000000000001 k
b10000000000000001 5"
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#340
0*
#350
b1 B
b1 6"
b11000 v
b10111 8
b10111 '"
b10111 1"
b1000100000001100000 0"
b10111 Q
b10111 c
b10111 *"
b0 !"
b11000 ~
b0 j
b10000000000000000000000010000 3
b10000000000000000000000010000 k
b10000000000000000000000010000 5"
b1 6
b1 3"
b0 s
b11000 r
b1 ."
b1000000011000 -"
0-
b111 _
b111 U
b111 ^
b111 n
b10 <
b10000 C
b10000 7"
b10000 `
b10000 V
b10000 \
b10000 (
b10000 A
b10000 :"
b10001000000011000 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b10001000000011000 %
b10001000000011000 5
b10001000000011000 y
b10001000000011000 ="
b10000 $
b10000 .
b10000 W
b10000 )"
b10000000000000001 !
b10000000000000001 /
b10000000000000001 <"
b10000000000000001 Z
b10000 I
b10000 ("
b10000 ,"
b1 #
b1 2
b1 u
b1 ""
b1 9"
1*
#360
0*
#370
b0 `
b0 V
b0 \
b0 R
b0 b
b0 q
b111 P
b111 a
b111 $"
0M
b0 S
b0 m
b0 #"
1T
b10000000000000000000000010000 _
b10000000000000000000000010000 U
b10000000000000000000000010000 ^
b10000000000000000000000010000 n
b100000001100000 o
b1000000011000 p
b10111 C
b10111 7"
b10 #
b10 2
b10 u
b10 ""
b10 9"
b1000000011000 =
b1000000011000 l
b1000000011000 z
b1 ;
b1 {
b10001000000011000 ?
b0 9
b0 }
b10111 $
b10111 .
b10111 W
b10111 )"
b10000000000000000000000010000 !
b10000000000000000000000010000 /
b10000000000000000000000010000 <"
b10000000000000000000000010000 Z
1*
#380
0*
#390
b10000000000000000000000010000 8
b10000000000000000000000010000 '"
b10000000000000000000000010000 1"
b10000000000000000000000010000 Q
b10000000000000000000000010000 c
b10000000000000000000000010000 *"
b0 P
b0 a
b0 $"
b11 #
b11 2
b11 u
b11 ""
b11 9"
1*
#400
0*
#410
b10000000000000000000000010000 C
b10000000000000000000000010000 7"
b100 #
b100 2
b100 u
b100 ""
b100 9"
b10000000000000000000000010000 $
b10000000000000000000000010000 .
b10000000000000000000000010000 W
b10000000000000000000000010000 )"
1*
#420
0*
#430
b10100 8
b10100 '"
b10100 1"
b10100 Q
b10100 c
b10100 *"
1-
b100 _
b100 U
b100 ^
b100 n
b10000 `
b10000 V
b10000 \
1&
1G
b1 S
b1 m
b1 #"
0T
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#440
0*
#450
b10 B
b10 6"
b11001 v
b1000000101100 8
b1000000101100 '"
b1000000101100 1"
b10000110000001100100 0"
b11001 ~
b10000 3
b10000 k
b10000 5"
b10 6
b10 3"
b11001 r
b10 ."
b1100000011001 -"
0-
b1000000011000 _
b1000000011000 U
b1000000011000 ^
b1000000011000 n
b1000000101100 Q
b1000000101100 c
b1000000101100 *"
b100001100000011001 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b10100 `
b10100 V
b10100 \
b10100 (
b10100 A
b10100 :"
b10100 C
b10100 7"
b11 <
b1 #
b1 2
b1 u
b1 ""
b1 9"
b10100 I
b10100 ("
b10100 ,"
b10100 $
b10100 .
b10100 W
b10100 )"
b100001100000011001 %
b100001100000011001 5
b100001100000011001 y
b100001100000011001 ="
1*
#460
0*
#470
bx 8
bx '"
bx 1"
bx Q
bx c
bx *"
b0 d
b0 `
b0 V
b0 \
b1000000101100 C
b1000000101100 7"
b10000 _
b10000 U
b10000 ^
b10000 n
b110000001100100 o
b1100000011001 p
b111 P
b111 a
b111 $"
11
0M
b0 S
b0 m
b0 #"
1T
b1000000101100 $
b1000000101100 .
b1000000101100 W
b1000000101100 )"
b10000 !
b10000 /
b10000 <"
b10000 Z
b1100000011001 =
b1100000011001 l
b1100000011001 z
b100001100000011001 ?
b10 ;
b10 {
b10 #
b10 2
b10 u
b10 ""
b10 9"
1*
#480
0*
#490
b10000 8
b10000 '"
b10000 1"
b10000 Q
b10000 c
b10000 *"
01
b0 P
b0 a
b0 $"
bx C
bx 7"
b11 #
b11 2
b11 u
b11 ""
b11 9"
bx $
bx .
bx W
bx )"
1*
#500
0*
#510
b10000 C
b10000 7"
b10000 $
b10000 .
b10000 W
b10000 )"
b100 #
b100 2
b100 u
b100 ""
b100 9"
1*
#520
0*
#530
b11000 8
b11000 '"
b11000 1"
b11000 Q
b11000 c
b11000 *"
1-
b100 _
b100 U
b100 ^
b100 n
b10100 `
b10100 V
b10100 \
1&
1G
b1 S
b1 m
b1 #"
0T
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#540
0*
#550
b0 B
b0 6"
b100 v
b1100000110001 8
b1100000110001 '"
b1100000110001 1"
b1000000 0"
b1100000110001 Q
b1100000110001 c
b1100000110001 *"
b100 !"
b10000 ~
b100 j
b0 3
b0 k
b0 5"
b0 6
b0 3"
b100 s
b10000 r
b0 ."
b10000 -"
0-
b1100000011001 _
b1100000011001 U
b1100000011001 ^
b1100000011001 n
b0 <
b11000 C
b11000 7"
b11000 `
b11000 V
b11000 \
b11000 (
b11000 A
b11000 :"
b10000000000000000000000010000 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b10000000000000000000000010000 %
b10000000000000000000000010000 5
b10000000000000000000000010000 y
b10000000000000000000000010000 ="
b11000 $
b11000 .
b11000 W
b11000 )"
b11000 I
b11000 ("
b11000 ,"
b1 #
b1 2
b1 u
b1 ""
b1 9"
1*
#560
0*
#570
b0 8
b0 '"
b0 1"
b0 `
b0 V
b0 \
b0 Q
b0 c
b0 *"
0M
b0 S
b0 m
b0 #"
1T
b0 _
b0 U
b0 ^
b0 n
b1000000 o
b10000 p
b1100000110001 C
b1100000110001 7"
b10 #
b10 2
b10 u
b10 ""
b10 9"
b10000 =
b10000 l
b10000 z
b0 ;
b0 {
b10000000000000000000000010000 ?
b100 9
b100 }
b1100000110001 $
b1100000110001 .
b1100000110001 W
b1100000110001 )"
b0 !
b0 /
b0 <"
b0 Z
1*
#580
0*
#590
b0 C
b0 7"
b0 $
b0 .
b0 W
b0 )"
b11 #
b11 2
b11 u
b11 ""
b11 9"
1*
#600
0*
#610
b100 #
b100 2
b100 u
b100 ""
b100 9"
1*
#620
0*
#630
b11100 8
b11100 '"
b11100 1"
b11100 Q
b11100 c
b11100 *"
1-
b100 _
b100 U
b100 ^
b100 n
b11000 `
b11000 V
b11000 \
1&
1G
b1 S
b1 m
b1 #"
0T
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#640
0*
#650
b10000 v
b101100 8
b101100 '"
b101100 1"
b0 !"
b0 j
b0 s
0-
b10000 _
b10000 U
b10000 ^
b10000 n
b101100 Q
b101100 c
b101100 *"
b10000 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b11100 `
b11100 V
b11100 \
b11100 (
b11100 A
b11100 :"
b11100 C
b11100 7"
b1 #
b1 2
b1 u
b1 ""
b1 9"
b11100 I
b11100 ("
b11100 ,"
b11100 $
b11100 .
b11100 W
b11100 )"
b10000 %
b10000 5
b10000 y
b10000 ="
1*
#660
0*
#670
b0 8
b0 '"
b0 1"
b0 Q
b0 c
b0 *"
b0 _
b0 U
b0 ^
b0 n
b0 `
b0 V
b0 \
b101100 C
b101100 7"
bx P
bx a
bx $"
0M
b0 S
b0 m
b0 #"
1T
b101100 $
b101100 .
b101100 W
b101100 )"
b10000 ?
b0 9
b0 }
b10 #
b10 2
b10 u
b10 ""
b10 9"
1*
#680
0*
#690
b0 P
b0 a
b0 $"
b0 C
b0 7"
b11 #
b11 2
b11 u
b11 ""
b11 9"
b0 $
b0 .
b0 W
b0 )"
1*
#700
0*
#710
b100 #
b100 2
b100 u
b100 ""
b100 9"
1*
#720
0*
#730
b100000 8
b100000 '"
b100000 1"
b100000 Q
b100000 c
b100000 *"
1-
b100 _
b100 U
b100 ^
b100 n
b11100 `
b11100 V
b11100 \
1&
1G
b1 S
b1 m
b1 #"
0T
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#740
0*
#750
b1 B
b1 6"
b1 v
b110000 8
b110000 '"
b110000 1"
b1000000000000000100 0"
b110000 Q
b110000 c
b110000 *"
b1 ~
b10000000000000000000000010000 3
b10000000000000000000000010000 k
b10000000000000000000000010000 5"
b1 6
b1 3"
b1 r
b1 ."
b1 -"
0-
b10000 _
b10000 U
b10000 ^
b10000 n
b100000 C
b100000 7"
b100000 `
b100000 V
b100000 \
b100000 (
b100000 A
b100000 :"
b10000000000000001 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b10000000000000001 %
b10000000000000001 5
b10000000000000001 y
b10000000000000001 ="
b100000 $
b100000 .
b100000 W
b100000 )"
b100000 I
b100000 ("
b100000 ,"
b1 #
b1 2
b1 u
b1 ""
b1 9"
1*
#760
0*
#770
b0 8
b0 '"
b0 1"
b0 `
b0 V
b0 \
b0 Q
b0 c
b0 *"
bx P
bx a
bx $"
0M
b0 S
b0 m
b0 #"
1T
b10000000000000000000000010000 _
b10000000000000000000000010000 U
b10000000000000000000000010000 ^
b10000000000000000000000010000 n
b100 o
b1 p
b110000 C
b110000 7"
b10 #
b10 2
b10 u
b10 ""
b10 9"
b1 =
b1 l
b1 z
b10000000000000001 ?
b1 ;
b1 {
b110000 $
b110000 .
b110000 W
b110000 )"
b10000000000000000000000010000 !
b10000000000000000000000010000 /
b10000000000000000000000010000 <"
b10000000000000000000000010000 Z
1*
#780
0*
#790
b10000000000000000000000010000 8
b10000000000000000000000010000 '"
b10000000000000000000000010000 1"
b10000000000000000000000010000 Q
b10000000000000000000000010000 c
b10000000000000000000000010000 *"
b0 C
b0 7"
b0 P
b0 a
b0 $"
b0 $
b0 .
b0 W
b0 )"
b11 #
b11 2
b11 u
b11 ""
b11 9"
1*
#800
0*
#810
b10000000000000000000000010000 C
b10000000000000000000000010000 7"
b100 #
b100 2
b100 u
b100 ""
b100 9"
b10000000000000000000000010000 $
b10000000000000000000000010000 .
b10000000000000000000000010000 W
b10000000000000000000000010000 )"
1*
#820
0*
