<?xml version="1.0" encoding="utf-8"?>
<module id="CPSW" HW_revision="" XML_version="1" description=" 3-Port Gigabit Switch Registers">
	<register id="CPSW_Id_Ver" acronym="CPSW_Id_Ver" offset="0x00" width="32" description="version id register">
		<bitfield id="IDENT" width="16" begin="31" end="16" resetval="25" description="CPSW_3G Identification value" range="" rwaccess="R">
		</bitfield>
		<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0" description="CPSW_3G RTL_version register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0" description="CPSW_3G Major version register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0" description="CPSW_3G Minor Version register" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="CPSW_Control" acronym="CPSW_Control" offset="0x04" width="32" description="Control register">
		<bitfield id="_RSVD" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="p2_pass_pri_tagged" width="1" begin="12" end="12" resetval="0" description="Port 2 Pass Priority Tagged 0  Priority tagged packets have the zero VID replaced with the input port P2_PORT_VLAN[11:0] 1  Priority tagged packets are processed unchanged." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="Priority tagged packets have the zero VID replaced with the input port P2_PORT_VLAN[11:0]" />
			<bitenum id="" value="1" token="" description="Priority tagged packets are processed unchanged." />
		</bitfield>
		<bitfield id="p1_pass_pri_tagged" width="1" begin="11" end="11" resetval="0" description="Port 1 Pass Priority Tagged 0  Priority tagged packets have the zero VID replaced with the input port P1_PORT_VLAN[11:0] 1  Priority tagged packets are processed unchanged." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="Priority tagged packets have the zero VID replaced with the input port P1_PORT_VLAN[11:0]" />
			<bitenum id="" value="1" token="" description="Priority tagged packets are processed unchanged." />
		</bitfield>
		<bitfield id="p0_pass_pri_tagged" width="1" begin="10" end="10" resetval="0" description="Port 0 Pass Priority Tagged 0  Priority tagged packets have the zero VID replaced with the input port P0_PORT_VLAN[11:0] 1  Priority tagged packets are processed unchanged." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="Priority tagged packets have the zero VID replaced with the input port P0_PORT_VLAN[11:0]" />
			<bitenum id="" value="1" token="" description="Priority tagged packets are processed unchanged." />
		</bitfield>
		<bitfield id="VLAN_AWARE" width="1" begin="9" end="9" resetval="0" description="VLAN Aware Mode: 0  CPSW_3G is in the VLAN unaware mode. 1  CPSW_3G is in the VLAN aware mode." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="3pGSw is in the VLAN unaware mode" />
			<bitenum id="" value="1" token="" description="3pGSw is in the VLAN aware mode" />
		</bitfield>
		<bitfield id="RX_VLAN_ENCAP" width="1" begin="8" end="8" resetval="0" description="Port 2 VLAN Encapsulation: 0  Port 2 receive packets (from CPSW_3G) are not VLAN encapsulated. 1 - Port 2 receive packets (from CPSW_3G) are VLAN encapsulated." range=" " rwaccess="RW">
			<bitenum id="" value="0" token="" description="Port 2 receive packets (from 3pGSw) are not VLAN encapsulated." />
			<bitenum id="" value="1" token="" description="Port 2 receive packets (from 3pGSw) are VLAN encapsulated." />
		</bitfield>
		<bitfield id="P2_P2RX_FLOW_EN" width="1" begin="7" end="7" resetval="1" description="Port 2 transmit flow control enable from Port 2 receive FIFO: 0  No port 2 transmit flow control due to receive FIFO availability. 1  Issue port 2 transmit flow control when port 2 receive FIFO block usage is greater than or equal to the p2_p2rx_thresh value in the P2_TX_FLOW register." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="No port 2 transmit flow control due to receive FIFO availability" />
			<bitenum id="" value="1" token="" description="Issue port 2 transmit flow control when port 2 receive FIFO block usage is greater than or equal to the p2_p2rx_thresh value in the P2_TX_FLOW register" />
		</bitfield>
		<bitfield id="P2_P1TX_FLOW_EN" width="1" begin="6" end="6" resetval="1" description="Port 2 transmit flow control enable from Port 1 transmit FIFO: 0  No port 2 transmit flow control due to port 1 transmit FIFO availability. 1  Issue port 2 transmit flow control when port 1 transmit FIFO block usage is greater than or equal to the p2_p1tx_thresh value in the P2_TX_FLOW register." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="No port 2 transmit flow control due to port 1 transmit FIFO availability" />
			<bitenum id="" value="1" token="" description="Issue port 2 transmit flow control when port 1 transmit FIFO block usage is greater than or equal to the p2_p1tx_thresh value in the P2_TX_FLOW register" />
		</bitfield>
		<bitfield id="P2_P0TX_FLOW_EN" width="1" begin="5" end="5" resetval="1" description="Port 2 transmit flow control enable from Port 0 transmit FIFO: 0  No port 2 transmit flow control due to port 0 transmit FIFO availability. 1  Issue port 2 transmit flow control when port 0 transmit FIFO block usage is greater than or equal to the p2_p0tx_thresh value in the P2_TX_FLOW register." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="No port 2 transmit flow control due to port 0 transmit FIFO availability" />
			<bitenum id="" value="1" token="" description="Issue port 2 transmit flow control when port 0 transmit FIFO block usage is greater than or equal to the p2_p0tx_thresh value in the P2_TX_FLOW register" />
		</bitfield>
		<bitfield id="P1_P2TX_FLOW_EN" width="1" begin="4" end="4" resetval="0" description="Port 1 receive flow control enable from Port 2 transmit FIFO: 0  No port 1 receive flow control due to port 2 transmit FIFO availability. 1  Issue port 1 receive flow control when port 2 transmit FIFO block usage is greater than or equal to the p1_p2tx_thresh value in the P1_TX_FLOW register (the rx_flow_en bit in the SL1_MacControl register must also be set)." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="No port 1 receive flow control due to port 2 transmit FIFO availability" />
			<bitenum id="" value="1" token="" description="Issue port 1 receive flow control when port 2 transmit FIFO block usage is greater than or equal to the p1_p2tx_thresh value in the P1_TX_FLOW register (the rx_flow_en bit in the SL1_MacControl register must also be set)" />
		</bitfield>
		<bitfield id="P1_P0TX_FLOW_EN" width="1" begin="3" end="3" resetval="0" description="Port 1 receive flow control enable from Port 0 transmit FIFO: 0  No port 1 receive flow control due to port 0 transmit FIFO availability. 1  Issue port 1 receive flow control when port 0 transmit FIFO block usage is greater than or equal to the p1_p0tx_thresh value in the P1_TX_FLOW register (the rx_flow_en bit in the SL1_MacControl register must also be set)." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="No port 1 receive flow control due to port 0 transmit FIFO availability" />
			<bitenum id="" value="1" token="" description="Issue port 1 receive flow control when port 0 transmit FIFO block usage is greater than or equal to the p1_p0tx_thresh value in the P1_TX_FLOW register (the rx_flow_en bit in the SL1_MacControl register must also be set)" />
		</bitfield>
		<bitfield id="P0_P2TX_FLOW_EN" width="1" begin="2" end="2" resetval="0" description="Port 0 receive flow control enable from Port 2 transmit FIFO: 0  No port 0 receive flow control due to port 2 transmit FIFO availability. 1  Issue port 0 receive flow control when port 2 transmit FIFO block usage is greater than or equal to the p0_p2tx_thresh value in the P0_TX_FLOW register (the rx_flow_en bit in the SL0_MacControl register must also be set)." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="No port 0 receive flow control due to port 2 transmit FIFO availability" />
			<bitenum id="" value="1" token="" description="Issue port 0 receive flow control when port 2 transmit FIFO block usage is greater than or equal to the p0_p2tx_thresh value in the P0_TX_FLOW register (the rx_flow_en bit in the SL0_MacControl register must also be set)" />
		</bitfield>
		<bitfield id="P0_P1TX_FLOW_EN" width="1" begin="1" end="1" resetval="0" description="Port 0 receive flow control enable from Port 1 transmit FIFO: 0  No port 0 receive flow control due to port 1 transmit FIFO availability. 1  Issue port 0 receive flow control when port 1 transmit FIFO block usage is greater than or equal to the p0_p1tx_thresh value in the P0_TX_FLOW register (the rx_flow_en bit in the SL0_MacControl register must also be set)." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="No port 0 receive flow control due to port 1 transmit FIFO availability" />
			<bitenum id="" value="1" token="" description="Issue port 0 receive flow control when port 1 transmit FIFO block usage is greater than or equal to the p0_p1tx_thresh value in the P0_TX_FLOW register (the rx_flow_en bit in the SL0_MacControl register must also be set)" />
		</bitfield>
		<bitfield id="FIFO_LOOPBACK" width="1" begin="0" end="0" resetval="0" description="FIFO Loopback Mode 0  Loopback is disabled 1  FIFO Loopback mode enabled. Each packet received is turned around and sent out on the same port's transmit path. Port 2 receive is fixed on channel zero. The RXSOFOVERRUN statistic will increment for every packet sent in FIFO loopback mode." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="Loopback is disabled" />
			<bitenum id="" value="1" token="" description="FIFO Loopback mode enabled. Each packet received is turned around and sent out on the same port's transmit path. Port 2 receive is fixed on channel zero. The RXSOFOVERRUN statistic will increment for every packet sent in FIFO loopback mode" />
		</bitfield>
	</register>
	<register id="CPSW_Soft_Reset" acronym="CPSW_Soft_Reset" offset="0x08" width="32" description="Software Reset Register">
		<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="reserved - Read as Zero" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0" description="Software reset  Writing a one to this bit causes the CPSW_3G logic to be reset. After writing a one to this bit, it may be polled to determine if the reset has occurred. If a one is read, the reset has not yet occurred. If a zero is read then reset has occurred." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description=" " />
		</bitfield>
	</register>
	<register id="CPSW_Stat_Port_En" acronym="CPSW_Stat_Port_En" offset="0x0C" width="32" description="Statisitics Port Enable register">
		<bitfield id="_RSVD" width="29" begin="31" end="3" resetval="0" description="reserved - Read as Zero" range="" rwaccess="N">
		</bitfield>
		<bitfield id="P2_STAT_EN" width="1" begin="2" end="2" resetval="0" description="Port 2 Statistics Enable 0  Port 2 statistics are not enabled 1  Port 2 statistics are enabled. FIFO overruns (SOFOVERRUNS) are the only port 2 statistics that are enabled to be kept." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="Port 2 statistics are not enabled" />
			<bitenum id="" value="1" token="" description="Port 2 statistics are enabled FIFO overruns (SOFOVERRUNS) are the only port 2 statistics that are enabled to be kept" />
		</bitfield>
		<bitfield id="P1_STAT_EN" width="1" begin="1" end="1" resetval="0" description="Port 1 (GMII 1 and Port 1 FIFO) Statistics Enable 0  Port 1 statistics are not enabled. 1  Port 1 statistics are enabled." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="Port 1 statistics are not enabled" />
			<bitenum id="" value="1" token="" description="Port 1 statistics are enabled" />
		</bitfield>
		<bitfield id="P0_STAT_EN" width="1" begin="0" end="0" resetval="0" description="Port 0 (GMII 0 and Port 0 FIFO) Statistics Enable 0  Port 0 statistics are not enabled. 1  Port 0 statistics are enabled." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="Port 0 statistics are not enabled" />
			<bitenum id="" value="1" token="" description="Port 0 statistics are enabled" />
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="CPSW_PTYPE" acronym="CPSW_PTYPE" offset="0x10" width="32" description="Priority Type register">
		<bitfield id="_RSVD" width="21" begin="31" end="11" resetval="0" description="reserved - Read as Zero" range="" rwaccess="N">
		</bitfield>
		<bitfield id="P2_PTYPE_ESC" width="1" begin="10" end="10" resetval="0" description="Port 2 Priority Type Escalate  0  Port 2 priority type fixed 1  Port 2 priority type escalate" range="" rwaccess="RW">
			<bitenum id="" value="1" token="" description="Port 2 priority type escalate" />
			<bitenum id="" value="0" token="" description="Port 2 priority type fixed" />
		</bitfield>
		<bitfield id="P1_PTYPE_ESC" width="1" begin="9" end="9" resetval="0" description="Port 1 Priority Type Escalate  0  Port 1 priority type fixed 1  Port 1 priority type escalate" range="" rwaccess="RW">
			<bitenum id="" value="1" token="" description="Port 1 priority type escalate" />
			<bitenum id="" value="0" token="" description="Port 1 priority type fixed" />
		</bitfield>
		<bitfield id="P0_PTYPE_ESC" width="1" begin="8" end="8" resetval="0" description="Port 0 Priority Type Escalate  0  Port 0 priority type fixed 1  Port 0 priority type escalate" range="" rwaccess="RW">
			<bitenum id="" value="1" token="" description="Port 0 priority type escalate" />
			<bitenum id="" value="0" token="" description="Port 0 priority type fixed" />
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="7" end="5" resetval="0" description="reserved - Read as Zero" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ESC_PRI_LD_VAL" width="5" begin="4" end="0" resetval="0" description="Escalate Priority Load Value When a port is in escalate priority, this is the number of higher priority packets sent before the next lower priority is allowed to send a packet. Escalate priority allows lower priority packets to be sent at a fixed rate relative to the next higher priority." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description=" " />
		</bitfield>
	</register>
	<register id="P0_Max_Blks" acronym="P0_Max_Blks" offset="0x14" width="32" description="Port 0 Max Blocks">
		<bitfield id="_RSVD" width="23" begin="31" end="9" resetval="0" description="reserved - Read as Zero" range="" rwaccess="N">
		</bitfield>
		<bitfield id="P0_TX_MAX_BLKS" width="5" begin="8" end="4" resetval="17" description="Transmit FIFO Maximum Blocks  This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical transmit priority queues. 0x11 is the recommended value of p0_tx_max_blks unless the port is in fullduplex flow control mode. In flow control mode, the p0_rx_max_blks will need to increase in order to accept the required run out in fullduplex mode. This value will need to decrease by the amount of increase in p0_rx_max_blks. 0xe is the minimum value tx max blks." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description=" " />
		</bitfield>
		<bitfield id="P0_RX_MAX_BLKS" width="4" begin="3" end="0" resetval="3" description=" Receive FIFO Maximum Blocks  This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical receive queue. This value must be greater than or equal to 0x3. It should be increased In fullduplex flow control mode to 0x5 or 0x6 depending on the required runout space. The p0_tx_max_blks value must be decreased by the amount of increase in p0_rx_max_blks. 0x3 is the minimum value rx max blks and 0x6 is the maximum value." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description=" " />
		</bitfield>
	</register>
	<register id="P0_BLK_CNT" acronym="P0_BLK_CNT" offset="0x18" width="32" description="Port 0 Block Count">
		<bitfield id="_RSVD" width="23" begin="31" end="9" resetval="0" description="Reserved - read as zero" range="" rwaccess="N">
		</bitfield>
		<bitfield id="TX_BLK_COUNT" width="5" begin="8" end="4" resetval="4" description="Port 0 Transmit Block Count Usage  This value is the number of blocks allocated to the FIFO logical transmit queues" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="RX_BLK_COUNT" width="4" begin="3" end="0" resetval="1" description="Port 0 Receive Block Count Usage  This value is the number of blocks allocated to the FIFO logical receive queues" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="P0_Flow_Thresh" acronym="P0_Flow_Thresh" offset="0x1c" width="32" description="Port 0 flow control threshold">
		<bitfield id="_RSVD" width="19" begin="31" end="13" resetval="0" description="Reserved - read as zero" range="" rwaccess="N">
		</bitfield>
		<bitfield id="P0_P2TX_THRESH" width="5" begin="12" end="8" resetval="11" description=" Port 0 Transmit Block Count Usage  This value is the number of blocks allocated to the FIFO logical transmit queues." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="7" end="5" resetval="0" description="Reserved - read as zero" range="" rwaccess="N">
		</bitfield>
		<bitfield id="P0_P1TX_THRESH" width="5" begin="4" end="0" resetval="11" description="Port 0 Receive Block Count Usage  This value is the number of blocks allocated to the FIFO logical receive queues." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="P0_Port_VLAN" acronym="P0_Port_VLAN" offset="0x20" width="32" description="Port 0 VLAN">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PORT_PRI" width="3" begin="15" end="13" resetval="0" description="Port VLAN Priority (7 is highest priority)" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="PORT_CFI" width="1" begin="12" end="12" resetval="0" description="Port CFI Bit" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="PORT_VID" width="12" begin="11" end="0" resetval="0" description="Port VLAN ID" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="P0_Tx_Pri_Map" acronym="P0_Tx_Pri_Map" offset="0x24" width="32" description="P0 Tx Header Priority to Switch Priority Mapping">
		<bitfield id="_RSVD" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI7" width="2" begin="29" end="28" resetval="3" description="Priority 7  A packet header priority of 0x7 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="27" end="26" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI6" width="2" begin="25" end="24" resetval="3" description="Priority 6  A packet header priority of 0x6 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI5" width="2" begin="21" end="20" resetval="3" description="Priority 5  A packet header priority of 0x5 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI4" width="2" begin="17" end="16" resetval="3" description="Priority 4  A packet header priority of 0x4 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI3" width="2" begin="13" end="12" resetval="3" description="Priority 3  A packet header priority of 0x3 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="11" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI2" width="2" begin="9" end="8" resetval="3" description="Priority 2  A packet header priority of 0x2 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI1" width="2" begin="5" end="4" resetval="3" description="Priority 1  A packet header priority of 0x1 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI0" width="2" begin="1" end="0" resetval="3" description="Priority 0  A packet header priority of 0x0 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="GMAC0_Gap_Thresh" acronym="GMAC0_Gap_Thresh" offset="0x28" width="32" description="CPGMAC_SL0 Short Gap Threshold">
		<bitfield id="_RSVD" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="P0_GAP_THRESH" width="5" begin="4" end="0" resetval="11" description="Port 0 Short Gap Threshold." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="GMAC0_SA_LO" acronym="GMAC0_SA_LO" offset="0x2C" width="32" description="CPGMAC_SL0 Source Address Low">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved -read as Zero" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MACSRCADDR_0" width="8" begin="15" end="8" resetval="0" description="Source Address Lower 8 bits (byte 0)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MACSRCADDR_1" width="8" begin="7" end="0" resetval="0" description="Source Address bits 15:8 (byte 1)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="GMAC0_SA_HI" acronym="GMAC0_SA_HI" offset="0x30" width="32" description="CPGMAC_SL0 Source Address Low">
		<bitfield id="MACSRCADDR_0" width="8" begin="31" end="24" resetval="0" description="Source Address bits 23:16 (byte 2)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MACSRCADDR_1" width="8" begin="23" end="16" resetval="0" description="Source Address bits 31:23 (byte 3)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MACSRCADDR_2" width="8" begin="15" end="8" resetval="0" description="Source Address bits 39:32 (byte 4)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MACSRCADDR_3" width="8" begin="7" end="0" resetval="0" description="Source Address bits 47:40 (byte 5)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="P1_Max_Blks" acronym="P1_Max_Blks" offset="0x34" width="32" description="Port 1 Max Blocks">
		<bitfield id="_RSVD" width="23" begin="31" end="9" resetval="0" description=" read as zero" range="" rwaccess="N">
		</bitfield>
		<bitfield id="TX_MAX_BLKS" width="5" begin="8" end="4" resetval="17" description=" Transmit FIFO Maximum Blocks  This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical transmit priority queues. 0x11 is the recommended value of p1_tx_max_blks unless the port is in fullduplex flow control mode. In flow control mode, the p1_rx_max_blks will need to increase in order to accept the required run out in fullduplex mode. This value will need to decrease by the amount of increase in p1_rx_max_blks. 0xe is the minimum value tx max blks" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description=" " />
		</bitfield>
		<bitfield id="RX_MAX_BLKS" width="4" begin="3" end="0" resetval="3" description=" Receive FIFO Maximum Blocks  This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical receive queue. This value must be greater than or equal to 0x3. It should be increased In fullduplex flow control mode to 0x5 or 0x6 depending on the required runout space. The p1_tx_max_blks value must be decreased by the amount of increase in p1_rx_max_blks. 0x3 is the minimum value rx max blks and 0x6 is the maximum value" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description=" " />
		</bitfield>
	</register>
	<register id="P1_BLK_CNT" acronym="P1_BLK_CNT" offset="0x38" width="32" description="Port 1 Block Count">
		<bitfield id="_RSVD" width="23" begin="31" end="9" resetval="0" description=" " range="" rwaccess="N">
		</bitfield>
		<bitfield id="TX_BLK_COUNT" width="5" begin="8" end="4" resetval="4" description="Port 1 Transmit Block Count Usage  This value is the number of blocks allocated to the FIFO logical transmit queues" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="RX_BLK_COUNT" width="4" begin="3" end="0" resetval="1" description=" Port 1 Receive Block Count Usage  This value is the number of blocks allocated to the FIFO logical receive queues" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="P1_Flow_Thresh" acronym="P1_Flow_Thresh" offset="0x3c" width="32" description="Port 1 flow control threshold">
		<bitfield id="_RSVD" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="P1_P2TX_THRESH" width="5" begin="12" end="8" resetval="11" description=" Port 2 transmit FIFO threshold value to trigger port 0 receive flow control." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="P1_P0TX_THRESH" width="5" begin="4" end="0" resetval="11" description=" Port 1 transmit FIFO threshold value to trigger port 0 receive flow control." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="P1_Port_VLAN" acronym="P1_Port_VLAN" offset="0x40" width="32" description="Port 1 VLAN">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PORT_PRI" width="3" begin="15" end="13" resetval="0" description="Port VLAN Priority (7 is highest priority)" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="PORT_CFI" width="1" begin="12" end="12" resetval="0" description="Port CFI Bit" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="PORT_VID" width="12" begin="11" end="0" resetval="0" description="Port VLAN ID" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="P1_Tx_Pri_Map" acronym="P1_Tx_Pri_Map" offset="0X44" width="32" description="P1 Tx Header Priority to Switch Priority Mapping">
		<bitfield id="_RSVD" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI7" width="2" begin="29" end="28" resetval="3" description="Priority 7  A packet header priority of 0x7 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="27" end="26" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI6" width="2" begin="25" end="24" resetval="3" description="Priority 6  A packet header priority of 0x6 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI5" width="2" begin="21" end="20" resetval="3" description="Priority 5  A packet header priority of 0x5 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI4" width="2" begin="17" end="16" resetval="3" description="Priority 4  A packet header priority of 0x4 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI3" width="2" begin="13" end="12" resetval="3" description="Priority 3  A packet header priority of 0x3 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="11" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI2" width="2" begin="9" end="8" resetval="3" description="Priority 2  A packet header priority of 0x2 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI1" width="2" begin="5" end="4" resetval="3" description="Priority 1  A packet header priority of 0x1 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI0" width="2" begin="1" end="0" resetval="3" description="Priority 0  A packet header priority of 0x0 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="GMAC1_Gap_Thresh" acronym="GMAC1_Gap_Thresh" offset="0x48" width="32" description="CPGMAC_SL0 Short Gap Threshold">
		<bitfield id="_RSVD" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="P1_GAP_THRESH" width="5" begin="4" end="0" resetval="11" description="Port 1 Short Gap Threshold." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="GMAC1_SA_LO" acronym="GMAC1_SA_LO" offset="0x4C" width="32" description="CPGMAC_SL1 Source Address Low">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MACSRCADDR_0" width="8" begin="15" end="8" resetval="0" description="Source Address Lower 8 bits (byte 0)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MACSRCADDR_1" width="8" begin="7" end="0" resetval="0" description="Source Address bits 15:8 (byte 1)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="GMAC1_SA_HI" acronym="GMAC1_SA_HI" offset="0x50" width="32" description="CPGMAC_SL1 Source Address Low">
		<bitfield id="MACSRCADDR_0" width="8" begin="31" end="24" resetval="0" description="Source Address bits 23:16 (byte 2)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MACSRCADDR_1" width="8" begin="23" end="16" resetval="0" description="Source Address bits 31:23 (byte 3)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MACSRCADDR_2" width="8" begin="15" end="8" resetval="0" description="Source Address bits 39:32 (byte 4)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MACSRCADDR_3" width="8" begin="7" end="0" resetval="0" description="Source Address bits 47:40 (byte 5)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="P2_Max_Blks" acronym="P2_Max_Blks" offset="0x54" width="32" description="Port 2 Max Blocks">
		<bitfield id="_RSVD" width="23" begin="31" end="9" resetval="0" description=" " range="" rwaccess="N">
		</bitfield>
		<bitfield id="TX_MAX_BLKS" width="5" begin="8" end="4" resetval="17" description="Transmit FIFO Maximum Blocks  This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical transmit priority queues. 0x10 is the recommended value of p2_tx_max_blks. Port 2 should remain in flow control mode. 0xe is the minimum value tx max blks" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description=" " />
		</bitfield>
		<bitfield id="RX_MAX_BLKS" width="4" begin="3" end="0" resetval="3" description="Receive FIFO Maximum Blocks  This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical receive queue. 0x4 is the recommended value. 0x3 is the minimum value rx max blks and 0x6 is the maximum value" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description=" " />
		</bitfield>
	</register>
	<register id="P2_BLK_CNT" acronym="P2_BLK_CNT" offset="0x58" width="32" description="Port 2 Block Count">
		<bitfield id="_RSVD" width="23" begin="31" end="9" resetval="0" description=" " range="" rwaccess="N">
		</bitfield>
		<bitfield id="TX_BLK_COUNT" width="5" begin="8" end="4" resetval="4" description="Port 2 Transmit Block Count Usage  This value is the number of blocks allocated to the FIFO logical transmit queues" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="RX_BLK_COUNT" width="4" begin="3" end="0" resetval="1" description="Port 2 Receive Block Count Usage  This value is the number of blocks allocated to the FIFO logical receive queues" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="P2_Flow_Thresh" acronym="P2_Flow_Thresh" offset="0x5c" width="32" description="Port 2 flow control threshold">
		<bitfield id="_RSVD" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="P2_P2RX_THRESH" width="4" begin="19" end="16" resetval="3" description=" Port 2 receive FIFO threshold value to trigger port 2 transmit flow control. 0x3 is the recommended value" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="P2_P1TX_THRESH" width="5" begin="12" end="8" resetval="16" description=" Port 1 transmit FIFO threshold value to trigger port 2 transmit flow control. 0xb is the recommended value" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="P2_P0TX_THRESH" width="5" begin="4" end="0" resetval="16" description=" Port 0 transmit FIFO threshold value to trigger port 2 transmit flow control. 0xb is the recommended value" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="P2_Port_VLAN" acronym="P2_Port_VLAN" offset="0x60" width="32" description="Port 2 VLAN">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PORT_PRI" width="3" begin="15" end="13" resetval="0" description="Port VLAN Priority (7 is highest priority)" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="PORT_CFI" width="1" begin="12" end="12" resetval="0" description="Port CFI Bit" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="PORT_VID" width="12" begin="11" end="0" resetval="0" description="Port VLAN ID" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="P2_Tx_Pri_Map" acronym="P2_Tx_Pri_Map" offset="0X64" width="32" description="P2 Tx Header Priority to Switch Priority Mapping">
		<bitfield id="_RSVD" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI7" width="2" begin="29" end="28" resetval="3" description="Priority 7  A packet header priority of 0x7 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="27" end="26" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI6" width="2" begin="25" end="24" resetval="3" description="Priority 6  A packet header priority of 0x6 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI5" width="2" begin="21" end="20" resetval="3" description="Priority 5  A packet header priority of 0x5 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI4" width="2" begin="17" end="16" resetval="3" description="Priority 4  A packet header priority of 0x4 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI3" width="2" begin="13" end="12" resetval="3" description="Priority 3  A packet header priority of 0x3 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="11" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI2" width="2" begin="9" end="8" resetval="3" description="Priority 2  A packet header priority of 0x2 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI1" width="2" begin="5" end="4" resetval="3" description="Priority 1  A packet header priority of 0x1 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI0" width="2" begin="1" end="0" resetval="3" description="Priority 0  A packet header priority of 0x0 is given this switch queue pri." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="CPDMA_Tx_Pri_Map" acronym="CPDMA_Tx_Pri_Map" offset="0x68" width="32" description="CPDMA TX Pkt Pri to Header Pri Mapping">
		<bitfield id="_RSVD" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI7" width="3" begin="30" end="28" resetval="7" description="Priority 7  A packet priority of 0x7 is given this header packet pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI6" width="3" begin="26" end="24" resetval="6" description="Priority 6  A packet priority of 0x6 is given this header queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI5" width="3" begin="22" end="20" resetval="5" description="Priority 5  A packet priority of 0x5 is given this header queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI4" width="3" begin="18" end="16" resetval="4" description="Priority 4  A packet priority of 0x4 is given this header queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI3" width="3" begin="14" end="12" resetval="3" description="Priority 3  A packet priority of 0x3 is given this header queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI2" width="3" begin="10" end="8" resetval="2" description="Priority 2  A packet priority of 0x2 is given this header queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI1" width="3" begin="6" end="4" resetval="1" description="Priority 1  A packet priority of 0x1 is given this header queue pri." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PRI0" width="3" begin="2" end="0" resetval="0" description="Priority 0  A packet priority of 0x0 is given this header queue pri." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="CPDMA_Rx_Ch_Map" acronym="CPDMA_Rx_Ch_Map" offset="0x6C" width="32" description="P2 Tx Switch Pri to CPDMA Rx Channel">
		<bitfield id="_RSVD" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SU_CH3" width="3" begin="30" end="28" resetval="0" description=" Channel 3  Supervisory packet of switch pri 0x3 is mapped to this CPDMA RX channel" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SU_CH2" width="3" begin="26" end="24" resetval="0" description=" Channel 2  Supervisory packet of switch pri 0x2 is mapped to this CPDMA RX channel" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SU_CH1" width="3" begin="22" end="20" resetval="0" description=" Channel 1  Supervisory packet of switch pri 0x1 is mapped to this CPDMA RX channel" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SU_CH0" width="3" begin="18" end="16" resetval="0" description=" Channel 0  Supervisory packet of switch pri 0x1 is mapped to this CPDMA RX channel" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CH3" width="3" begin="14" end="12" resetval="0" description=" Channel 3  Switch pri of 0x3 is mapped to this CPDMA Rx Channel" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CH2" width="3" begin="10" end="8" resetval="0" description=" Channel 2  Switch pri of 0x2 is mapped to this CPDMA Rx Channel" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CH1" width="3" begin="6" end="4" resetval="0" description=" Channel 1  Switch pri of 0x1 is mapped to this CPDMA Rx Channel" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CH0" width="3" begin="2" end="0" resetval="0" description=" Channel 0  Switch pri of 0x0 is mapped to this CPDMA Rx Channel" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="GMAC0_IDVER" acronym="GMAC0_IDVER" offset="0x80" width="32" description="CPGMAC_SL0 ID/Version Register">
		<bitfield id="RX_IDENT" width="16" begin="31" end="16" resetval="23" description="RX Identification value" range="" rwaccess="R ">
		</bitfield>
		<bitfield id="RX_Z" width="5" begin="15" end="11" resetval="0" description="RX Z value" range="" rwaccess="R">
		</bitfield>
		<bitfield id="RX_X" width="3" begin="10" end="8" resetval="1" description="Rx X Value" range="" rwaccess="R">
		</bitfield>
		<bitfield id="RX_Y" width="8" begin="7" end="0" resetval="0" description="Rx Y value" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="GMAC0_MacControl" acronym="GMAC0_MacControl" offset="0x84" width="32" description="CPGMAC_SL0 Mac Control Register">
		<bitfield id="_RSVD" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RX_CMF_EN" width="1" begin="24" end="24" resetval="0" description="RX Copy MAC Control Frames Enable  Enables MAC control frames to be transferred to memory. MAC control frames are normally acted upon (if enabled), but not copied to memory. MAC control frames that are pause frames will be acted upon if enabled in the MacControl register, regardless of the value of rx_cmf_en. Frames transferred to memory due to rx_cmf_en will have the control bit set in their EOP buffer descriptor" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="MAC control frames are transferred to memory" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="MAC control frames are filtered (but acted upon if enabled)" />
		</bitfield>
		<bitfield id="RX_CSF_EN" width="1" begin="23" end="23" resetval="0" description="RX Copy Short Frames Enable  Enables frames or fragments shorter than 64 bytes to be copied to memory. Frames transferred to memory due to rx_csf_en will have the fragment or undersized bit set in their EOP buffer descriptor. Fragments are short frames that contain CRC/align/code errors and undersized are short frames without errors" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Short frames are transferred to memory" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Short frames are filtered" />
		</bitfield>
		<bitfield id="RX_CEF_EN" width="1" begin="22" end="22" resetval="0" description=" RX Copy Error Frames Enable  Enables frames containing errors to be transferred to memory. The appropriate error bit will be set in the frame EOP buffer descriptor. Frames containing errors will be filtered when rx_cef _en is not set" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Frames containing errors are transferred to memory" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Frames containing errors are filtered" />
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="21" end="19" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CTL_EN" width="1" begin="18" end="18" resetval="0" description="Control Enable  Enables the fullduplex and gigabit mode to be selected from the FULLDUPLEX_IN and GIG_IN input signals and not from the fullduplex and gig bits in this register. The FULLDUPLEX_MODE bit reflects the actual fullduplex mode selected." range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
		<bitfield id="GIG_FORCE" width="1" begin="17" end="17" resetval="0" description="Gigabit Mode Force  This bit is used to force the CPGMAC_SL into gigabit mode if the input GMII_MTCLK has been stopped by the PHY" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
		<bitfield id="IFCTL_B" width="1" begin="16" end="16" resetval="0" description="Interface Control B  Intended as a general purpose output bit to be used to control external gaskets associated with the GMII (GMII to RGMII etc)" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
		<bitfield id="IFCTL_A" width="1" begin="15" end="15" resetval="0" description="Interface Control A  Intended as a general purpose output bit to be used to control external gaskets associated with the GMII (GMII to RGMII etc)" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="14" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CMD_IDLE" width="1" begin="11" end="11" resetval="0" description="Command Idle" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="Idle not commanded" />
			<bitenum id="" value="1" token="" description="Idle Commanded (read idle in MacStatus)" />
		</bitfield>
		<bitfield id="TX_SHORT_GAP_EN" width="1" begin="10" end="10" resetval="0" description="Transmit Short Gap Enable" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Transmit with a short IPG (when TX_SHORT_GAP input is asserted) is enabled" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Transmit with a short IPG is disabled" />
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="9" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="GIG" width="1" begin="7" end="7" resetval="0" description="Gigabit Mode" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Gigabit mode (full duplex only)" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="10/100 mode" />
		</bitfield>
		<bitfield id="TX_PACE" width="1" begin="6" end="6" resetval="0" description="Transmit Pacing" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Transmit Pacing Enabled" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Transmit Pacing Disabled" />
		</bitfield>
		<bitfield id="GMII_EN" width="1" begin="5" end="5" resetval="0" description="GMII Enable" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="GMII RX and TX released from reset" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="GMII RX and TX held in reset" />
		</bitfield>
		<bitfield id="TX_FLOW_EN" width="1" begin="4" end="4" resetval="0" description="Transmit Flow Control Enable  Determines if incoming pause frames are acted upon in full-duplex mode. Incoming pause frames are not acted upon in half-duplex mode regardless of this bit setting. The RX_MBP_Enable bits determine whether or not received pause frames are transferred to memory" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Transmit Flow Control Enabled . Full-duplex mode  Incoming pause frames are acted upon" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Transmit Flow Control Disabled. Full-duplex mode  Incoming pause frames are not acted upon" />
		</bitfield>
		<bitfield id="RX_FLOW_EN" width="1" begin="3" end="3" resetval="0" description="Receive Flow Control Enable" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Receive Flow Control Enabled Half-duplex mode  Collisions are initiated when receive flow control is triggered. Full-duplex mode  Outgoing pause frames are sent when receive flow control is triggered" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Receive Flow Control Disabled Half-duplex mode  No flow control generated collisions are sent. Full-duplex mode  No outgoing pause frames are sent" />
		</bitfield>
		<bitfield id="MTEST" width="1" begin="2" end="2" resetval="0" description="Manufacturing Test mode  This bit must be set to allow writes to the Backoff_Test and PauseTimer registers" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="LOOPBACK" width="1" begin="1" end="1" resetval="0" description="Loop Back Mode  Loopback mode forces internal fullduplex mode regardless of whether the fullduplex bit is set or not. The loopback bit should be changed only when GMII_en is deasserted" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Loop Back Mode enabled" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Not looped back" />
		</bitfield>
		<bitfield id="FULLDUPLEX" width="1" begin="0" end="0" resetval="0" description="Full Duplex mode  Gigabit mode forces fullduplex mode regardless of whether the fullduplex bit is set or not. The FULLDUPLEX_OUT output is the value of this register bit" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="full duplex mode" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="half duplex mode" />
		</bitfield>
	</register>
	<register id="GMAC0_MacStatus" acronym="GMAC0_MacStatus" offset="0x88" width="32" description="CPGMAC_SL0 Mac Status Register">
		<bitfield id="IDLE" width="1" begin="31" end="31" resetval="1" description="CPGMAC_SL IDLE  The CPGMAC_SL is in the idle state (valid after an idle command)" range="" rwaccess="R ">
			<bitenum id="" value="1" token="" description="The CPGMAC_SL is in the idle state" />
			<bitenum id="" value="0" token="" description="The CPGMAC_SL is not in the idle state" />
		</bitfield>
		<bitfield id="_RSVD" width="26" begin="30" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="EXT_GIG" width="1" begin="4" end="4" resetval="0" description="External GIG  This is the value of the EXT_GIG input bit" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="EXT_FULLDUPLEX" width="1" begin="3" end="3" resetval="0" description="External Fullduplex  This is the value of the EXT_FULLDUPLEX input bit" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="RX_FLOW_ACT" width="1" begin="1" end="1" resetval="0" description="Receive Flow Control Active  When asserted, indicates that receive flow control is enabled and triggered" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TX_FLOW_ACT" width="1" begin="0" end="0" resetval="0" description="Transmit Flow Control Active  When asserted, this bit indicates that the pause time period is being observed for a received pause frame. No new transmissions will begin while this bit is asserted except for the transmission of pause frames. Any transmission in progress when this bit is asserted will complete" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="GMAC0_Soft_Reset" acronym="GMAC0_Soft_Reset" offset="0x8C" width="32" description="CPGMAC_SL0 Mac Soft Reset Register">
		<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0" description="Software reset  Writing a one to this bit causes the CPGMAC_SL logic to be reset. After writing a one to this bit, it may be polled to determine if the reset has occurred. If a one is read, the reset has not yet occurred. If a zero is read then reset has occurred" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="ALE_ID_Ver" acronym="ALE_ID_Ver" offset="0x500" width="32" description="ALE ID Version Register">
		<bitfield id="ALE_IDENT" width="16" begin="31" end="16" resetval="41" description="ALE Identification Value" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="ALE_MAJ_VER" width="8" begin="15" end="8" resetval="1" description="ALE Major Version Value" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="ALE_MINOR_VER" width="8" begin="7" end="0" resetval="1" description="ALE Minor Version Value" range="" rwaccess="R">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="ALE_Control" acronym="ALE_Control" offset="0x508" width="32" description="ALE Control Register">
		<bitfield id="ENABLE_ALE" width="1" begin="31" end="31" resetval="0" description="Enable ALE - 0  Drop all packets 1  Enable ALE packet processing" range="" rwaccess="RW">
			<bitenum id="" value="1" token="" description="The CPGMAC_SL is in the idle state" />
			<bitenum id="" value="0" token="" description="The CPGMAC_SL is not in the idle state" />
		</bitfield>
		<bitfield id="CLEAR_TABLE" width="1" begin="30" end="30" resetval="0" description="Clear ALE address table  Setting this bit causes the ALE hardware to write all table bit values to zero. Software must perform a clear table operation as part of the ALE setup/configuration process. Setting this bit causes all ALE accesses to be held up for 64 clocks while the clear is performed. Access to all ALE registers will be blocked (wait states) until the 64 clocks have completed. This bit cannot be read as one because the read is blocked until the clear table is completed at which time this bit is cleared to zero." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="AGE_OUT_NOW" width="1" begin="29" end="29" resetval="0" description="Age Out Address Table Now  Setting this bit causes the ALE hardware to remove (free up) any ageable table entry that does not have a set touch bit. This bit is cleared when the age out process has completed. This bit may be read. The age out process takes 4096 clocks best case (no ale packet processing during ageout) and 66550 clocks absolute worst case." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="_RSVD" width="21" begin="28" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="LEARN_NO_VID" width="1" begin="7" end="7" resetval="0" description="Learn No VID  0  VID is learned with the source address 1  VID is not learned with the source address (source address is not tied to VID)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="EN_VID0_MODE" width="1" begin="6" end="6" resetval="0" description="Enable VLAN ID = 0 Mode 0  Process the packet with VID = PORT_VLAN[11:0]. 1  Process the packet with VID = 0." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="ENABLE_OUI_DENY" width="1" begin="5" end="5" resetval="0" description="Enable OUI Deny Mode  When set this bit indicates that a packet with a non OUI table entry matching source address will be dropped to the host unless the destination address matches a multicast table entry with the super bit set." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="ALE_BYPASS" width="1" begin="4" end="4" resetval="0" description="ALE Bypass  This bit causes all packets to be forwarded only to the host port. Packets from CPGMAC_SL1 will be designated as supervisory so that they may be sent to a different CPDMA channel than packets from CPGMAC_SL0. 0  ALE is in normal mode. 1  ALE is in bypass mode." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RATE_LIMIT_TX" width="1" begin="3" end="3" resetval="0" description="Rate Limit Transmit mode - 0  Broadcast and multicast rate limit counters are received port based 1  Broadcast and multicast rate limit counters are transmit port based." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="ALE_VLAN_AWARE" width="1" begin="2" end="2" resetval="0" description="ALE VLAN Aware  Determines what is done if VLAN not found. 0  Flood if VLAN not found 1  Drop packet if VLAN not found" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="ENABLE_AUTH_MODE" width="1" begin="1" end="1" resetval="0" description="Enable MAC Authorization Mode  Mac authorization mode requires that all table entries be made by the host software. There are no learned address in authorization mode and the packet will be dropped if the source address is not found (and the destination address is not a multicast address with the super table entry bit set). 0  The ALE is not in MAC authorization mode 1  The ALE is in MAC authorization mode" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="ENABLE_RATE_LIMIT" width="1" begin="0" end="0" resetval="0" description="Enable Broadcast and Multicast Rate Limit 0  Broadcast/Multicast rates not limited 1  Broadcast/Multicast packet reception limited to the port control register rate limit fields." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="ALE_PreScale" acronym="ALE_PreScale" offset="0x510" width="32" description="ALE Prescale Register">
		<bitfield id="_RSVD" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="ALE_PRESCALE" width="20" begin="19" end="0" resetval="0" description="ALE Prescale Register  The input clock is divided by this value for use in the multicast/broadcast rate limiters. The minimum operating value is 0x10. The prescaler is off when the value is zero." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="ALE_UNVLAN" acronym="ALE_UNVLAN" offset="0x518" width="32" description="ALE UnKnon VLAN Register">
		<bitfield id="_RSVD" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="UNKNOWN_FORCE_UNTAGGED_EGRESS" width="3" begin="26" end="24" resetval="0" description="Unknown VLAN Force Untagged Egress (except on port 2)" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="_RSVD" width="5" begin="23" end="19" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="UNKNOWN_REG_MCAST_FLOOD_MASK" width="3" begin="18" end="16" resetval="0" description="Unknown VLAN Registered Multicast Flood Mask" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="_RSVD" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="UNKNOWN_MCAST_FLOOD_MASK" width="3" begin="10" end="8" resetval="0" description="Unknown VLAN Multicast Flood Mask" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="UNKNOWN_VLAN_MEMBER_LIST" width="3" begin="2" end="0" resetval="0" description="Unknown VLAN Member List" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="ALE_TABLECONT" acronym="ALE_TABLECONT" offset="0x520" width="32" description="ALE Table Control Register">
		<bitfield id="WRITE_RDZ" width="1" begin="31" end="31" resetval="0" description="Write Bit  This bit is always read as zero. Writing a 1 to this bit causes the three table word register values to be written to the entry_pointer location in the address table. Writing a 0 to this bit causes the three table word register values to be loaded from the entry_pointer location in the address table so that they may be subsequently read. A read of any ALE address location will be stalled until the read or write has completed." range="" rwaccess="RW">
			<bitenum id="" value="1" token="" description="The CPGMAC_SL is in the idle state" />
			<bitenum id="" value="0" token="" description="The CPGMAC_SL is not in the idle state" />
		</bitfield>
		<bitfield id="_RSVD" width="21" begin="30" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="ENTRY_POINTER" width="10" begin="9" end="0" resetval="0" description="Table Entry Pointer - The entry_pointer contains the table entry value that will be read/written with accesses to the table word registers." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="ALE_TABLEWORD2" acronym="ALE_TABLEWORD2" offset="0x534" width="32" description="ALE Table Word 2 Register">
		<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="ENTRY_67_64" width="4" begin="3" end="0" resetval="0" description="Table entry bits 67:64" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="ALE_TABLEWORD1" acronym="ALE_TABLEWORD1" offset="0x538" width="32" description="ALE Table Word 1 Register">
		<bitfield id="ENTRY_63_32" width="32" begin="31" end="0" resetval="0" description="Table entry bits 63:32" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="ALE_TABLEWORD0" acronym="ALE_TABLEWORD0" offset="0x53C" width="32" description="ALE Table Word 0 Register">
		<bitfield id="ENTRY_31_0" width="32" begin="31" end="0" resetval="0" description="Table entry bits 31:0" range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="ALE_PORTCONT0" acronym="ALE_PORTCONT0" offset="0x540" width="32" description="ALE Port Control 0 Register">
		<bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field" range="" rwaccess="RW">
			<bitenum id="" value="1" token="" description="The CPGMAC_SL is in the idle state" />
			<bitenum id="" value="0" token="" description="The CPGMAC_SL is not in the idle state" />
		</bitfield>
		<bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0" description="Multicast Packet Rate Limit  Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="_RSVD" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0" description="No Learn Mode  When set the port is disabled from learning or updating source addresses." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0" description="VLAN ID Ingress Check  If VLAN not found then drop the packet. Packets with an unknown (default) VLAN will be dropped." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0" description="Drop Untagged Packets  Drop non-VLAN tagged ingress packets." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0" description="Port State 0  Disabled 1  Blocked 2  Learn 3  Forward" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="ALE_PORTCONT1" acronym="ALE_PORTCONT1" offset="0x544" width="32" description="ALE Port Control 1 Register">
		<bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field" range="" rwaccess="RW">
			<bitenum id="" value="1" token="" description="The CPGMAC_SL is in the idle state" />
			<bitenum id="" value="0" token="" description="The CPGMAC_SL is not in the idle state" />
		</bitfield>
		<bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0" description="Multicast Packet Rate Limit  Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="_RSVD" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0" description="No Learn Mode  When set the port is disabled from learning or updating source addresses." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0" description="VLAN ID Ingress Check  If VLAN not found then drop the packet. Packets with an unknown (default) VLAN will be dropped." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0" description="Drop Untagged Packets  Drop non-VLAN tagged ingress packets." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0" description="Port State 0  Disabled 1  Blocked 2  Learn 3  Forward" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="ALE_PORTCONT2" acronym="ALE_PORTCONT2" offset="0x548" width="32" description="ALE Port Control 2 Register">
		<bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field" range="" rwaccess="RW">
			<bitenum id="" value="1" token="" description="The CPGMAC_SL is in the idle state" />
			<bitenum id="" value="0" token="" description="The CPGMAC_SL is not in the idle state" />
		</bitfield>
		<bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0" description="Multicast Packet Rate Limit  Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="_RSVD" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0" description="No Learn Mode  When set the port is disabled from learning or updating source addresses." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0" description="VLAN ID Ingress Check  If VLAN not found then drop the packet. Packets with an unknown (default) VLAN will be dropped." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0" description="Drop Untagged Packets  Drop non-VLAN tagged ingress packets." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0" description="Port State 0  Disabled 1  Blocked 2  Learn 3  Forward" range="" rwaccess="RW">
		</bitfield>
	</register>
</module>
