GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv'
Analyzing Verilog file 'E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv'
WARN  (EX2478) : Non-net output port 'state' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":9)
WARN  (EX2478) : Non-net output port 'bird_loc_y' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":10)
WARN  (EX2478) : Non-net output port 'tube0_x' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":12)
WARN  (EX2478) : Non-net output port 'tube1_x' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":13)
WARN  (EX2478) : Non-net output port 'tube2_x' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":14)
WARN  (EX2478) : Non-net output port 'tube3_x' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":15)
WARN  (EX2478) : Non-net output port 'tube4_x' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":16)
WARN  (EX2478) : Non-net output port 'tube0_h' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":18)
WARN  (EX2478) : Non-net output port 'tube1_h' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":19)
WARN  (EX2478) : Non-net output port 'tube2_h' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":20)
WARN  (EX2478) : Non-net output port 'tube3_h' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":21)
WARN  (EX2478) : Non-net output port 'tube4_h' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":22)
Analyzing Verilog file 'E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\gowin_rpll\video_pll.v'
Analyzing Verilog file 'E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\rgb_timing.sv'
Analyzing Verilog file 'E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\top.sv'
Undeclared symbol 'rgb_clk', assumed default net type 'wire'("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\top.sv":27)
WARN  (EX3638) : 'rgb_clk' is already implicitly declared on line 27("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\top.sv":31)
Analyzing Verilog file 'E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\uart_rx.v'
Compiling module 'top'("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\top.sv":1)
Compiling module 'video_pll'("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\gowin_rpll\video_pll.v":9)
Compiling module 'rgb_timing'("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\rgb_timing.sv":1)
Compiling module 'display'("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":1)
Extracting RAM for identifier 'rom_back'("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":160)
Extracting RAM for identifier 'rom_bird'("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":169)
Extracting RAM for identifier 'rom_state'("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":177)
Extracting RAM for identifier 'rom_tube'("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":185)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":47)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":52)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":54)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":57)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":59)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":62)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":64)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":67)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":69)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":72)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":74)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":79)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 15("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv":83)
Compiling module 'uart_rx(CLK_FRE=25,BAUD_RATE=9600)'("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\uart_rx.v":1)
Compiling module 'game_ctrl'("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":59)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":64)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":72)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":73)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":74)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":75)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":76)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":79)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":82)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0206) : Instance "rpll_inst" 's parameter "DEVICE" value invalid("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\gowin_rpll\video_pll.v":38)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input ble_rx is unused("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\top.sv":5)
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "state[0]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":46)
WARN  (DI0002) : Asynchronous register "state[1]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv":46)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\impl\gwsynthesis\VGA_FlappyBird.vg" completed
[100%] Generate report file "E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\impl\gwsynthesis\VGA_FlappyBird_syn.rpt.html" completed
GowinSynthesis finish
