{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 14:07:38 2024 " "Info: Processing started: Fri Nov 29 14:07:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/rv32i_system.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/rv32i_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_System " "Info: Found entity 1: RV32I_System" {  } { { "../ARM_System/RV32I_System.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/rv32i_core/basic_modules.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file /altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/rv32i_core/basic_modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/basic_modules.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 adder_1bit " "Info: Found entity 2: adder_1bit" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/basic_modules.v" 164 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mux2 " "Info: Found entity 3: mux2" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/basic_modules.v" 171 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Info: Found entity 4: alu" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/basic_modules.v" 177 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 adder_32bit " "Info: Found entity 5: adder_32bit" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/basic_modules.v" 217 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Memwrite MemWrite RV32ICPU.v(430) " "Info (10281): Verilog HDL Declaration information at RV32ICPU.v(430): object \"Memwrite\" differs only in case from object \"MemWrite\" in the same scope" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 430 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/rv32i_core/rv32icpu.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file /altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/rv32i_core/rv32icpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Info: Found entity 1: maindec" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 aludec " "Info: Found entity 2: aludec" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 202 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Info: Found entity 3: datapath" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 263 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 RV32I " "Info: Found entity 4: RV32I" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 425 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 controller " "Info: Found entity 5: controller" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 513 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/uart/txunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/uart/txunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Info: Found entity 1: TxUnit" {  } { { "../ARM_System/UART/TxUnit.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/TxUnit.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(85) " "Warning (10268): Verilog HDL information at clkUnit.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/clkUnit.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(110) " "Warning (10268): Verilog HDL information at clkUnit.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/clkUnit.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(136) " "Warning (10268): Verilog HDL information at clkUnit.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/clkUnit.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/uart/clkunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/uart/clkunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkUnit " "Info: Found entity 1: ClkUnit" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/clkUnit.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "miniUART.v(152) " "Warning (10268): Verilog HDL information at miniUART.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabRX EnabRx miniUART.v(92) " "Info (10281): Verilog HDL Declaration information at miniUART.v(92): object \"EnabRX\" differs only in case from object \"EnabRx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabTX EnabTx miniUART.v(93) " "Info (10281): Verilog HDL Declaration information at miniUART.v(93): object \"EnabTX\" differs only in case from object \"EnabTx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/uart/miniuart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/uart/miniuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniUART " "Info: Found entity 1: miniUART" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/uart/rxunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/uart/rxunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Info: Found entity 1: RxUnit" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/RxUnit.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/timer/timercounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/timer/timercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Info: Found entity 1: TimerCounter" {  } { { "../ARM_System/Timer/TimerCounter.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/Timer/TimerCounter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/gpio/gpio.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Info: Found entity 1: GPIO" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/GPIO/GPIO.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 key_detect " "Info: Found entity 2: key_detect" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/GPIO/GPIO.v" 258 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/decoder/addr_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/decoder/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Info: Found entity 1: Addr_Decoder" {  } { { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/Decoder/Addr_Decoder.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/altera_pll/altpll_clkgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/altera_pll/altpll_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen " "Info: Found entity 1: ALTPLL_clkgen" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/altera_mem_dual_port/ram2port_inst_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /altera/91sp2/quartus/risc-v-multicycle_최종본/risc-v_multicycle/arm_system/altera_mem_dual_port/ram2port_inst_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2port_inst_data " "Info: Found entity 1: ram2port_inst_data" {  } { { "../ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluout RV32ICPU.v(502) " "Warning (10236): Verilog HDL Implicit Net warning at RV32ICPU.v(502): created implicit net for \"aluout\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 502 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOp RV32ICPU.v(541) " "Warning (10236): Verilog HDL Implicit Net warning at RV32ICPU.v(541): created implicit net for \"ALUOp\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 541 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32I_System " "Info: Elaborating entity \"RV32I_System\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen ALTPLL_clkgen:pll0 " "Info: Elaborating entity \"ALTPLL_clkgen\" for hierarchy \"ALTPLL_clkgen:pll0\"" {  } { { "../ARM_System/RV32I_System.v" "pll0" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "altpll_component" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Instantiated megafunction \"ALTPLL_clkgen:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 25000 " "Info: Parameter \"clk1_phase_shift\" = \"25000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Info: Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL_clkgen " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL_clkgen\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_clkgen_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_clkgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen_altpll " "Info: Found entity 1: ALTPLL_clkgen_altpll" {  } { { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen_altpll ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated " "Info: Elaborating entity \"ALTPLL_clkgen_altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I RV32I:_RV32I " "Info: Elaborating entity \"RV32I\" for hierarchy \"RV32I:_RV32I\"" {  } { { "../ARM_System/RV32I_System.v" "_RV32I" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller RV32I:_RV32I\|controller:i_controller " "Info: Elaborating entity \"controller\" for hierarchy \"RV32I:_RV32I\|controller:i_controller\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "i_controller" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 485 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec " "Info: Elaborating entity \"maindec\" for hierarchy \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "i_maindec" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 541 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_state RV32ICPU.v(128) " "Warning (10240): Verilog HDL Always Construct warning at RV32ICPU.v(128): inferring latch(es) for variable \"n_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.ExLui RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.ExLui\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.WRegJr RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.WRegJr\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.ExJalr RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.ExJalr\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.ExJal RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.ExJal\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.WRegL RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.WRegL\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.Mem_Write RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.Mem_Write\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.Mem_Read RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.Mem_Read\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.WReg RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.WReg\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.ExB RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.ExB\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.ExLS RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.ExLS\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.ExI RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.ExI\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.ExR RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.ExR\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.Decode RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.Decode\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.IF RV32ICPU.v(128) " "Info (10041): Inferred latch for \"n_state.IF\" at RV32ICPU.v(128)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec " "Info: Elaborating entity \"aludec\" for hierarchy \"RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "i_aludec" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 548 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath RV32I:_RV32I\|datapath:i_datapath " "Info: Elaborating entity \"datapath\" for hierarchy \"RV32I:_RV32I\|datapath:i_datapath\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "i_datapath" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 505 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusrc2 RV32ICPU.v(362) " "Warning (10240): Verilog HDL Always Construct warning at RV32ICPU.v(362): inferring latch(es) for variable \"alusrc2\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 362 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[0\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[0\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[1\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[1\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[2\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[2\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[3\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[3\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[4\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[4\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[5\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[5\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[6\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[6\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[7\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[7\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[8\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[8\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[9\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[9\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[10\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[10\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[11\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[11\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[12\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[12\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[13\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[13\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[14\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[14\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[15\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[15\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[16\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[16\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[17\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[17\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[18\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[18\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[19\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[19\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[20\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[20\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[21\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[21\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[22\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[22\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[23\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[23\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[24\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[24\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[25\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[25\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[26\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[26\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[27\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[27\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[28\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[28\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[29\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[29\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[30\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[30\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc2\[31\] RV32ICPU.v(363) " "Info (10041): Inferred latch for \"alusrc2\[31\]\" at RV32ICPU.v(363)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile " "Info: Elaborating entity \"regfile\" for hierarchy \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "i_regfile" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 411 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu " "Info: Elaborating entity \"alu\" for hierarchy \"RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "i_alu" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 421 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slt basic_modules.v(186) " "Warning (10036): Verilog HDL or VHDL warning at basic_modules.v(186): object \"slt\" assigned a value but never read" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/basic_modules.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32 " "Info: Elaborating entity \"adder_32bit\" for hierarchy \"RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "iadder32" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/basic_modules.v" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1bit RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit31 " "Info: Elaborating entity \"adder_1bit\" for hierarchy \"RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit31\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "bit31" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/basic_modules.v" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2port_inst_data ram2port_inst_data:Inst_Data_Mem " "Info: Elaborating entity \"ram2port_inst_data\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\"" {  } { { "../ARM_System/RV32I_System.v" "Inst_Data_Mem" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "altsyncram_component" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file insts_data.mif " "Info: Parameter \"init_file\" = \"insts_data.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Info: Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i9b2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i9b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i9b2 " "Info: Found entity 1: altsyncram_i9b2" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i9b2 ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated " "Info: Elaborating entity \"altsyncram_i9b2\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 964 insts_data.mif " "Critical Warning: Memory depth (2048) in the design file differs from memory depth (964) in the Memory Initialization File \"insts_data.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Decoder Addr_Decoder:Decoder " "Info: Elaborating entity \"Addr_Decoder\" for hierarchy \"Addr_Decoder:Decoder\"" {  } { { "../ARM_System/RV32I_System.v" "Decoder" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:Timer " "Info: Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:Timer\"" {  } { { "../ARM_System/RV32I_System.v" "Timer" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniUART miniUART:UART " "Info: Elaborating entity \"miniUART\" for hierarchy \"miniUART:UART\"" {  } { { "../ARM_System/RV32I_System.v" "UART" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkUnit miniUART:UART\|ClkUnit:ClkDiv " "Info: Elaborating entity \"ClkUnit\" for hierarchy \"miniUART:UART\|ClkUnit:ClkDiv\"" {  } { { "../ARM_System/UART/miniUART.v" "ClkDiv" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUnit miniUART:UART\|TxUnit:TxDev " "Info: Elaborating entity \"TxUnit\" for hierarchy \"miniUART:UART\|TxUnit:TxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "TxDev" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUnit miniUART:UART\|RxUnit:RxDev " "Info: Elaborating entity \"RxUnit\" for hierarchy \"miniUART:UART\|RxUnit:RxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "RxDev" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:uGPIO " "Info: Elaborating entity \"GPIO\" for hierarchy \"GPIO:uGPIO\"" {  } { { "../ARM_System/RV32I_System.v" "uGPIO" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detect GPIO:uGPIO\|key_detect:key1 " "Info: Elaborating entity \"key_detect\" for hierarchy \"GPIO:uGPIO\|key_detect:key1\"" {  } { { "../ARM_System/GPIO/GPIO.v" "key1" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/GPIO/GPIO.v" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nss3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nss3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nss3 " "Info: Found entity 1: altsyncram_nss3" {  } { { "db/altsyncram_nss3.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altsyncram_nss3.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6hq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6hq1 " "Info: Found entity 1: altsyncram_6hq1" {  } { { "db/altsyncram_6hq1.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altsyncram_6hq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Info: Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/mux_eoc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hdi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_hdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hdi " "Info: Found entity 1: cntr_hdi" {  } { { "db/cntr_hdi.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/cntr_hdi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dcc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dcc " "Info: Found entity 1: cmpr_dcc" {  } { { "db/cmpr_dcc.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/cmpr_dcc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Info: Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/cntr_v1j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Info: Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/cntr_1ci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[0\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[10\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[9\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[8\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[7\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[6\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[5\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[4\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|inst_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|inst_reg\[6\]" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[3\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|inst_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|inst_reg\[6\]" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[2\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[1\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|inst_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|inst_reg\[6\]" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[11\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[12\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[13\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[14\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[15\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[16\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[17\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[18\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[19\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[20\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[21\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[22\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[23\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[24\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[25\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[26\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[27\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[28\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[29\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[30\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[31\] " "Warning: Latch RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.IF_423 " "Warning: Latch RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.IF_423 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|inst_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|inst_reg\[6\]" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExLS_379 " "Warning: Latch RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExLS_379 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|inst_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|inst_reg\[6\]" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExJal_319 " "Warning: Latch RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExJal_319 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|inst_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|inst_reg\[6\]" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExJalr_308 " "Warning: Latch RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExJalr_308 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|inst_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|inst_reg\[6\]" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExLui_286 " "Warning: Latch RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExLui_286 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|inst_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|inst_reg\[6\]" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExB_368 " "Warning: Latch RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExB_368 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|inst_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|inst_reg\[6\]" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExR_401 " "Warning: Latch RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExR_401 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|inst_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|inst_reg\[6\]" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExI_390 " "Warning: Latch RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExI_390 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RV32I:_RV32I\|inst_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal RV32I:_RV32I\|inst_reg\[6\]" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "109 109 " "Info: 109 registers lost all their fanouts during netlist optimizations. The first 109 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state~4 " "Info: Register \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state~5 " "Info: Register \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state~6 " "Info: Register \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state~7 " "Info: Register \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/ARM_System.map.smsg " "Info: Generated suppressed messages file C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/ARM_System.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 805 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 805 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10215 " "Info: Implemented 10215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info: Implemented 27 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Info: Implemented 85 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9667 " "Info: Implemented 9667 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "434 " "Info: Implemented 434 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 14:08:13 2024 " "Info: Processing ended: Fri Nov 29 14:08:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Info: Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Info: Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
