{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@172:182@HdlIdDef", "  wire   [23:0]     tdd_tx_dp_off_1_s;\n  wire   [23:0]     tdd_vco_rx_on_2_s;\n  wire   [23:0]     tdd_vco_rx_off_2_s;\n  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n  wire   [23:0]     tdd_tx_dp_on_2_s;\n  wire   [23:0]     tdd_tx_dp_off_2_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@176:186", "  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n  wire   [23:0]     tdd_tx_dp_on_2_s;\n  wire   [23:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n  wire              tdd_tx_dp_en_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@171:181", "  wire   [23:0]     tdd_tx_dp_on_1_s;\n  wire   [23:0]     tdd_tx_dp_off_1_s;\n  wire   [23:0]     tdd_vco_rx_on_2_s;\n  wire   [23:0]     tdd_vco_rx_off_2_s;\n  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n  wire   [23:0]     tdd_tx_dp_on_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@161:171", "  wire   [23:0]     tdd_counter_init_s;\n  wire   [23:0]     tdd_frame_length_s;\n  wire   [23:0]     tdd_vco_rx_on_1_s;\n  wire   [23:0]     tdd_vco_rx_off_1_s;\n  wire   [23:0]     tdd_vco_tx_on_1_s;\n  wire   [23:0]     tdd_vco_tx_off_1_s;\n  wire   [23:0]     tdd_rx_on_1_s;\n  wire   [23:0]     tdd_rx_off_1_s;\n  wire   [23:0]     tdd_tx_on_1_s;\n  wire   [23:0]     tdd_tx_off_1_s;\n  wire   [23:0]     tdd_tx_dp_on_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@158:168", "  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire   [23:0]     tdd_counter_init_s;\n  wire   [23:0]     tdd_frame_length_s;\n  wire   [23:0]     tdd_vco_rx_on_1_s;\n  wire   [23:0]     tdd_vco_rx_off_1_s;\n  wire   [23:0]     tdd_vco_tx_on_1_s;\n  wire   [23:0]     tdd_vco_tx_off_1_s;\n  wire   [23:0]     tdd_rx_on_1_s;\n  wire   [23:0]     tdd_rx_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@163:173", "  wire   [23:0]     tdd_vco_rx_on_1_s;\n  wire   [23:0]     tdd_vco_rx_off_1_s;\n  wire   [23:0]     tdd_vco_tx_on_1_s;\n  wire   [23:0]     tdd_vco_tx_off_1_s;\n  wire   [23:0]     tdd_rx_on_1_s;\n  wire   [23:0]     tdd_rx_off_1_s;\n  wire   [23:0]     tdd_tx_on_1_s;\n  wire   [23:0]     tdd_tx_off_1_s;\n  wire   [23:0]     tdd_tx_dp_on_1_s;\n  wire   [23:0]     tdd_tx_dp_off_1_s;\n  wire   [23:0]     tdd_vco_rx_on_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@175:185", "  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n  wire   [23:0]     tdd_tx_dp_on_2_s;\n  wire   [23:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@162:172", "  wire   [23:0]     tdd_frame_length_s;\n  wire   [23:0]     tdd_vco_rx_on_1_s;\n  wire   [23:0]     tdd_vco_rx_off_1_s;\n  wire   [23:0]     tdd_vco_tx_on_1_s;\n  wire   [23:0]     tdd_vco_tx_off_1_s;\n  wire   [23:0]     tdd_rx_on_1_s;\n  wire   [23:0]     tdd_rx_off_1_s;\n  wire   [23:0]     tdd_tx_on_1_s;\n  wire   [23:0]     tdd_tx_off_1_s;\n  wire   [23:0]     tdd_tx_dp_on_1_s;\n  wire   [23:0]     tdd_tx_dp_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@166:176", "  wire   [23:0]     tdd_vco_tx_off_1_s;\n  wire   [23:0]     tdd_rx_on_1_s;\n  wire   [23:0]     tdd_rx_off_1_s;\n  wire   [23:0]     tdd_tx_on_1_s;\n  wire   [23:0]     tdd_tx_off_1_s;\n  wire   [23:0]     tdd_tx_dp_on_1_s;\n  wire   [23:0]     tdd_tx_dp_off_1_s;\n  wire   [23:0]     tdd_vco_rx_on_2_s;\n  wire   [23:0]     tdd_vco_rx_off_2_s;\n  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@164:174", "  wire   [23:0]     tdd_vco_rx_off_1_s;\n  wire   [23:0]     tdd_vco_tx_on_1_s;\n  wire   [23:0]     tdd_vco_tx_off_1_s;\n  wire   [23:0]     tdd_rx_on_1_s;\n  wire   [23:0]     tdd_rx_off_1_s;\n  wire   [23:0]     tdd_tx_on_1_s;\n  wire   [23:0]     tdd_tx_off_1_s;\n  wire   [23:0]     tdd_tx_dp_on_1_s;\n  wire   [23:0]     tdd_tx_dp_off_1_s;\n  wire   [23:0]     tdd_vco_rx_on_2_s;\n  wire   [23:0]     tdd_vco_rx_off_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@170:180", "  wire   [23:0]     tdd_tx_off_1_s;\n  wire   [23:0]     tdd_tx_dp_on_1_s;\n  wire   [23:0]     tdd_tx_dp_off_1_s;\n  wire   [23:0]     tdd_vco_rx_on_2_s;\n  wire   [23:0]     tdd_vco_rx_off_2_s;\n  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@167:177", "  wire   [23:0]     tdd_rx_on_1_s;\n  wire   [23:0]     tdd_rx_off_1_s;\n  wire   [23:0]     tdd_tx_on_1_s;\n  wire   [23:0]     tdd_tx_off_1_s;\n  wire   [23:0]     tdd_tx_dp_on_1_s;\n  wire   [23:0]     tdd_tx_dp_off_1_s;\n  wire   [23:0]     tdd_vco_rx_on_2_s;\n  wire   [23:0]     tdd_vco_rx_off_2_s;\n  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@165:175", "  wire   [23:0]     tdd_vco_tx_on_1_s;\n  wire   [23:0]     tdd_vco_tx_off_1_s;\n  wire   [23:0]     tdd_rx_on_1_s;\n  wire   [23:0]     tdd_rx_off_1_s;\n  wire   [23:0]     tdd_tx_on_1_s;\n  wire   [23:0]     tdd_tx_off_1_s;\n  wire   [23:0]     tdd_tx_dp_on_1_s;\n  wire   [23:0]     tdd_tx_dp_off_1_s;\n  wire   [23:0]     tdd_vco_rx_on_2_s;\n  wire   [23:0]     tdd_vco_rx_off_2_s;\n  wire   [23:0]     tdd_vco_tx_on_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@160:170", "  wire              tdd_gated_tx_dmapath_s;\n  wire   [23:0]     tdd_counter_init_s;\n  wire   [23:0]     tdd_frame_length_s;\n  wire   [23:0]     tdd_vco_rx_on_1_s;\n  wire   [23:0]     tdd_vco_rx_off_1_s;\n  wire   [23:0]     tdd_vco_tx_on_1_s;\n  wire   [23:0]     tdd_vco_tx_off_1_s;\n  wire   [23:0]     tdd_rx_on_1_s;\n  wire   [23:0]     tdd_rx_off_1_s;\n  wire   [23:0]     tdd_tx_on_1_s;\n  wire   [23:0]     tdd_tx_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@159:169", "  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire   [23:0]     tdd_counter_init_s;\n  wire   [23:0]     tdd_frame_length_s;\n  wire   [23:0]     tdd_vco_rx_on_1_s;\n  wire   [23:0]     tdd_vco_rx_off_1_s;\n  wire   [23:0]     tdd_vco_tx_on_1_s;\n  wire   [23:0]     tdd_vco_tx_off_1_s;\n  wire   [23:0]     tdd_rx_on_1_s;\n  wire   [23:0]     tdd_rx_off_1_s;\n  wire   [23:0]     tdd_tx_on_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@174:184", "  wire   [23:0]     tdd_vco_rx_off_2_s;\n  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n  wire   [23:0]     tdd_tx_dp_on_2_s;\n  wire   [23:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@173:183", "  wire   [23:0]     tdd_vco_rx_on_2_s;\n  wire   [23:0]     tdd_vco_rx_off_2_s;\n  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n  wire   [23:0]     tdd_tx_dp_on_2_s;\n  wire   [23:0]     tdd_tx_dp_off_2_s;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@169:179", "  wire   [23:0]     tdd_tx_on_1_s;\n  wire   [23:0]     tdd_tx_off_1_s;\n  wire   [23:0]     tdd_tx_dp_on_1_s;\n  wire   [23:0]     tdd_tx_dp_off_1_s;\n  wire   [23:0]     tdd_vco_rx_on_2_s;\n  wire   [23:0]     tdd_vco_rx_off_2_s;\n  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@168:178", "  wire   [23:0]     tdd_rx_off_1_s;\n  wire   [23:0]     tdd_tx_on_1_s;\n  wire   [23:0]     tdd_tx_off_1_s;\n  wire   [23:0]     tdd_tx_dp_on_1_s;\n  wire   [23:0]     tdd_tx_dp_off_1_s;\n  wire   [23:0]     tdd_vco_rx_on_2_s;\n  wire   [23:0]     tdd_vco_rx_off_2_s;\n  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@157:167", "  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire   [23:0]     tdd_counter_init_s;\n  wire   [23:0]     tdd_frame_length_s;\n  wire   [23:0]     tdd_vco_rx_on_1_s;\n  wire   [23:0]     tdd_vco_rx_off_1_s;\n  wire   [23:0]     tdd_vco_tx_on_1_s;\n  wire   [23:0]     tdd_vco_tx_off_1_s;\n  wire   [23:0]     tdd_rx_on_1_s;\n"]], "Diff Content": {"Delete": [[177, "  wire   [23:0]     tdd_rx_on_2_s;\n"]], "Add": []}}