## 3.9 ATOMIC OPERATIONS WITH SC
For the RMW to be atomic, the read (load) and write (store) operations of the RMW must appear consecutively in
the total order of operations required by SC
> 所以，原子操作在硬件上到底如何实现的？
> SC是什么: sequencial consistency ?
> sequencial consistency 的定义是什么？据说定义很多。要实现怎样的效果?


The core then needs to only load and store the block in its cache—without any coherence messages or
bus locking—as long as it waits to service any incoming coherence request for the block until after the store
> 首先，这英语是: core仅仅在自己的核心上，只要没有其他的core的store, 那么就不需要有coherence message或者总线锁定
> 相当于是说，只要持有资源，修改为M,　以后就可以为所欲为
> 那么，单核中间就是没有办法造成原子性的问题吗? 应该不会吧。如果会，和处理器中间的影响不一致，有必要检查一下原来的文章的笔记

As long as the core can maintain the illusion of atomicity, this implementation is correct. To check whether
the illusion of atomicity is maintained, the core must check whether the loaded block is evicted
from the cache between the load part and the store part
> 可以添加speculative, 只要维持表象即可

## 3.10 PuTTINg IT ALL TOgETHER: MIPS R10000
> skip

## 3.11 FuRTHER READINg REgARDINg SC
> skip
