-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity canny_NonMaximumSuppression is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    magnitude_dout : IN STD_LOGIC_VECTOR (25 downto 0);
    magnitude_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
    magnitude_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
    magnitude_empty_n : IN STD_LOGIC;
    magnitude_read : OUT STD_LOGIC;
    tangent_y_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    tangent_y_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
    tangent_y_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
    tangent_y_empty_n : IN STD_LOGIC;
    tangent_y_read : OUT STD_LOGIC;
    tangent_x_225_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    tangent_x_225_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
    tangent_x_225_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
    tangent_x_225_empty_n : IN STD_LOGIC;
    tangent_x_225_read : OUT STD_LOGIC;
    tangent_x_675_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    tangent_x_675_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
    tangent_x_675_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
    tangent_x_675_empty_n : IN STD_LOGIC;
    tangent_x_675_read : OUT STD_LOGIC;
    upperThresh_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    upperThresh_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    upperThresh_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    upperThresh_empty_n : IN STD_LOGIC;
    upperThresh_read : OUT STD_LOGIC;
    lowerThresh_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    lowerThresh_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    lowerThresh_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    lowerThresh_empty_n : IN STD_LOGIC;
    lowerThresh_read : OUT STD_LOGIC;
    dst_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    dst_ce0 : OUT STD_LOGIC;
    dst_we0 : OUT STD_LOGIC;
    dst_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of canny_NonMaximumSuppression is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal upperThresh_blk_n : STD_LOGIC;
    signal lowerThresh_blk_n : STD_LOGIC;
    signal lowerThresh_read_reg_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal upperThresh_read_reg_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal upperThresh_scale_fu_102_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal upperThresh_scale_reg_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal lowerThresh_scale_fu_109_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lowerThresh_scale_reg_133 : STD_LOGIC_VECTOR (31 downto 0);
    signal LineBuff_mag_q1 : STD_LOGIC_VECTOR (89 downto 0);
    signal LineBuff_tan_y_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal LineBuff_tan_x_225_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal LineBuff_tan_x_675_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_start : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_done : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_idle : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_ready : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_magnitude_read : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_tangent_y_read : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_tangent_x_225_read : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_tangent_x_675_read : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_ce0 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_we0 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_d0 : STD_LOGIC_VECTOR (89 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_ce1 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_ce0 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_we0 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_ce1 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_ce0 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_we0 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_ce1 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_ce0 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_we0 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_ce1 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_dst_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_dst_ce0 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_dst_we0 : STD_LOGIC;
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_dst_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_94_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_98_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component canny_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        magnitude_dout : IN STD_LOGIC_VECTOR (25 downto 0);
        magnitude_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
        magnitude_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
        magnitude_empty_n : IN STD_LOGIC;
        magnitude_read : OUT STD_LOGIC;
        tangent_y_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        tangent_y_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
        tangent_y_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
        tangent_y_empty_n : IN STD_LOGIC;
        tangent_y_read : OUT STD_LOGIC;
        tangent_x_225_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        tangent_x_225_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
        tangent_x_225_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
        tangent_x_225_empty_n : IN STD_LOGIC;
        tangent_x_225_read : OUT STD_LOGIC;
        tangent_x_675_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        tangent_x_675_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
        tangent_x_675_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
        tangent_x_675_empty_n : IN STD_LOGIC;
        tangent_x_675_read : OUT STD_LOGIC;
        LineBuff_mag_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        LineBuff_mag_ce0 : OUT STD_LOGIC;
        LineBuff_mag_we0 : OUT STD_LOGIC;
        LineBuff_mag_d0 : OUT STD_LOGIC_VECTOR (89 downto 0);
        LineBuff_mag_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        LineBuff_mag_ce1 : OUT STD_LOGIC;
        LineBuff_mag_q1 : IN STD_LOGIC_VECTOR (89 downto 0);
        LineBuff_tan_y_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        LineBuff_tan_y_ce0 : OUT STD_LOGIC;
        LineBuff_tan_y_we0 : OUT STD_LOGIC;
        LineBuff_tan_y_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        LineBuff_tan_y_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        LineBuff_tan_y_ce1 : OUT STD_LOGIC;
        LineBuff_tan_y_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        LineBuff_tan_x_225_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        LineBuff_tan_x_225_ce0 : OUT STD_LOGIC;
        LineBuff_tan_x_225_we0 : OUT STD_LOGIC;
        LineBuff_tan_x_225_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        LineBuff_tan_x_225_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        LineBuff_tan_x_225_ce1 : OUT STD_LOGIC;
        LineBuff_tan_x_225_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        LineBuff_tan_x_675_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        LineBuff_tan_x_675_ce0 : OUT STD_LOGIC;
        LineBuff_tan_x_675_we0 : OUT STD_LOGIC;
        LineBuff_tan_x_675_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        LineBuff_tan_x_675_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        LineBuff_tan_x_675_ce1 : OUT STD_LOGIC;
        LineBuff_tan_x_675_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        upperThresh_scale : IN STD_LOGIC_VECTOR (31 downto 0);
        lowerThresh_scale : IN STD_LOGIC_VECTOR (31 downto 0);
        dst_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        dst_ce0 : OUT STD_LOGIC;
        dst_we0 : OUT STD_LOGIC;
        dst_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component canny_mul_32s_32s_32_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (89 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (89 downto 0) );
    end component;


    component canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (95 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (95 downto 0) );
    end component;



begin
    LineBuff_mag_U : component canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W
    generic map (
        DataWidth => 90,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_address0,
        ce0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_ce0,
        we0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_we0,
        d0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_d0,
        address1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_address1,
        ce1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_ce1,
        q1 => LineBuff_mag_q1);

    LineBuff_tan_y_U : component canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W
    generic map (
        DataWidth => 96,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_address0,
        ce0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_ce0,
        we0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_we0,
        d0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_d0,
        address1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_address1,
        ce1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_ce1,
        q1 => LineBuff_tan_y_q1);

    LineBuff_tan_x_225_U : component canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W
    generic map (
        DataWidth => 96,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_address0,
        ce0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_ce0,
        we0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_we0,
        d0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_d0,
        address1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_address1,
        ce1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_ce1,
        q1 => LineBuff_tan_x_225_q1);

    LineBuff_tan_x_675_U : component canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W
    generic map (
        DataWidth => 96,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_address0,
        ce0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_ce0,
        we0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_we0,
        d0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_d0,
        address1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_address1,
        ce1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_ce1,
        q1 => LineBuff_tan_x_675_q1);

    grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74 : component canny_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_start,
        ap_done => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_done,
        ap_idle => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_idle,
        ap_ready => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_ready,
        magnitude_dout => magnitude_dout,
        magnitude_num_data_valid => ap_const_lv15_0,
        magnitude_fifo_cap => ap_const_lv15_0,
        magnitude_empty_n => magnitude_empty_n,
        magnitude_read => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_magnitude_read,
        tangent_y_dout => tangent_y_dout,
        tangent_y_num_data_valid => ap_const_lv15_0,
        tangent_y_fifo_cap => ap_const_lv15_0,
        tangent_y_empty_n => tangent_y_empty_n,
        tangent_y_read => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_tangent_y_read,
        tangent_x_225_dout => tangent_x_225_dout,
        tangent_x_225_num_data_valid => ap_const_lv15_0,
        tangent_x_225_fifo_cap => ap_const_lv15_0,
        tangent_x_225_empty_n => tangent_x_225_empty_n,
        tangent_x_225_read => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_tangent_x_225_read,
        tangent_x_675_dout => tangent_x_675_dout,
        tangent_x_675_num_data_valid => ap_const_lv15_0,
        tangent_x_675_fifo_cap => ap_const_lv15_0,
        tangent_x_675_empty_n => tangent_x_675_empty_n,
        tangent_x_675_read => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_tangent_x_675_read,
        LineBuff_mag_address0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_address0,
        LineBuff_mag_ce0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_ce0,
        LineBuff_mag_we0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_we0,
        LineBuff_mag_d0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_d0,
        LineBuff_mag_address1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_address1,
        LineBuff_mag_ce1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_mag_ce1,
        LineBuff_mag_q1 => LineBuff_mag_q1,
        LineBuff_tan_y_address0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_address0,
        LineBuff_tan_y_ce0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_ce0,
        LineBuff_tan_y_we0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_we0,
        LineBuff_tan_y_d0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_d0,
        LineBuff_tan_y_address1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_address1,
        LineBuff_tan_y_ce1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_y_ce1,
        LineBuff_tan_y_q1 => LineBuff_tan_y_q1,
        LineBuff_tan_x_225_address0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_address0,
        LineBuff_tan_x_225_ce0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_ce0,
        LineBuff_tan_x_225_we0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_we0,
        LineBuff_tan_x_225_d0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_d0,
        LineBuff_tan_x_225_address1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_address1,
        LineBuff_tan_x_225_ce1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_225_ce1,
        LineBuff_tan_x_225_q1 => LineBuff_tan_x_225_q1,
        LineBuff_tan_x_675_address0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_address0,
        LineBuff_tan_x_675_ce0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_ce0,
        LineBuff_tan_x_675_we0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_we0,
        LineBuff_tan_x_675_d0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_d0,
        LineBuff_tan_x_675_address1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_address1,
        LineBuff_tan_x_675_ce1 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_LineBuff_tan_x_675_ce1,
        LineBuff_tan_x_675_q1 => LineBuff_tan_x_675_q1,
        upperThresh_scale => upperThresh_scale_reg_128,
        lowerThresh_scale => lowerThresh_scale_reg_133,
        dst_address0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_dst_address0,
        dst_ce0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_dst_ce0,
        dst_we0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_dst_we0,
        dst_d0 => grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_dst_d0);

    mul_32s_32s_32_5_1_U96 : component canny_mul_32s_32s_32_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => upperThresh_read_reg_122,
        din1 => upperThresh_read_reg_122,
        ce => ap_const_logic_1,
        dout => grp_fu_94_p2);

    mul_32s_32s_32_5_1_U97 : component canny_mul_32s_32s_32_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => lowerThresh_read_reg_116,
        din1 => lowerThresh_read_reg_116,
        ce => ap_const_logic_1,
        dout => grp_fu_98_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_ready = ap_const_logic_1)) then 
                    grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                lowerThresh_read_reg_116 <= lowerThresh_dout;
                upperThresh_read_reg_122 <= upperThresh_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    lowerThresh_scale_reg_133(31 downto 4) <= lowerThresh_scale_fu_109_p2(31 downto 4);
                    upperThresh_scale_reg_128(31 downto 4) <= upperThresh_scale_fu_102_p2(31 downto 4);
            end if;
        end if;
    end process;
    upperThresh_scale_reg_128(3 downto 0) <= "0000";
    lowerThresh_scale_reg_133(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, upperThresh_empty_n, lowerThresh_empty_n, grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_done, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((lowerThresh_empty_n = ap_const_logic_0) or (upperThresh_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, upperThresh_empty_n, lowerThresh_empty_n)
    begin
        if (((lowerThresh_empty_n = ap_const_logic_0) or (upperThresh_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_done)
    begin
        if ((grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, upperThresh_empty_n, lowerThresh_empty_n)
    begin
                ap_block_state1 <= ((lowerThresh_empty_n = ap_const_logic_0) or (upperThresh_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_done, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_done, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    dst_address0 <= grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_dst_address0;
    dst_ce0 <= grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_dst_ce0;
    dst_d0 <= grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_dst_d0;
    dst_we0 <= grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_dst_we0;
    grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_start <= grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_ap_start_reg;

    lowerThresh_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, lowerThresh_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            lowerThresh_blk_n <= lowerThresh_empty_n;
        else 
            lowerThresh_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lowerThresh_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, upperThresh_empty_n, lowerThresh_empty_n)
    begin
        if ((not(((lowerThresh_empty_n = ap_const_logic_0) or (upperThresh_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            lowerThresh_read <= ap_const_logic_1;
        else 
            lowerThresh_read <= ap_const_logic_0;
        end if; 
    end process;

    lowerThresh_scale_fu_109_p2 <= std_logic_vector(shift_left(unsigned(grp_fu_98_p2),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));

    magnitude_read_assign_proc : process(grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_magnitude_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            magnitude_read <= grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_magnitude_read;
        else 
            magnitude_read <= ap_const_logic_0;
        end if; 
    end process;


    tangent_x_225_read_assign_proc : process(grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_tangent_x_225_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tangent_x_225_read <= grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_tangent_x_225_read;
        else 
            tangent_x_225_read <= ap_const_logic_0;
        end if; 
    end process;


    tangent_x_675_read_assign_proc : process(grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_tangent_x_675_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tangent_x_675_read <= grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_tangent_x_675_read;
        else 
            tangent_x_675_read <= ap_const_logic_0;
        end if; 
    end process;


    tangent_y_read_assign_proc : process(grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_tangent_y_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tangent_y_read <= grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_tangent_y_read;
        else 
            tangent_y_read <= ap_const_logic_0;
        end if; 
    end process;


    upperThresh_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, upperThresh_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            upperThresh_blk_n <= upperThresh_empty_n;
        else 
            upperThresh_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    upperThresh_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, upperThresh_empty_n, lowerThresh_empty_n)
    begin
        if ((not(((lowerThresh_empty_n = ap_const_logic_0) or (upperThresh_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            upperThresh_read <= ap_const_logic_1;
        else 
            upperThresh_read <= ap_const_logic_0;
        end if; 
    end process;

    upperThresh_scale_fu_102_p2 <= std_logic_vector(shift_left(unsigned(grp_fu_94_p2),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
end behav;
