INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alican/FinalLess/FinalLess.srcs/sources_1/new/Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alican/FinalLess/FinalLess.srcs/sim_1/new/LessSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LessSim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alican/FinalLess/FinalLess.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
