vendor_name = ModelSim
source_file = 1, C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd
source_file = 1, C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd
source_file = 1, C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/script/clocks.tcl
source_file = 1, C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/script/led_array.tcl
source_file = 1, C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/script/pmod.tcl
source_file = 1, C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/script/seven_segment.tcl
source_file = 1, C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/script/switches.tcl
source_file = 1, clocks_sdc.tcl
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/quartus/db/rpn_calculator_top.cbx.xml
design_name = hard_block
design_name = rpn_calculator_top
instance = comp, \buttons[0]~input\, buttons[0]~input, rpn_calculator_top, 1
instance = comp, \buttons[1]~input\, buttons[1]~input, rpn_calculator_top, 1
instance = comp, \buttons[2]~input\, buttons[2]~input, rpn_calculator_top, 1
instance = comp, \buttons[3]~input\, buttons[3]~input, rpn_calculator_top, 1
instance = comp, \clock~input\, clock~input, rpn_calculator_top, 1
instance = comp, \reset~input\, reset~input, rpn_calculator_top, 1
