INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_decimal
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-311] analyzing module bcd_to_seven_segment
INFO: [VRFC 10-311] analyzing module display_adder
INFO: [VRFC 10-311] analyzing module decimal_on_sevevn_seg
