<dec f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='107' type='llvm::LiveRegMatrix::InterferenceKind llvm::LiveRegMatrix::checkInterference(llvm::LiveInterval &amp; VirtReg, unsigned int PhysReg)'/>
<def f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='184' ll='206' type='LiveRegMatrix::InterferenceKind llvm::LiveRegMatrix::checkInterference(llvm::LiveInterval &amp; VirtReg, unsigned int PhysReg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='103'>/// Check for interference before assigning VirtReg to PhysReg.
  /// If this function returns IK_Free, it is legal to assign(VirtReg, PhysReg).
  /// When there is more than one kind of interference, the InterferenceKind
  /// with the highest enum value is returned.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='265' u='c' c='_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='287' u='c' c='_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='769' u='c' c='_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='876' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2642' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2947' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='120' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='609' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='108' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE'/>
