// Seed: 1312683838
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2
    , id_11,
    input uwire id_3,
    input tri0 id_4,
    output wand id_5,
    output logic id_6,
    input supply1 id_7
    , id_12,
    output wor id_8,
    input supply0 id_9
);
  wor  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ;
  assign module_1.type_12 = 0;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    begin : LABEL_0
      id_6 <= 1;
    end
    id_59 = 1'b0;
  end
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input tri0 id_2,
    input logic id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    output logic id_7
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0,
      id_6,
      id_1,
      id_7,
      id_6,
      id_5,
      id_0
  );
  tri id_9;
  assign id_9 = (id_4);
  initial begin : LABEL_0
    id_5 = id_9;
    id_7 <= id_3;
  end
endmodule
