Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Dec  4 16:10:44 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file uart_transmitter_control_sets_placed.rpt
| Design       : uart_transmitter
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            1 |
|     15 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              15 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | trasmitter_baud_inst/sample_counter_reg[2]_0[0] | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | baud_controller_tx_inst/E[0]                    | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | transmit_module_inst/E[0]                       | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG |                                                 | reset_IBUF       |                4 |             15 |
+----------------+-------------------------------------------------+------------------+------------------+----------------+


