Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 17 08:42:59 2025
| Host         : Datdatnguyen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.120        0.000                      0                  498        0.151        0.000                      0                  498        4.500        0.000                       0                   232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.120        0.000                      0                  481        0.151        0.000                      0                  481        4.500        0.000                       0                   232  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.247        0.000                      0                   17        1.215        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 u_db_btn_z/R_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_btn_z/R_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.952ns (21.560%)  route 3.464ns (78.440%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.700     5.302    u_db_btn_z/top_i_clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  u_db_btn_z/R_counter_reg[1]/Q
                         net (fo=2, routed)           0.838     6.596    u_db_btn_z/R_counter_reg[1]
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.124     6.720 f  u_db_btn_z/R_counter[0]_i_8__2/O
                         net (fo=1, routed)           0.593     7.313    u_db_btn_z/R_counter[0]_i_8__2_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I1_O)        0.124     7.437 f  u_db_btn_z/R_counter[0]_i_6__2/O
                         net (fo=1, routed)           0.417     7.855    u_db_btn_z/R_counter[0]_i_6__2_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124     7.979 f  u_db_btn_z/R_counter[0]_i_3__2/O
                         net (fo=3, routed)           0.669     8.648    u_db_btn_z/R_counter[0]_i_3__2_n_0
    SLICE_X8Y120         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  u_db_btn_z/R_counter[0]_i_1__2/O
                         net (fo=22, routed)          0.946     9.718    u_db_btn_z/R_counter[0]_i_1__2_n_0
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.580    15.002    u_db_btn_z/top_i_clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[0]/C
                         clock pessimism              0.300    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y116         FDRE (Setup_fdre_C_R)       -0.429    14.838    u_db_btn_z/R_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 u_db_btn_z/R_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_btn_z/R_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.952ns (21.560%)  route 3.464ns (78.440%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.700     5.302    u_db_btn_z/top_i_clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  u_db_btn_z/R_counter_reg[1]/Q
                         net (fo=2, routed)           0.838     6.596    u_db_btn_z/R_counter_reg[1]
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.124     6.720 f  u_db_btn_z/R_counter[0]_i_8__2/O
                         net (fo=1, routed)           0.593     7.313    u_db_btn_z/R_counter[0]_i_8__2_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I1_O)        0.124     7.437 f  u_db_btn_z/R_counter[0]_i_6__2/O
                         net (fo=1, routed)           0.417     7.855    u_db_btn_z/R_counter[0]_i_6__2_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124     7.979 f  u_db_btn_z/R_counter[0]_i_3__2/O
                         net (fo=3, routed)           0.669     8.648    u_db_btn_z/R_counter[0]_i_3__2_n_0
    SLICE_X8Y120         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  u_db_btn_z/R_counter[0]_i_1__2/O
                         net (fo=22, routed)          0.946     9.718    u_db_btn_z/R_counter[0]_i_1__2_n_0
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.580    15.002    u_db_btn_z/top_i_clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[1]/C
                         clock pessimism              0.300    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y116         FDRE (Setup_fdre_C_R)       -0.429    14.838    u_db_btn_z/R_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 u_db_btn_z/R_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_btn_z/R_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.952ns (21.560%)  route 3.464ns (78.440%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.700     5.302    u_db_btn_z/top_i_clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  u_db_btn_z/R_counter_reg[1]/Q
                         net (fo=2, routed)           0.838     6.596    u_db_btn_z/R_counter_reg[1]
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.124     6.720 f  u_db_btn_z/R_counter[0]_i_8__2/O
                         net (fo=1, routed)           0.593     7.313    u_db_btn_z/R_counter[0]_i_8__2_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I1_O)        0.124     7.437 f  u_db_btn_z/R_counter[0]_i_6__2/O
                         net (fo=1, routed)           0.417     7.855    u_db_btn_z/R_counter[0]_i_6__2_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124     7.979 f  u_db_btn_z/R_counter[0]_i_3__2/O
                         net (fo=3, routed)           0.669     8.648    u_db_btn_z/R_counter[0]_i_3__2_n_0
    SLICE_X8Y120         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  u_db_btn_z/R_counter[0]_i_1__2/O
                         net (fo=22, routed)          0.946     9.718    u_db_btn_z/R_counter[0]_i_1__2_n_0
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.580    15.002    u_db_btn_z/top_i_clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[2]/C
                         clock pessimism              0.300    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y116         FDRE (Setup_fdre_C_R)       -0.429    14.838    u_db_btn_z/R_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 u_db_btn_z/R_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_btn_z/R_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.952ns (21.560%)  route 3.464ns (78.440%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.700     5.302    u_db_btn_z/top_i_clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  u_db_btn_z/R_counter_reg[1]/Q
                         net (fo=2, routed)           0.838     6.596    u_db_btn_z/R_counter_reg[1]
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.124     6.720 f  u_db_btn_z/R_counter[0]_i_8__2/O
                         net (fo=1, routed)           0.593     7.313    u_db_btn_z/R_counter[0]_i_8__2_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I1_O)        0.124     7.437 f  u_db_btn_z/R_counter[0]_i_6__2/O
                         net (fo=1, routed)           0.417     7.855    u_db_btn_z/R_counter[0]_i_6__2_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124     7.979 f  u_db_btn_z/R_counter[0]_i_3__2/O
                         net (fo=3, routed)           0.669     8.648    u_db_btn_z/R_counter[0]_i_3__2_n_0
    SLICE_X8Y120         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  u_db_btn_z/R_counter[0]_i_1__2/O
                         net (fo=22, routed)          0.946     9.718    u_db_btn_z/R_counter[0]_i_1__2_n_0
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.580    15.002    u_db_btn_z/top_i_clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[3]/C
                         clock pessimism              0.300    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y116         FDRE (Setup_fdre_C_R)       -0.429    14.838    u_db_btn_z/R_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 u_db_btn_t/R_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_btn_t/R_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.014ns (23.581%)  route 3.286ns (76.419%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.701     5.303    u_db_btn_t/top_i_clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  u_db_btn_t/R_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.518     5.821 r  u_db_btn_t/R_counter_reg[4]/Q
                         net (fo=2, routed)           0.822     6.644    u_db_btn_t/R_counter_reg[4]
    SLICE_X5Y115         LUT3 (Prop_lut3_I1_O)        0.124     6.768 f  u_db_btn_t/R_counter[0]_i_8__3/O
                         net (fo=1, routed)           0.403     7.170    u_db_btn_t/R_counter[0]_i_8__3_n_0
    SLICE_X5Y117         LUT6 (Prop_lut6_I1_O)        0.124     7.294 f  u_db_btn_t/R_counter[0]_i_6__3/O
                         net (fo=1, routed)           0.552     7.846    u_db_btn_t/R_counter[0]_i_6__3_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I3_O)        0.124     7.970 f  u_db_btn_t/R_counter[0]_i_3__3/O
                         net (fo=3, routed)           0.813     8.783    u_db_btn_t/R_counter[0]_i_3__3_n_0
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.124     8.907 r  u_db_btn_t/R_counter[0]_i_1__3/O
                         net (fo=22, routed)          0.696     9.603    u_db_btn_t/R_counter[0]_i_1__3_n_0
    SLICE_X2Y116         FDRE                                         r  u_db_btn_t/R_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.582    15.004    u_db_btn_t/top_i_clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  u_db_btn_t/R_counter_reg[4]/C
                         clock pessimism              0.299    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y116         FDRE (Setup_fdre_C_R)       -0.524    14.744    u_db_btn_t/R_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 u_db_btn_t/R_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_btn_t/R_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.014ns (23.581%)  route 3.286ns (76.419%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.701     5.303    u_db_btn_t/top_i_clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  u_db_btn_t/R_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.518     5.821 r  u_db_btn_t/R_counter_reg[4]/Q
                         net (fo=2, routed)           0.822     6.644    u_db_btn_t/R_counter_reg[4]
    SLICE_X5Y115         LUT3 (Prop_lut3_I1_O)        0.124     6.768 f  u_db_btn_t/R_counter[0]_i_8__3/O
                         net (fo=1, routed)           0.403     7.170    u_db_btn_t/R_counter[0]_i_8__3_n_0
    SLICE_X5Y117         LUT6 (Prop_lut6_I1_O)        0.124     7.294 f  u_db_btn_t/R_counter[0]_i_6__3/O
                         net (fo=1, routed)           0.552     7.846    u_db_btn_t/R_counter[0]_i_6__3_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I3_O)        0.124     7.970 f  u_db_btn_t/R_counter[0]_i_3__3/O
                         net (fo=3, routed)           0.813     8.783    u_db_btn_t/R_counter[0]_i_3__3_n_0
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.124     8.907 r  u_db_btn_t/R_counter[0]_i_1__3/O
                         net (fo=22, routed)          0.696     9.603    u_db_btn_t/R_counter[0]_i_1__3_n_0
    SLICE_X2Y116         FDRE                                         r  u_db_btn_t/R_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.582    15.004    u_db_btn_t/top_i_clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  u_db_btn_t/R_counter_reg[5]/C
                         clock pessimism              0.299    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y116         FDRE (Setup_fdre_C_R)       -0.524    14.744    u_db_btn_t/R_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 u_db_btn_t/R_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_btn_t/R_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.014ns (23.581%)  route 3.286ns (76.419%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.701     5.303    u_db_btn_t/top_i_clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  u_db_btn_t/R_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.518     5.821 r  u_db_btn_t/R_counter_reg[4]/Q
                         net (fo=2, routed)           0.822     6.644    u_db_btn_t/R_counter_reg[4]
    SLICE_X5Y115         LUT3 (Prop_lut3_I1_O)        0.124     6.768 f  u_db_btn_t/R_counter[0]_i_8__3/O
                         net (fo=1, routed)           0.403     7.170    u_db_btn_t/R_counter[0]_i_8__3_n_0
    SLICE_X5Y117         LUT6 (Prop_lut6_I1_O)        0.124     7.294 f  u_db_btn_t/R_counter[0]_i_6__3/O
                         net (fo=1, routed)           0.552     7.846    u_db_btn_t/R_counter[0]_i_6__3_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I3_O)        0.124     7.970 f  u_db_btn_t/R_counter[0]_i_3__3/O
                         net (fo=3, routed)           0.813     8.783    u_db_btn_t/R_counter[0]_i_3__3_n_0
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.124     8.907 r  u_db_btn_t/R_counter[0]_i_1__3/O
                         net (fo=22, routed)          0.696     9.603    u_db_btn_t/R_counter[0]_i_1__3_n_0
    SLICE_X2Y116         FDRE                                         r  u_db_btn_t/R_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.582    15.004    u_db_btn_t/top_i_clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  u_db_btn_t/R_counter_reg[6]/C
                         clock pessimism              0.299    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y116         FDRE (Setup_fdre_C_R)       -0.524    14.744    u_db_btn_t/R_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 u_db_btn_t/R_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_btn_t/R_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.014ns (23.581%)  route 3.286ns (76.419%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.701     5.303    u_db_btn_t/top_i_clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  u_db_btn_t/R_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.518     5.821 r  u_db_btn_t/R_counter_reg[4]/Q
                         net (fo=2, routed)           0.822     6.644    u_db_btn_t/R_counter_reg[4]
    SLICE_X5Y115         LUT3 (Prop_lut3_I1_O)        0.124     6.768 f  u_db_btn_t/R_counter[0]_i_8__3/O
                         net (fo=1, routed)           0.403     7.170    u_db_btn_t/R_counter[0]_i_8__3_n_0
    SLICE_X5Y117         LUT6 (Prop_lut6_I1_O)        0.124     7.294 f  u_db_btn_t/R_counter[0]_i_6__3/O
                         net (fo=1, routed)           0.552     7.846    u_db_btn_t/R_counter[0]_i_6__3_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I3_O)        0.124     7.970 f  u_db_btn_t/R_counter[0]_i_3__3/O
                         net (fo=3, routed)           0.813     8.783    u_db_btn_t/R_counter[0]_i_3__3_n_0
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.124     8.907 r  u_db_btn_t/R_counter[0]_i_1__3/O
                         net (fo=22, routed)          0.696     9.603    u_db_btn_t/R_counter[0]_i_1__3_n_0
    SLICE_X2Y116         FDRE                                         r  u_db_btn_t/R_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.582    15.004    u_db_btn_t/top_i_clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  u_db_btn_t/R_counter_reg[7]/C
                         clock pessimism              0.299    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y116         FDRE (Setup_fdre_C_R)       -0.524    14.744    u_db_btn_t/R_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 u_db_btn_z/R_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_btn_z/R_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.952ns (21.895%)  route 3.396ns (78.105%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.700     5.302    u_db_btn_z/top_i_clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  u_db_btn_z/R_counter_reg[1]/Q
                         net (fo=2, routed)           0.838     6.596    u_db_btn_z/R_counter_reg[1]
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.124     6.720 f  u_db_btn_z/R_counter[0]_i_8__2/O
                         net (fo=1, routed)           0.593     7.313    u_db_btn_z/R_counter[0]_i_8__2_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I1_O)        0.124     7.437 f  u_db_btn_z/R_counter[0]_i_6__2/O
                         net (fo=1, routed)           0.417     7.855    u_db_btn_z/R_counter[0]_i_6__2_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124     7.979 f  u_db_btn_z/R_counter[0]_i_3__2/O
                         net (fo=3, routed)           0.669     8.648    u_db_btn_z/R_counter[0]_i_3__2_n_0
    SLICE_X8Y120         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  u_db_btn_z/R_counter[0]_i_1__2/O
                         net (fo=22, routed)          0.879     9.650    u_db_btn_z/R_counter[0]_i_1__2_n_0
    SLICE_X7Y117         FDRE                                         r  u_db_btn_z/R_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.579    15.001    u_db_btn_z/top_i_clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  u_db_btn_z/R_counter_reg[4]/C
                         clock pessimism              0.276    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X7Y117         FDRE (Setup_fdre_C_R)       -0.429    14.813    u_db_btn_z/R_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 u_db_btn_z/R_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_btn_z/R_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.952ns (21.895%)  route 3.396ns (78.105%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.700     5.302    u_db_btn_z/top_i_clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_db_btn_z/R_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  u_db_btn_z/R_counter_reg[1]/Q
                         net (fo=2, routed)           0.838     6.596    u_db_btn_z/R_counter_reg[1]
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.124     6.720 f  u_db_btn_z/R_counter[0]_i_8__2/O
                         net (fo=1, routed)           0.593     7.313    u_db_btn_z/R_counter[0]_i_8__2_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I1_O)        0.124     7.437 f  u_db_btn_z/R_counter[0]_i_6__2/O
                         net (fo=1, routed)           0.417     7.855    u_db_btn_z/R_counter[0]_i_6__2_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124     7.979 f  u_db_btn_z/R_counter[0]_i_3__2/O
                         net (fo=3, routed)           0.669     8.648    u_db_btn_z/R_counter[0]_i_3__2_n_0
    SLICE_X8Y120         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  u_db_btn_z/R_counter[0]_i_1__2/O
                         net (fo=22, routed)          0.879     9.650    u_db_btn_z/R_counter[0]_i_1__2_n_0
    SLICE_X7Y117         FDRE                                         r  u_db_btn_z/R_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.579    15.001    u_db_btn_z/top_i_clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  u_db_btn_z/R_counter_reg[5]/C
                         clock pessimism              0.276    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X7Y117         FDRE (Setup_fdre_C_R)       -0.429    14.813    u_db_btn_z/R_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  5.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_spi/r_mosi_delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_delay_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.588     1.507    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_spi/r_mosi_delay_cnt_reg[2]/Q
                         net (fo=6, routed)           0.070     1.719    u_spi/r_mosi_delay_cnt_reg[2]
    SLICE_X0Y122         LUT6 (Prop_lut6_I4_O)        0.045     1.764 r  u_spi/r_mosi_delay_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.764    u_spi/p_0_in__0[5]
    SLICE_X0Y122         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.858     2.023    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[5]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.092     1.612    u_spi/r_mosi_delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 r_csn_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_r_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.190ns (65.786%)  route 0.099ns (34.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.585     1.504    top_i_clk_IBUF_BUFG
    SLICE_X4Y123         FDSE                                         r  r_csn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  r_csn_q_reg/Q
                         net (fo=3, routed)           0.099     1.744    u_spi/r_csn_q
    SLICE_X5Y123         LUT5 (Prop_lut5_I2_O)        0.049     1.793 r  u_spi/FSM_sequential_r_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    u_spi_n_8
    SLICE_X5Y123         FDRE                                         r  FSM_sequential_r_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.852     2.018    top_i_clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  FSM_sequential_r_state_reg[2]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.107     1.624    FSM_sequential_r_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_spi/r_ready_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_kick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.128%)  route 0.113ns (37.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.585     1.504    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X4Y123         FDRE                                         r  u_spi/r_ready_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  u_spi/r_ready_d_reg/Q
                         net (fo=1, routed)           0.113     1.759    u_spi/r_ready_d
    SLICE_X3Y123         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  u_spi/r_kick_i_1/O
                         net (fo=1, routed)           0.000     1.804    u_spi/r_kick_i_1_n_0
    SLICE_X3Y123         FDRE                                         r  u_spi/r_kick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.855     2.021    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  u_spi/r_kick_reg/C
                         clock pessimism             -0.479     1.541    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.091     1.632    u_spi/r_kick_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_spi/r_kick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/o_csn_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.586     1.505    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  u_spi/r_kick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  u_spi/r_kick_reg/Q
                         net (fo=5, routed)           0.121     1.768    u_spi/r_kick
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  u_spi/o_csn_i_1/O
                         net (fo=1, routed)           0.000     1.813    u_spi/o_csn_i_1_n_0
    SLICE_X2Y123         FDSE                                         r  u_spi/o_csn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.855     2.021    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X2Y123         FDSE                                         r  u_spi/o_csn_reg/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y123         FDSE (Hold_fdse_C_D)         0.120     1.638    u_spi/o_csn_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 r_spi_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.587     1.506    top_i_clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  r_spi_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  r_spi_addr_reg[0]/Q
                         net (fo=1, routed)           0.099     1.746    u_spi/Q[0]
    SLICE_X4Y122         LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  u_spi/r_mosi_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    u_spi/r_mosi_buf[1]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  u_spi/r_mosi_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.854     2.020    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  u_spi/r_mosi_buf_reg[1]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.092     1.611    u_spi/r_mosi_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 r_csn_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_r_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.585     1.504    top_i_clk_IBUF_BUFG
    SLICE_X4Y123         FDSE                                         r  r_csn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  r_csn_q_reg/Q
                         net (fo=3, routed)           0.099     1.744    u_spi/r_csn_q
    SLICE_X5Y123         LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  u_spi/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    u_spi_n_7
    SLICE_X5Y123         FDRE                                         r  FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.852     2.018    top_i_clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  FSM_sequential_r_state_reg[1]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.092     1.609    FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 r_csn_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_r_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.814%)  route 0.120ns (39.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.585     1.504    top_i_clk_IBUF_BUFG
    SLICE_X4Y123         FDSE                                         r  r_csn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  r_csn_q_reg/Q
                         net (fo=3, routed)           0.120     1.765    u_spi/r_csn_q
    SLICE_X5Y123         LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  u_spi/FSM_sequential_r_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    u_spi_n_6
    SLICE_X5Y123         FDRE                                         r  FSM_sequential_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.852     2.018    top_i_clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  FSM_sequential_r_state_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.091     1.608    FSM_sequential_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_spi/FSM_sequential_r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/FSM_sequential_r_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.551%)  route 0.121ns (39.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.588     1.507    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_spi/FSM_sequential_r_state_reg[0]/Q
                         net (fo=25, routed)          0.121     1.770    u_spi/r_state_0[0]
    SLICE_X1Y121         LUT6 (Prop_lut6_I2_O)        0.045     1.815 r  u_spi/FSM_sequential_r_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    u_spi/FSM_sequential_r_next_state[1]_i_1_n_0
    SLICE_X1Y121         FDRE                                         r  u_spi/FSM_sequential_r_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.859     2.024    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  u_spi/FSM_sequential_r_next_state_reg[1]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.091     1.611    u_spi/FSM_sequential_r_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_spi/FSM_sequential_r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/FSM_sequential_r_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.354%)  route 0.122ns (39.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.588     1.507    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_spi/FSM_sequential_r_state_reg[0]/Q
                         net (fo=25, routed)          0.122     1.771    u_spi/r_state_0[0]
    SLICE_X1Y121         LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  u_spi/FSM_sequential_r_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    u_spi/FSM_sequential_r_next_state[2]_i_1_n_0
    SLICE_X1Y121         FDRE                                         r  u_spi/FSM_sequential_r_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.859     2.024    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  u_spi/FSM_sequential_r_next_state_reg[2]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     1.612    u_spi/FSM_sequential_r_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_spi/r_sclk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/o_sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.299%)  route 0.128ns (40.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.585     1.504    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  u_spi/r_sclk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_spi/r_sclk_count_reg[0]/Q
                         net (fo=6, routed)           0.128     1.773    u_spi/r_sclk_count_reg[0]
    SLICE_X1Y124         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  u_spi/o_sclk_i_1/O
                         net (fo=1, routed)           0.000     1.818    u_spi/o_sclk_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  u_spi/o_sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.855     2.020    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  u_spi/o_sclk_reg/C
                         clock pessimism             -0.502     1.517    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.091     1.608    u_spi/o_sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y123    FSM_sequential_r_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y123    FSM_sequential_r_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y123    FSM_sequential_r_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y122   r_axis_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y121   r_axis_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y121   r_axis_data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y120   r_axis_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y120   r_axis_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y120   r_axis_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    u_db_btn_x/R_btn_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    u_db_btn_y/R_btn_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    u_db_btn_y/R_btn_sync_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    u_db_btn_y/R_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    u_db_btn_y/R_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    u_db_btn_y/R_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    u_db_btn_y/R_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    u_db_rst/O_btn_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    u_db_rst/R_btn_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    u_db_rst/R_btn_sync_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y122   r_axis_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y122   r_axis_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y122   r_axis_data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y122   r_axis_data_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y121    u_spi/r_sclk_d_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y121    u_db_btn_z/R_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y121    u_db_btn_z/R_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    u_spi/FSM_sequential_r_next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    u_spi/FSM_sequential_r_next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    u_spi/FSM_sequential_r_next_state_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.518ns (15.440%)  route 2.837ns (84.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.704     5.306    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.518     5.824 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         2.837     8.661    w_rst_sync
    SLICE_X6Y134         FDCE                                         f  scan_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.581    15.003    top_i_clk_IBUF_BUFG
    SLICE_X6Y134         FDCE                                         r  scan_cnt_reg[16]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X6Y134         FDCE (Recov_fdce_C_CLR)     -0.319    14.908    scan_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.518ns (16.104%)  route 2.699ns (83.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.704     5.306    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.518     5.824 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         2.699     8.523    w_rst_sync
    SLICE_X6Y133         FDCE                                         f  scan_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.580    15.002    top_i_clk_IBUF_BUFG
    SLICE_X6Y133         FDCE                                         r  scan_cnt_reg[12]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X6Y133         FDCE (Recov_fdce_C_CLR)     -0.319    14.907    scan_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.518ns (16.104%)  route 2.699ns (83.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.704     5.306    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.518     5.824 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         2.699     8.523    w_rst_sync
    SLICE_X6Y133         FDCE                                         f  scan_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.580    15.002    top_i_clk_IBUF_BUFG
    SLICE_X6Y133         FDCE                                         r  scan_cnt_reg[13]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X6Y133         FDCE (Recov_fdce_C_CLR)     -0.319    14.907    scan_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.518ns (16.104%)  route 2.699ns (83.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.704     5.306    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.518     5.824 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         2.699     8.523    w_rst_sync
    SLICE_X6Y133         FDCE                                         f  scan_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.580    15.002    top_i_clk_IBUF_BUFG
    SLICE_X6Y133         FDCE                                         r  scan_cnt_reg[14]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X6Y133         FDCE (Recov_fdce_C_CLR)     -0.319    14.907    scan_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.518ns (16.104%)  route 2.699ns (83.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.704     5.306    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.518     5.824 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         2.699     8.523    w_rst_sync
    SLICE_X6Y133         FDCE                                         f  scan_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.580    15.002    top_i_clk_IBUF_BUFG
    SLICE_X6Y133         FDCE                                         r  scan_cnt_reg[15]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X6Y133         FDCE (Recov_fdce_C_CLR)     -0.319    14.907    scan_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.518ns (16.883%)  route 2.550ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.704     5.306    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.518     5.824 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         2.550     8.375    w_rst_sync
    SLICE_X6Y132         FDCE                                         f  scan_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.579    15.001    top_i_clk_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  scan_cnt_reg[10]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X6Y132         FDCE (Recov_fdce_C_CLR)     -0.319    14.906    scan_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.518ns (16.883%)  route 2.550ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.704     5.306    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.518     5.824 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         2.550     8.375    w_rst_sync
    SLICE_X6Y132         FDCE                                         f  scan_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.579    15.001    top_i_clk_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  scan_cnt_reg[11]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X6Y132         FDCE (Recov_fdce_C_CLR)     -0.319    14.906    scan_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.518ns (16.883%)  route 2.550ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.704     5.306    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.518     5.824 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         2.550     8.375    w_rst_sync
    SLICE_X6Y132         FDCE                                         f  scan_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.579    15.001    top_i_clk_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  scan_cnt_reg[8]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X6Y132         FDCE (Recov_fdce_C_CLR)     -0.319    14.906    scan_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.518ns (16.883%)  route 2.550ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.704     5.306    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.518     5.824 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         2.550     8.375    w_rst_sync
    SLICE_X6Y132         FDCE                                         f  scan_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.579    15.001    top_i_clk_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  scan_cnt_reg[9]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X6Y132         FDCE (Recov_fdce_C_CLR)     -0.319    14.906    scan_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.518ns (17.740%)  route 2.402ns (82.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.704     5.306    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.518     5.824 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         2.402     8.226    w_rst_sync
    SLICE_X6Y131         FDCE                                         f  scan_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.577    14.999    top_i_clk_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  scan_cnt_reg[4]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X6Y131         FDCE (Recov_fdce_C_CLR)     -0.319    14.904    scan_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  6.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.164ns (13.926%)  route 1.014ns (86.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.513    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         1.014     2.691    w_rst_sync
    SLICE_X6Y130         FDCE                                         f  scan_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.857     2.023    top_i_clk_IBUF_BUFG
    SLICE_X6Y130         FDCE                                         r  scan_cnt_reg[0]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y130         FDCE (Remov_fdce_C_CLR)     -0.067     1.476    scan_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.164ns (13.926%)  route 1.014ns (86.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.513    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         1.014     2.691    w_rst_sync
    SLICE_X6Y130         FDCE                                         f  scan_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.857     2.023    top_i_clk_IBUF_BUFG
    SLICE_X6Y130         FDCE                                         r  scan_cnt_reg[1]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y130         FDCE (Remov_fdce_C_CLR)     -0.067     1.476    scan_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.164ns (13.926%)  route 1.014ns (86.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.513    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         1.014     2.691    w_rst_sync
    SLICE_X6Y130         FDCE                                         f  scan_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.857     2.023    top_i_clk_IBUF_BUFG
    SLICE_X6Y130         FDCE                                         r  scan_cnt_reg[2]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y130         FDCE (Remov_fdce_C_CLR)     -0.067     1.476    scan_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.164ns (13.926%)  route 1.014ns (86.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.513    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         1.014     2.691    w_rst_sync
    SLICE_X6Y130         FDCE                                         f  scan_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.857     2.023    top_i_clk_IBUF_BUFG
    SLICE_X6Y130         FDCE                                         r  scan_cnt_reg[3]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y130         FDCE (Remov_fdce_C_CLR)     -0.067     1.476    scan_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.164ns (13.216%)  route 1.077ns (86.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.513    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         1.077     2.754    w_rst_sync
    SLICE_X6Y131         FDCE                                         f  scan_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.859     2.024    top_i_clk_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  scan_cnt_reg[4]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X6Y131         FDCE (Remov_fdce_C_CLR)     -0.067     1.477    scan_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.164ns (13.216%)  route 1.077ns (86.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.513    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         1.077     2.754    w_rst_sync
    SLICE_X6Y131         FDCE                                         f  scan_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.859     2.024    top_i_clk_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  scan_cnt_reg[5]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X6Y131         FDCE (Remov_fdce_C_CLR)     -0.067     1.477    scan_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.164ns (13.216%)  route 1.077ns (86.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.513    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         1.077     2.754    w_rst_sync
    SLICE_X6Y131         FDCE                                         f  scan_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.859     2.024    top_i_clk_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  scan_cnt_reg[6]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X6Y131         FDCE (Remov_fdce_C_CLR)     -0.067     1.477    scan_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.164ns (13.216%)  route 1.077ns (86.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.513    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         1.077     2.754    w_rst_sync
    SLICE_X6Y131         FDCE                                         f  scan_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.859     2.024    top_i_clk_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  scan_cnt_reg[7]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X6Y131         FDCE (Remov_fdce_C_CLR)     -0.067     1.477    scan_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.164ns (12.574%)  route 1.140ns (87.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.513    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         1.140     2.818    w_rst_sync
    SLICE_X6Y132         FDCE                                         f  scan_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.859     2.025    top_i_clk_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  scan_cnt_reg[10]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X6Y132         FDCE (Remov_fdce_C_CLR)     -0.067     1.478    scan_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 u_db_rst/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.164ns (12.574%)  route 1.140ns (87.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.513    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_db_rst/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  u_db_rst/O_btn_out_reg/Q
                         net (fo=112, routed)         1.140     2.818    w_rst_sync
    SLICE_X6Y132         FDCE                                         f  scan_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.859     2.025    top_i_clk_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  scan_cnt_reg[11]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X6Y132         FDCE (Remov_fdce_C_CLR)     -0.067     1.478    scan_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  1.339    





