/*
 * Copyright (c) 2025 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
 */

/dts-v1/;

#include <nordic/nrf54l15_cpuapp.dtsi>
#include "bm_nrf54l15dk_nrf54l15_cpuapp_common.dtsi"

/ {
	sram@2003FC00 {
		compatible = "zephyr,memory-region", "mmio-sram";
		reg = <0x2003FC00 DT_SIZE_K(1)>;
		zephyr,memory-region = "RetainedMem";
		status = "okay";

		retainedmem {
			compatible = "zephyr,retained-ram";
			status = "okay";
			#address-cells = <1>;
			#size-cells = <1>;

			settings_partition0: settings_partition@0 {
				compatible = "zephyr,retention";
				status = "okay";
				reg = <0x0 DT_SIZE_K(1)>;
			};
		};
	};

	chosen {
		zephyr,flash = &cpuapp_rram;
		zephyr,code-partition = &slot0_partition;
		zephyr,sram = &app_ram;
		zephyr,settings-partition = &settings_partition0;
	};
};

&cpuapp_rram {
	status = "okay";

	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		boot_partition: partition@0 {
			label = "boot";
			reg = <0x00000000 DT_SIZE_K(36)>;
		};

		slot0_partition: partition@9000 {
			label = "slot0";
			reg = <0x00009000 DT_SIZE_K(1294)>;
		};

		slot1_partition: partition@14c800 {
			label = "slot1";
			reg = <0x0014c800 DT_SIZE_K(64)>;
		};

		softdevice_partition: partition@15c800 {
			label = "softdevice";
			reg = <0x0015c800 (DT_SIZE_K(129) + 0x200)>;
		};

		metadata_partition: partition@17ce00 {
			label = "metadata";
			reg = <0x0017ce00 0x200>;
		};
	};
};

&cpuapp_sram {
	status = "okay";

	partitions {
		#address-cells = <1>;
		#size-cells = <1>;

		softdevice_static_ram: partition@20000000 {
			label = "softdevice_static_ram";
			reg = <0x20000000 DT_SIZE_K(5)>;
		};

		softdevice_dynamic_ram: partition@20001400 {
			label = "softdevice_dynamic_ram";
			reg = <0x20001400 DT_SIZE_K(12)>;
		};

		app_ram: partition@20004400 {
			label = "app_ram";
			reg = <0x20004400 DT_SIZE_K(238)>;
		};
	};
};
