Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fb67b2a7478f47aabe458f66b9b9eda9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ParityGenerator_tb_behav xil_defaultlib.ParityGenerator_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ParityGenerator [paritygenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.paritygenerator_tb
Built simulation snapshot ParityGenerator_tb_behav
