Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 4 dtrace files:

===========================================================================
..tick():::ENTER
r_start_wire == w_start_wire
r_start_wire == M_AXI_AWADDR
r_start_wire == M_AXI_AWLEN
r_start_wire == M_AXI_AWSIZE
r_start_wire == M_AXI_AWBURST
r_start_wire == M_AXI_AWCACHE
r_start_wire == M_AXI_AWVALID
r_start_wire == M_AXI_WDATA
r_start_wire == M_AXI_WSTRB
r_start_wire == M_AXI_WLAST
r_start_wire == M_AXI_WVALID
r_start_wire == M_AXI_BVALID
r_start_wire == M_AXI_ARID
r_start_wire == M_AXI_ARADDR
r_start_wire == M_AXI_ARLEN
r_start_wire == M_AXI_ARSIZE
r_start_wire == M_AXI_ARBURST
r_start_wire == M_AXI_ARCACHE
r_start_wire == M_AXI_ARVALID
r_start_wire == M_AXI_RLAST
r_start_wire == M_AXI_RVALID
r_start_wire == i_config
r_start_wire == reg00_config
r_start_wire == reg01_config
r_start_wire == reg02_r_anomaly
r_start_wire == reg03_r_anomaly
r_start_wire == reg04_w_anomaly
r_start_wire == reg05_w_anomaly
r_start_wire == reg_data_out
r_start_wire == M_AXI_AWVALID_wire
r_start_wire == M_AXI_WDATA_wire
r_start_wire == M_AXI_WLAST_wire
r_start_wire == M_AXI_WVALID_wire
r_start_wire == M_AXI_BRESP_wire
r_start_wire == M_AXI_BVALID_wire
r_start_wire == M_AXI_ARVALID_wire
r_start_wire == M_AXI_RRESP_wire
r_start_wire == M_AXI_RLAST_wire
r_start_wire == M_AXI_RVALID_wire
r_start_wire == AW_ILL_TRANS_FIL_PTR
r_start_wire == AW_ILL_DATA_TRANS_SRV_PTR
r_start_wire == AW_ILL_TRANS_SRV_PTR
r_start_wire == AR_ILL_TRANS_FIL_PTR
r_start_wire == AR_ILL_TRANS_SRV_PTR
r_start_wire == AW_STATE
r_start_wire == AR_STATE
r_start_wire == B_STATE
r_start_wire == R_STATE
r_start_wire == AW_ILLEGAL_REQ
r_start_wire == AR_ILLEGAL_REQ
r_start_wire == W_DATA_TO_SERVE
r_start_wire == W_B_TO_SERVE
r_start_wire == W_CH_EN
r_start_wire == AW_CH_DIS
r_start_wire == AR_CH_DIS
r_start_wire == AW_EN_RST
r_start_wire == AR_EN_RST
r_start_wire == AW_ADDR_VALID
r_start_wire == AR_ADDR_VALID
r_start_wire == AW_ADDR_VALID_FLAG
r_start_wire == AR_ADDR_VALID_FLAG
r_start_wire == reg0_config
M_AXI_BREADY == M_AXI_RREADY
M_AXI_BREADY == M_AXI_AWREADY_wire
M_AXI_BREADY == M_AXI_ARREADY_wire
M_AXI_BREADY == M_AXI_RREADY_wire
M_AXI_BREADY == AW_CH_EN
M_AXI_BREADY == AR_CH_EN
shadow_M_AXI_RDATA_wire == shadow_reg_data_out
shadow_M_AXI_RDATA_wire == shadow_M_AXI_ARID
shadow_M_AXI_RDATA_wire == shadow_reg03_r_anomaly
shadow_M_AXI_RDATA_wire == shadow_AR_ADDR_VALID
shadow_M_AXI_RDATA_wire == shadow_reg02_r_anomaly
shadow_M_AXI_RDATA_wire == shadow_M_AXI_RREADY
shadow_M_AXI_RDATA_wire == shadow_M_AXI_ARVALID_wire
shadow_M_AXI_RDATA_wire == shadow_M_AXI_RLAST_wire
shadow_M_AXI_RDATA_wire == shadow_M_AXI_RVALID_wire
shadow_M_AXI_RDATA_wire == shadow_M_AXI_RREADY_wire
shadow_M_AXI_RDATA_wire == shadow_AR_STATE
shadow_M_AXI_RDATA_wire == shadow_AR_CH_EN
shadow_M_AXI_RDATA_wire == shadow_AR_CH_DIS
shadow_M_AXI_RDATA_wire == shadow_AR_ADDR_VALID_FLAG
ARESETN one of { 0, 1 }
S_AXI_CTRL_AWADDR >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA >= 0
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_WVALID one of { 0, 1 }
S_AXI_CTRL_BVALID one of { 0, 1 }
r_start_wire == 0
reset_wire one of { 0, 1 }
r_base_addr_wire >= 0
w_base_addr_wire >= 0
w_done_wire one of { 0, 1 }
r_done_wire one of { 0, 1 }
M_AXI_BREADY == 1
M_AXI_RDATA one of { 0, 3 }
o_data == 4294901760L
axi_awaddr >= 0
reg06_r_config one of { 0, 1073750016 }
reg10_r_config one of { 0, 2684383232L }
reg22_w_config one of { 0, 2952790016L }
reg25_w_config one of { 0, 4026580992L }
byte_index one of { -1, 4 }
byte_index != 0
aw_en one of { 0, 1 }
M_AXI_AWADDR_wire >= 0
M_AXI_ARADDR_wire >= 0
M_AXI_ARLEN_wire one of { 0, 8 }
internal_data == 65535
shadow_M_AXI_RDATA_wire == 0
shadow_r_done_wire one of { 0, 1 }
DERIVED_taint_reg_count one of { 0, 1 }
DERIVED_taint_reg_delta <= 0
ARESETN >= S_AXI_CTRL_AWVALID
ARESETN >= S_AXI_CTRL_AWREADY
ARESETN >= S_AXI_CTRL_WVALID
ARESETN >= S_AXI_CTRL_BVALID
ARESETN >= r_start_wire
ARESETN != reset_wire
ARESETN <= M_AXI_BREADY
ARESETN < o_data
ARESETN != byte_index
ARESETN <= M_AXI_ARLEN_wire
ARESETN < AW_HIGH_ADDR
ARESETN < AR_HIGH_ADDR
ARESETN < internal_data
S_AXI_CTRL_AWADDR >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWADDR >= r_start_wire
S_AXI_CTRL_AWADDR <= r_base_addr_wire
S_AXI_CTRL_AWADDR <= w_base_addr_wire
S_AXI_CTRL_AWADDR != M_AXI_BREADY
S_AXI_CTRL_AWADDR < o_data
S_AXI_CTRL_AWADDR % byte_index == 0
S_AXI_CTRL_AWADDR < internal_data
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_BVALID
S_AXI_CTRL_AWVALID >= r_start_wire
S_AXI_CTRL_AWVALID <= r_base_addr_wire
S_AXI_CTRL_AWVALID <= w_base_addr_wire
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID < o_data
S_AXI_CTRL_AWVALID != byte_index
S_AXI_CTRL_AWVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWVALID < AW_HIGH_ADDR
S_AXI_CTRL_AWVALID < AR_HIGH_ADDR
S_AXI_CTRL_AWVALID < internal_data
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY >= r_start_wire
S_AXI_CTRL_AWREADY <= r_base_addr_wire
S_AXI_CTRL_AWREADY <= w_base_addr_wire
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY < o_data
S_AXI_CTRL_AWREADY <= axi_awaddr
S_AXI_CTRL_AWREADY != byte_index
S_AXI_CTRL_AWREADY <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWREADY < AW_HIGH_ADDR
S_AXI_CTRL_AWREADY < AR_HIGH_ADDR
S_AXI_CTRL_AWREADY < internal_data
S_AXI_CTRL_WDATA >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WDATA >= r_start_wire
S_AXI_CTRL_WDATA >= w_done_wire
S_AXI_CTRL_WDATA >= r_done_wire
S_AXI_CTRL_WDATA >= M_AXI_RDATA
S_AXI_CTRL_WDATA != o_data
S_AXI_CTRL_WDATA >= axi_awaddr
S_AXI_CTRL_WDATA >= reg06_r_config
S_AXI_CTRL_WDATA >= reg10_r_config
S_AXI_CTRL_WDATA >= reg22_w_config
S_AXI_CTRL_WDATA >= reg25_w_config
S_AXI_CTRL_WDATA != byte_index
S_AXI_CTRL_WDATA != AW_HIGH_ADDR
S_AXI_CTRL_WDATA != AR_HIGH_ADDR
S_AXI_CTRL_WDATA != internal_data
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB >= r_start_wire
S_AXI_CTRL_WSTRB <= r_base_addr_wire
S_AXI_CTRL_WSTRB <= w_base_addr_wire
S_AXI_CTRL_WSTRB >= w_done_wire
S_AXI_CTRL_WSTRB >= r_done_wire
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_RDATA
S_AXI_CTRL_WSTRB < o_data
S_AXI_CTRL_WSTRB > byte_index
S_AXI_CTRL_WSTRB != aw_en
S_AXI_CTRL_WSTRB != AW_HIGH_ADDR
S_AXI_CTRL_WSTRB != AR_HIGH_ADDR
S_AXI_CTRL_WSTRB < internal_data
S_AXI_CTRL_WVALID >= r_start_wire
S_AXI_CTRL_WVALID <= r_base_addr_wire
S_AXI_CTRL_WVALID <= w_base_addr_wire
S_AXI_CTRL_WVALID <= M_AXI_BREADY
S_AXI_CTRL_WVALID < o_data
S_AXI_CTRL_WVALID != byte_index
S_AXI_CTRL_WVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_WVALID < AW_HIGH_ADDR
S_AXI_CTRL_WVALID < AR_HIGH_ADDR
S_AXI_CTRL_WVALID < internal_data
S_AXI_CTRL_BVALID >= r_start_wire
S_AXI_CTRL_BVALID <= r_base_addr_wire
S_AXI_CTRL_BVALID <= w_base_addr_wire
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID < o_data
S_AXI_CTRL_BVALID <= axi_awaddr
S_AXI_CTRL_BVALID <= reg06_r_config
S_AXI_CTRL_BVALID != byte_index
S_AXI_CTRL_BVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_BVALID < AW_HIGH_ADDR
S_AXI_CTRL_BVALID < AR_HIGH_ADDR
S_AXI_CTRL_BVALID < internal_data
r_start_wire <= reset_wire
r_start_wire <= r_base_addr_wire
r_start_wire <= w_base_addr_wire
r_start_wire <= w_done_wire
r_start_wire <= r_done_wire
r_start_wire <= M_AXI_RDATA
r_start_wire <= axi_awaddr
r_start_wire <= reg06_r_config
r_start_wire <= reg10_r_config
r_start_wire <= reg22_w_config
r_start_wire <= reg25_w_config
r_start_wire != byte_index
r_start_wire <= aw_en
r_start_wire <= M_AXI_AWADDR_wire
r_start_wire <= M_AXI_ARADDR_wire
r_start_wire <= M_AXI_ARLEN_wire
r_start_wire < AW_HIGH_ADDR
r_start_wire < AR_HIGH_ADDR
reset_wire >= w_done_wire
reset_wire >= r_done_wire
reset_wire <= M_AXI_BREADY
reset_wire < o_data
reset_wire != byte_index
reset_wire <= aw_en
reset_wire != M_AXI_ARLEN_wire
reset_wire < AW_HIGH_ADDR
reset_wire < AR_HIGH_ADDR
reset_wire < internal_data
r_base_addr_wire >= w_done_wire
r_base_addr_wire >= r_done_wire
r_base_addr_wire != M_AXI_BREADY
r_base_addr_wire >= M_AXI_RDATA
r_base_addr_wire < o_data
r_base_addr_wire >= axi_awaddr
r_base_addr_wire > byte_index
r_base_addr_wire != aw_en
r_base_addr_wire >= M_AXI_ARADDR_wire
r_base_addr_wire != AW_HIGH_ADDR
r_base_addr_wire != AR_HIGH_ADDR
r_base_addr_wire != internal_data
w_base_addr_wire >= w_done_wire
w_base_addr_wire >= r_done_wire
w_base_addr_wire != M_AXI_BREADY
w_base_addr_wire >= M_AXI_RDATA
w_base_addr_wire < o_data
w_base_addr_wire >= axi_awaddr
w_base_addr_wire > byte_index
w_base_addr_wire != aw_en
w_base_addr_wire >= M_AXI_AWADDR_wire
w_base_addr_wire != AW_HIGH_ADDR
w_base_addr_wire != AR_HIGH_ADDR
w_base_addr_wire != internal_data
w_done_wire >= r_done_wire
w_done_wire <= M_AXI_BREADY
w_done_wire < o_data
w_done_wire != byte_index
w_done_wire <= aw_en
w_done_wire <= M_AXI_AWADDR_wire
w_done_wire <= M_AXI_ARADDR_wire
w_done_wire < AW_HIGH_ADDR
w_done_wire < AR_HIGH_ADDR
w_done_wire < internal_data
r_done_wire <= M_AXI_BREADY
r_done_wire <= M_AXI_RDATA
r_done_wire < o_data
r_done_wire != byte_index
r_done_wire <= aw_en
r_done_wire <= M_AXI_AWADDR_wire
r_done_wire <= M_AXI_ARADDR_wire
r_done_wire < AW_HIGH_ADDR
r_done_wire < AR_HIGH_ADDR
r_done_wire < internal_data
M_AXI_BREADY != M_AXI_RDATA
M_AXI_BREADY != axi_awaddr
M_AXI_BREADY != reg06_r_config
M_AXI_BREADY != reg10_r_config
M_AXI_BREADY != reg22_w_config
M_AXI_BREADY != reg25_w_config
M_AXI_BREADY != byte_index
M_AXI_BREADY >= aw_en
M_AXI_BREADY != M_AXI_AWADDR_wire
M_AXI_BREADY != M_AXI_ARADDR_wire
M_AXI_BREADY != M_AXI_ARLEN_wire
M_AXI_BREADY < AW_HIGH_ADDR
M_AXI_BREADY < AR_HIGH_ADDR
M_AXI_RDATA < o_data
M_AXI_RDATA != byte_index
M_AXI_RDATA < AW_HIGH_ADDR
M_AXI_RDATA < AR_HIGH_ADDR
M_AXI_RDATA < internal_data
o_data > axi_awaddr
o_data > reg06_r_config
o_data > reg10_r_config
o_data > reg22_w_config
o_data > reg25_w_config
o_data > byte_index
o_data > aw_en
o_data > M_AXI_AWADDR_wire
o_data > M_AXI_ARADDR_wire
o_data > M_AXI_ARLEN_wire
o_data > AW_HIGH_ADDR
o_data > AR_HIGH_ADDR
axi_awaddr != byte_index
axi_awaddr % byte_index == 0
axi_awaddr != aw_en
axi_awaddr != AW_HIGH_ADDR
axi_awaddr != AR_HIGH_ADDR
axi_awaddr < internal_data
reg06_r_config != byte_index
reg06_r_config != AW_HIGH_ADDR
reg06_r_config != AR_HIGH_ADDR
reg06_r_config != internal_data
reg10_r_config != byte_index
reg10_r_config != AW_HIGH_ADDR
reg10_r_config != AR_HIGH_ADDR
reg10_r_config != internal_data
reg22_w_config != byte_index
reg22_w_config != AW_HIGH_ADDR
reg22_w_config != AR_HIGH_ADDR
reg22_w_config != internal_data
reg25_w_config != byte_index
reg25_w_config != AW_HIGH_ADDR
reg25_w_config % AW_HIGH_ADDR == 0
reg25_w_config != AR_HIGH_ADDR
reg25_w_config % AR_HIGH_ADDR == 0
reg25_w_config != internal_data
byte_index != aw_en
byte_index != M_AXI_AWADDR_wire
byte_index != M_AXI_ARADDR_wire
byte_index != M_AXI_ARLEN_wire
byte_index <= AW_HIGH_ADDR
byte_index <= AR_HIGH_ADDR
byte_index < internal_data
aw_en != M_AXI_ARLEN_wire
aw_en < AW_HIGH_ADDR
aw_en < AR_HIGH_ADDR
aw_en < internal_data
M_AXI_AWADDR_wire != AW_HIGH_ADDR
M_AXI_AWADDR_wire != AR_HIGH_ADDR
M_AXI_AWADDR_wire != internal_data
M_AXI_ARADDR_wire != AW_HIGH_ADDR
M_AXI_ARADDR_wire != AR_HIGH_ADDR
M_AXI_ARADDR_wire != internal_data
M_AXI_ARLEN_wire < AW_HIGH_ADDR
M_AXI_ARLEN_wire < AR_HIGH_ADDR
M_AXI_ARLEN_wire < internal_data
AW_HIGH_ADDR < internal_data
AR_HIGH_ADDR < internal_data
shadow_M_AXI_RDATA_wire <= shadow_r_done_wire
DERIVED_taint_reg_count >= DERIVED_taint_reg_delta
DERIVED_taint_reg_count < DERIVED_vcd_timestamp
DERIVED_taint_reg_delta < DERIVED_vcd_timestamp
===========================================================================
..tick():::EXIT
S_AXI_CTRL_BVALID == orig(S_AXI_CTRL_AWREADY)
r_start_wire == w_start_wire
r_start_wire == w_done_wire
r_start_wire == r_done_wire
r_start_wire == M_AXI_AWADDR
r_start_wire == M_AXI_AWLEN
r_start_wire == M_AXI_AWSIZE
r_start_wire == M_AXI_AWBURST
r_start_wire == M_AXI_AWCACHE
r_start_wire == M_AXI_AWVALID
r_start_wire == M_AXI_WDATA
r_start_wire == M_AXI_WSTRB
r_start_wire == M_AXI_WLAST
r_start_wire == M_AXI_WVALID
r_start_wire == M_AXI_BVALID
r_start_wire == M_AXI_ARID
r_start_wire == M_AXI_ARADDR
r_start_wire == M_AXI_ARLEN
r_start_wire == M_AXI_ARSIZE
r_start_wire == M_AXI_ARBURST
r_start_wire == M_AXI_ARCACHE
r_start_wire == M_AXI_ARVALID
r_start_wire == M_AXI_RLAST
r_start_wire == M_AXI_RVALID
r_start_wire == i_config
r_start_wire == reg00_config
r_start_wire == reg01_config
r_start_wire == reg02_r_anomaly
r_start_wire == reg03_r_anomaly
r_start_wire == reg04_w_anomaly
r_start_wire == reg05_w_anomaly
r_start_wire == reg_data_out
r_start_wire == M_AXI_AWADDR_wire
r_start_wire == M_AXI_AWVALID_wire
r_start_wire == M_AXI_WDATA_wire
r_start_wire == M_AXI_WLAST_wire
r_start_wire == M_AXI_WVALID_wire
r_start_wire == M_AXI_BRESP_wire
r_start_wire == M_AXI_BVALID_wire
r_start_wire == M_AXI_ARADDR_wire
r_start_wire == M_AXI_ARVALID_wire
r_start_wire == M_AXI_RRESP_wire
r_start_wire == M_AXI_RLAST_wire
r_start_wire == M_AXI_RVALID_wire
r_start_wire == AW_ILL_TRANS_FIL_PTR
r_start_wire == AW_ILL_DATA_TRANS_SRV_PTR
r_start_wire == AW_ILL_TRANS_SRV_PTR
r_start_wire == AR_ILL_TRANS_FIL_PTR
r_start_wire == AR_ILL_TRANS_SRV_PTR
r_start_wire == AW_STATE
r_start_wire == AR_STATE
r_start_wire == B_STATE
r_start_wire == R_STATE
r_start_wire == AW_ILLEGAL_REQ
r_start_wire == AR_ILLEGAL_REQ
r_start_wire == W_DATA_TO_SERVE
r_start_wire == W_B_TO_SERVE
r_start_wire == W_CH_EN
r_start_wire == AW_CH_DIS
r_start_wire == AR_CH_DIS
r_start_wire == AW_EN_RST
r_start_wire == AR_EN_RST
r_start_wire == AW_ADDR_VALID
r_start_wire == AR_ADDR_VALID
r_start_wire == AW_ADDR_VALID_FLAG
r_start_wire == AR_ADDR_VALID_FLAG
r_start_wire == reg0_config
r_start_wire == orig(r_start_wire)
r_start_wire == orig(w_start_wire)
r_start_wire == orig(M_AXI_AWADDR)
r_start_wire == orig(M_AXI_AWLEN)
r_start_wire == orig(M_AXI_AWSIZE)
r_start_wire == orig(M_AXI_AWBURST)
r_start_wire == orig(M_AXI_AWCACHE)
r_start_wire == orig(M_AXI_AWVALID)
r_start_wire == orig(M_AXI_WDATA)
r_start_wire == orig(M_AXI_WSTRB)
r_start_wire == orig(M_AXI_WLAST)
r_start_wire == orig(M_AXI_WVALID)
r_start_wire == orig(M_AXI_BVALID)
r_start_wire == orig(M_AXI_ARID)
r_start_wire == orig(M_AXI_ARADDR)
r_start_wire == orig(M_AXI_ARLEN)
r_start_wire == orig(M_AXI_ARSIZE)
r_start_wire == orig(M_AXI_ARBURST)
r_start_wire == orig(M_AXI_ARCACHE)
r_start_wire == orig(M_AXI_ARVALID)
r_start_wire == orig(M_AXI_RLAST)
r_start_wire == orig(M_AXI_RVALID)
r_start_wire == orig(i_config)
r_start_wire == orig(reg00_config)
r_start_wire == orig(reg01_config)
r_start_wire == orig(reg02_r_anomaly)
r_start_wire == orig(reg03_r_anomaly)
r_start_wire == orig(reg04_w_anomaly)
r_start_wire == orig(reg05_w_anomaly)
r_start_wire == orig(reg_data_out)
r_start_wire == orig(M_AXI_AWVALID_wire)
r_start_wire == orig(M_AXI_WDATA_wire)
r_start_wire == orig(M_AXI_WLAST_wire)
r_start_wire == orig(M_AXI_WVALID_wire)
r_start_wire == orig(M_AXI_BRESP_wire)
r_start_wire == orig(M_AXI_BVALID_wire)
r_start_wire == orig(M_AXI_ARVALID_wire)
r_start_wire == orig(M_AXI_RRESP_wire)
r_start_wire == orig(M_AXI_RLAST_wire)
r_start_wire == orig(M_AXI_RVALID_wire)
r_start_wire == orig(AW_ILL_TRANS_FIL_PTR)
r_start_wire == orig(AW_ILL_DATA_TRANS_SRV_PTR)
r_start_wire == orig(AW_ILL_TRANS_SRV_PTR)
r_start_wire == orig(AR_ILL_TRANS_FIL_PTR)
r_start_wire == orig(AR_ILL_TRANS_SRV_PTR)
r_start_wire == orig(AW_STATE)
r_start_wire == orig(AR_STATE)
r_start_wire == orig(B_STATE)
r_start_wire == orig(R_STATE)
r_start_wire == orig(AW_ILLEGAL_REQ)
r_start_wire == orig(AR_ILLEGAL_REQ)
r_start_wire == orig(W_DATA_TO_SERVE)
r_start_wire == orig(W_B_TO_SERVE)
r_start_wire == orig(W_CH_EN)
r_start_wire == orig(AW_CH_DIS)
r_start_wire == orig(AR_CH_DIS)
r_start_wire == orig(AW_EN_RST)
r_start_wire == orig(AR_EN_RST)
r_start_wire == orig(AW_ADDR_VALID)
r_start_wire == orig(AR_ADDR_VALID)
r_start_wire == orig(AW_ADDR_VALID_FLAG)
r_start_wire == orig(AR_ADDR_VALID_FLAG)
r_start_wire == orig(reg0_config)
M_AXI_BREADY == M_AXI_RREADY
M_AXI_BREADY == M_AXI_AWREADY_wire
M_AXI_BREADY == M_AXI_ARREADY_wire
M_AXI_BREADY == M_AXI_RREADY_wire
M_AXI_BREADY == AW_CH_EN
M_AXI_BREADY == AR_CH_EN
M_AXI_BREADY == orig(M_AXI_BREADY)
M_AXI_BREADY == orig(M_AXI_RREADY)
M_AXI_BREADY == orig(M_AXI_AWREADY_wire)
M_AXI_BREADY == orig(M_AXI_ARREADY_wire)
M_AXI_BREADY == orig(M_AXI_RREADY_wire)
M_AXI_BREADY == orig(AW_CH_EN)
M_AXI_BREADY == orig(AR_CH_EN)
o_data == orig(o_data)
AW_HIGH_ADDR == AR_HIGH_ADDR
internal_data == orig(internal_data)
shadow_M_AXI_RDATA_wire == shadow_reg_data_out
shadow_M_AXI_RDATA_wire == shadow_M_AXI_ARID
shadow_M_AXI_RDATA_wire == shadow_reg03_r_anomaly
shadow_M_AXI_RDATA_wire == shadow_AR_ADDR_VALID
shadow_M_AXI_RDATA_wire == shadow_reg02_r_anomaly
shadow_M_AXI_RDATA_wire == shadow_r_done_wire
shadow_M_AXI_RDATA_wire == shadow_M_AXI_RREADY
shadow_M_AXI_RDATA_wire == shadow_M_AXI_ARVALID_wire
shadow_M_AXI_RDATA_wire == shadow_M_AXI_RLAST_wire
shadow_M_AXI_RDATA_wire == shadow_M_AXI_RVALID_wire
shadow_M_AXI_RDATA_wire == shadow_M_AXI_RREADY_wire
shadow_M_AXI_RDATA_wire == shadow_AR_STATE
shadow_M_AXI_RDATA_wire == shadow_AR_CH_EN
shadow_M_AXI_RDATA_wire == shadow_AR_CH_DIS
shadow_M_AXI_RDATA_wire == shadow_AR_ADDR_VALID_FLAG
shadow_M_AXI_RDATA_wire == orig(shadow_M_AXI_RDATA_wire)
shadow_M_AXI_RDATA_wire == orig(shadow_reg_data_out)
shadow_M_AXI_RDATA_wire == orig(shadow_M_AXI_ARID)
shadow_M_AXI_RDATA_wire == orig(shadow_reg03_r_anomaly)
shadow_M_AXI_RDATA_wire == orig(shadow_AR_ADDR_VALID)
shadow_M_AXI_RDATA_wire == orig(shadow_reg02_r_anomaly)
shadow_M_AXI_RDATA_wire == orig(shadow_M_AXI_RREADY)
shadow_M_AXI_RDATA_wire == orig(shadow_M_AXI_ARVALID_wire)
shadow_M_AXI_RDATA_wire == orig(shadow_M_AXI_RLAST_wire)
shadow_M_AXI_RDATA_wire == orig(shadow_M_AXI_RVALID_wire)
shadow_M_AXI_RDATA_wire == orig(shadow_M_AXI_RREADY_wire)
shadow_M_AXI_RDATA_wire == orig(shadow_AR_STATE)
shadow_M_AXI_RDATA_wire == orig(shadow_AR_CH_EN)
shadow_M_AXI_RDATA_wire == orig(shadow_AR_CH_DIS)
shadow_M_AXI_RDATA_wire == orig(shadow_AR_ADDR_VALID_FLAG)
ARESETN one of { 0, 1 }
S_AXI_CTRL_AWADDR >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA >= 0
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_WVALID one of { 0, 1 }
S_AXI_CTRL_BVALID one of { 0, 1 }
r_start_wire == 0
reset_wire one of { 0, 1 }
r_base_addr_wire >= 0
w_base_addr_wire >= 0
M_AXI_BREADY == 1
M_AXI_RDATA one of { 0, 3 }
o_data == 4294901760L
axi_awaddr >= 0
reg06_r_config one of { 0, 1073750016 }
reg10_r_config one of { 0, 2684383232L }
reg22_w_config one of { 0, 2952790016L }
reg25_w_config one of { 0, 4026580992L }
byte_index one of { -1, 4 }
byte_index != 0
aw_en one of { 0, 1 }
M_AXI_ARLEN_wire one of { 0, 8 }
AW_HIGH_ADDR one of { 4, 36 }
internal_data == 65535
shadow_M_AXI_RDATA_wire == 0
DERIVED_taint_reg_count == 0
DERIVED_taint_reg_delta one of { -1, 0 }
ARESETN >= S_AXI_CTRL_AWVALID
ARESETN >= S_AXI_CTRL_AWREADY
ARESETN >= S_AXI_CTRL_WVALID
ARESETN >= S_AXI_CTRL_BVALID
ARESETN >= r_start_wire
ARESETN != reset_wire
ARESETN <= M_AXI_BREADY
ARESETN < o_data
ARESETN != byte_index
ARESETN <= M_AXI_ARLEN_wire
ARESETN < AW_HIGH_ADDR
ARESETN < internal_data
ARESETN >= orig(ARESETN)
ARESETN >= orig(S_AXI_CTRL_AWVALID)
ARESETN >= orig(S_AXI_CTRL_WVALID)
ARESETN >= orig(S_AXI_CTRL_BVALID)
ARESETN != orig(byte_index)
ARESETN < orig(AW_HIGH_ADDR)
ARESETN < orig(AR_HIGH_ADDR)
S_AXI_CTRL_AWADDR >= r_start_wire
S_AXI_CTRL_AWADDR <= r_base_addr_wire
S_AXI_CTRL_AWADDR <= w_base_addr_wire
S_AXI_CTRL_AWADDR != M_AXI_BREADY
S_AXI_CTRL_AWADDR < o_data
S_AXI_CTRL_AWADDR % byte_index == 0
S_AXI_CTRL_AWADDR < internal_data
S_AXI_CTRL_AWADDR <= orig(r_base_addr_wire)
S_AXI_CTRL_AWADDR <= orig(w_base_addr_wire)
S_AXI_CTRL_AWADDR % orig(byte_index) == 0
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_BVALID
S_AXI_CTRL_AWVALID >= r_start_wire
S_AXI_CTRL_AWVALID <= r_base_addr_wire
S_AXI_CTRL_AWVALID <= w_base_addr_wire
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID < o_data
S_AXI_CTRL_AWVALID != byte_index
S_AXI_CTRL_AWVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWVALID < AW_HIGH_ADDR
S_AXI_CTRL_AWVALID < internal_data
S_AXI_CTRL_AWVALID <= orig(ARESETN)
S_AXI_CTRL_AWVALID >= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWVALID >= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWVALID >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_AWVALID <= orig(r_base_addr_wire)
S_AXI_CTRL_AWVALID <= orig(w_base_addr_wire)
S_AXI_CTRL_AWVALID != orig(byte_index)
S_AXI_CTRL_AWVALID <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_AWVALID < orig(AW_HIGH_ADDR)
S_AXI_CTRL_AWVALID < orig(AR_HIGH_ADDR)
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY >= r_start_wire
S_AXI_CTRL_AWREADY <= r_base_addr_wire
S_AXI_CTRL_AWREADY <= w_base_addr_wire
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY < o_data
S_AXI_CTRL_AWREADY != byte_index
S_AXI_CTRL_AWREADY <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWREADY < AW_HIGH_ADDR
S_AXI_CTRL_AWREADY < internal_data
S_AXI_CTRL_AWREADY <= orig(ARESETN)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWREADY <= orig(r_base_addr_wire)
S_AXI_CTRL_AWREADY <= orig(w_base_addr_wire)
S_AXI_CTRL_AWREADY != orig(byte_index)
S_AXI_CTRL_AWREADY <= orig(aw_en)
S_AXI_CTRL_AWREADY <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_AWREADY < orig(AW_HIGH_ADDR)
S_AXI_CTRL_AWREADY < orig(AR_HIGH_ADDR)
S_AXI_CTRL_WDATA >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WDATA >= r_start_wire
S_AXI_CTRL_WDATA >= M_AXI_RDATA
S_AXI_CTRL_WDATA != o_data
S_AXI_CTRL_WDATA >= axi_awaddr
S_AXI_CTRL_WDATA >= reg06_r_config
S_AXI_CTRL_WDATA >= reg10_r_config
S_AXI_CTRL_WDATA >= reg22_w_config
S_AXI_CTRL_WDATA >= reg25_w_config
S_AXI_CTRL_WDATA != byte_index
S_AXI_CTRL_WDATA != AW_HIGH_ADDR
S_AXI_CTRL_WDATA != internal_data
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WDATA >= orig(w_done_wire)
S_AXI_CTRL_WDATA >= orig(r_done_wire)
S_AXI_CTRL_WDATA >= orig(M_AXI_RDATA)
S_AXI_CTRL_WDATA >= orig(axi_awaddr)
S_AXI_CTRL_WDATA >= orig(reg06_r_config)
S_AXI_CTRL_WDATA >= orig(reg10_r_config)
S_AXI_CTRL_WDATA >= orig(reg22_w_config)
S_AXI_CTRL_WDATA >= orig(reg25_w_config)
S_AXI_CTRL_WDATA != orig(byte_index)
S_AXI_CTRL_WDATA != orig(AW_HIGH_ADDR)
S_AXI_CTRL_WDATA != orig(AR_HIGH_ADDR)
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB >= r_start_wire
S_AXI_CTRL_WSTRB <= r_base_addr_wire
S_AXI_CTRL_WSTRB <= w_base_addr_wire
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_RDATA
S_AXI_CTRL_WSTRB < o_data
S_AXI_CTRL_WSTRB > byte_index
S_AXI_CTRL_WSTRB != aw_en
S_AXI_CTRL_WSTRB != AW_HIGH_ADDR
S_AXI_CTRL_WSTRB < internal_data
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WSTRB <= orig(r_base_addr_wire)
S_AXI_CTRL_WSTRB <= orig(w_base_addr_wire)
S_AXI_CTRL_WSTRB >= orig(w_done_wire)
S_AXI_CTRL_WSTRB >= orig(r_done_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RDATA)
S_AXI_CTRL_WSTRB > orig(byte_index)
S_AXI_CTRL_WSTRB != orig(aw_en)
S_AXI_CTRL_WSTRB != orig(AW_HIGH_ADDR)
S_AXI_CTRL_WSTRB != orig(AR_HIGH_ADDR)
S_AXI_CTRL_WVALID >= r_start_wire
S_AXI_CTRL_WVALID <= r_base_addr_wire
S_AXI_CTRL_WVALID <= w_base_addr_wire
S_AXI_CTRL_WVALID <= M_AXI_BREADY
S_AXI_CTRL_WVALID < o_data
S_AXI_CTRL_WVALID != byte_index
S_AXI_CTRL_WVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_WVALID < AW_HIGH_ADDR
S_AXI_CTRL_WVALID < internal_data
S_AXI_CTRL_WVALID <= orig(ARESETN)
S_AXI_CTRL_WVALID <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_WVALID <= orig(r_base_addr_wire)
S_AXI_CTRL_WVALID <= orig(w_base_addr_wire)
S_AXI_CTRL_WVALID != orig(byte_index)
S_AXI_CTRL_WVALID <= orig(aw_en)
S_AXI_CTRL_WVALID <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_WVALID < orig(AW_HIGH_ADDR)
S_AXI_CTRL_WVALID < orig(AR_HIGH_ADDR)
S_AXI_CTRL_BVALID >= r_start_wire
S_AXI_CTRL_BVALID <= r_base_addr_wire
S_AXI_CTRL_BVALID <= w_base_addr_wire
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID < o_data
S_AXI_CTRL_BVALID <= axi_awaddr
S_AXI_CTRL_BVALID <= reg06_r_config
S_AXI_CTRL_BVALID != byte_index
S_AXI_CTRL_BVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_BVALID < AW_HIGH_ADDR
S_AXI_CTRL_BVALID < internal_data
S_AXI_CTRL_BVALID <= orig(ARESETN)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_BVALID <= orig(r_base_addr_wire)
S_AXI_CTRL_BVALID <= orig(w_base_addr_wire)
S_AXI_CTRL_BVALID <= orig(axi_awaddr)
S_AXI_CTRL_BVALID != orig(byte_index)
S_AXI_CTRL_BVALID <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_BVALID < orig(AW_HIGH_ADDR)
S_AXI_CTRL_BVALID < orig(AR_HIGH_ADDR)
r_start_wire <= reset_wire
r_start_wire <= r_base_addr_wire
r_start_wire <= w_base_addr_wire
r_start_wire <= M_AXI_RDATA
r_start_wire <= axi_awaddr
r_start_wire <= reg06_r_config
r_start_wire <= reg10_r_config
r_start_wire <= reg22_w_config
r_start_wire <= reg25_w_config
r_start_wire != byte_index
r_start_wire <= aw_en
r_start_wire <= M_AXI_ARLEN_wire
r_start_wire < AW_HIGH_ADDR
r_start_wire <= orig(ARESETN)
r_start_wire <= orig(S_AXI_CTRL_AWADDR)
r_start_wire <= orig(S_AXI_CTRL_AWVALID)
r_start_wire <= orig(S_AXI_CTRL_WDATA)
r_start_wire <= orig(S_AXI_CTRL_WSTRB)
r_start_wire <= orig(S_AXI_CTRL_WVALID)
r_start_wire <= orig(S_AXI_CTRL_BVALID)
r_start_wire <= orig(reset_wire)
r_start_wire <= orig(r_base_addr_wire)
r_start_wire <= orig(w_base_addr_wire)
r_start_wire <= orig(w_done_wire)
r_start_wire <= orig(r_done_wire)
r_start_wire <= orig(M_AXI_RDATA)
r_start_wire <= orig(axi_awaddr)
r_start_wire <= orig(reg06_r_config)
r_start_wire <= orig(reg10_r_config)
r_start_wire <= orig(reg22_w_config)
r_start_wire <= orig(reg25_w_config)
r_start_wire != orig(byte_index)
r_start_wire <= orig(aw_en)
r_start_wire <= orig(M_AXI_AWADDR_wire)
r_start_wire <= orig(M_AXI_ARADDR_wire)
r_start_wire <= orig(M_AXI_ARLEN_wire)
r_start_wire < orig(AW_HIGH_ADDR)
r_start_wire < orig(AR_HIGH_ADDR)
reset_wire <= M_AXI_BREADY
reset_wire < o_data
reset_wire != byte_index
reset_wire <= aw_en
reset_wire != M_AXI_ARLEN_wire
reset_wire < AW_HIGH_ADDR
reset_wire < internal_data
reset_wire <= orig(reset_wire)
reset_wire >= orig(w_done_wire)
reset_wire >= orig(r_done_wire)
reset_wire != orig(byte_index)
reset_wire <= orig(aw_en)
reset_wire < orig(AW_HIGH_ADDR)
reset_wire < orig(AR_HIGH_ADDR)
r_base_addr_wire != M_AXI_BREADY
r_base_addr_wire >= M_AXI_RDATA
r_base_addr_wire < o_data
r_base_addr_wire >= axi_awaddr
r_base_addr_wire > byte_index
r_base_addr_wire != aw_en
r_base_addr_wire != AW_HIGH_ADDR
r_base_addr_wire != internal_data
r_base_addr_wire >= orig(ARESETN)
r_base_addr_wire >= orig(S_AXI_CTRL_AWADDR)
r_base_addr_wire >= orig(S_AXI_CTRL_AWVALID)
r_base_addr_wire >= orig(S_AXI_CTRL_WSTRB)
r_base_addr_wire >= orig(S_AXI_CTRL_WVALID)
r_base_addr_wire >= orig(S_AXI_CTRL_BVALID)
r_base_addr_wire != orig(reset_wire)
r_base_addr_wire >= orig(w_done_wire)
r_base_addr_wire >= orig(r_done_wire)
r_base_addr_wire >= orig(M_AXI_RDATA)
r_base_addr_wire >= orig(axi_awaddr)
r_base_addr_wire > orig(byte_index)
r_base_addr_wire != orig(aw_en)
r_base_addr_wire >= orig(M_AXI_ARADDR_wire)
r_base_addr_wire >= orig(M_AXI_ARLEN_wire)
r_base_addr_wire != orig(AW_HIGH_ADDR)
r_base_addr_wire != orig(AR_HIGH_ADDR)
w_base_addr_wire != M_AXI_BREADY
w_base_addr_wire >= M_AXI_RDATA
w_base_addr_wire < o_data
w_base_addr_wire >= axi_awaddr
w_base_addr_wire > byte_index
w_base_addr_wire != aw_en
w_base_addr_wire != AW_HIGH_ADDR
w_base_addr_wire != internal_data
w_base_addr_wire >= orig(ARESETN)
w_base_addr_wire >= orig(S_AXI_CTRL_AWADDR)
w_base_addr_wire >= orig(S_AXI_CTRL_AWVALID)
w_base_addr_wire >= orig(S_AXI_CTRL_WSTRB)
w_base_addr_wire >= orig(S_AXI_CTRL_WVALID)
w_base_addr_wire >= orig(S_AXI_CTRL_BVALID)
w_base_addr_wire != orig(reset_wire)
w_base_addr_wire >= orig(w_done_wire)
w_base_addr_wire >= orig(r_done_wire)
w_base_addr_wire >= orig(M_AXI_RDATA)
w_base_addr_wire >= orig(axi_awaddr)
w_base_addr_wire > orig(byte_index)
w_base_addr_wire != orig(aw_en)
w_base_addr_wire >= orig(M_AXI_AWADDR_wire)
w_base_addr_wire >= orig(M_AXI_ARLEN_wire)
w_base_addr_wire != orig(AW_HIGH_ADDR)
w_base_addr_wire != orig(AR_HIGH_ADDR)
M_AXI_BREADY != M_AXI_RDATA
M_AXI_BREADY != axi_awaddr
M_AXI_BREADY != reg06_r_config
M_AXI_BREADY != reg10_r_config
M_AXI_BREADY != reg22_w_config
M_AXI_BREADY != reg25_w_config
M_AXI_BREADY != byte_index
M_AXI_BREADY >= aw_en
M_AXI_BREADY != M_AXI_ARLEN_wire
M_AXI_BREADY < AW_HIGH_ADDR
M_AXI_BREADY >= orig(ARESETN)
M_AXI_BREADY != orig(S_AXI_CTRL_AWADDR)
M_AXI_BREADY >= orig(S_AXI_CTRL_AWVALID)
M_AXI_BREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_BREADY >= orig(S_AXI_CTRL_WVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_BVALID)
M_AXI_BREADY >= orig(reset_wire)
M_AXI_BREADY != orig(r_base_addr_wire)
M_AXI_BREADY != orig(w_base_addr_wire)
M_AXI_BREADY >= orig(w_done_wire)
M_AXI_BREADY >= orig(r_done_wire)
M_AXI_BREADY != orig(M_AXI_RDATA)
M_AXI_BREADY != orig(axi_awaddr)
M_AXI_BREADY != orig(reg06_r_config)
M_AXI_BREADY != orig(reg10_r_config)
M_AXI_BREADY != orig(reg22_w_config)
M_AXI_BREADY != orig(reg25_w_config)
M_AXI_BREADY != orig(byte_index)
M_AXI_BREADY >= orig(aw_en)
M_AXI_BREADY != orig(M_AXI_AWADDR_wire)
M_AXI_BREADY != orig(M_AXI_ARADDR_wire)
M_AXI_BREADY != orig(M_AXI_ARLEN_wire)
M_AXI_BREADY < orig(AW_HIGH_ADDR)
M_AXI_BREADY < orig(AR_HIGH_ADDR)
M_AXI_RDATA < o_data
M_AXI_RDATA != byte_index
M_AXI_RDATA < AW_HIGH_ADDR
M_AXI_RDATA < internal_data
M_AXI_RDATA <= orig(S_AXI_CTRL_WDATA)
M_AXI_RDATA <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RDATA <= orig(r_base_addr_wire)
M_AXI_RDATA <= orig(w_base_addr_wire)
M_AXI_RDATA >= orig(r_done_wire)
M_AXI_RDATA <= orig(M_AXI_RDATA)
M_AXI_RDATA != orig(byte_index)
M_AXI_RDATA < orig(AW_HIGH_ADDR)
M_AXI_RDATA < orig(AR_HIGH_ADDR)
o_data > axi_awaddr
o_data > reg06_r_config
o_data > reg10_r_config
o_data > reg22_w_config
o_data > reg25_w_config
o_data > byte_index
o_data > aw_en
o_data > M_AXI_ARLEN_wire
o_data > AW_HIGH_ADDR
o_data > orig(ARESETN)
o_data > orig(S_AXI_CTRL_AWADDR)
o_data > orig(S_AXI_CTRL_AWVALID)
o_data != orig(S_AXI_CTRL_WDATA)
o_data > orig(S_AXI_CTRL_WSTRB)
o_data > orig(S_AXI_CTRL_WVALID)
o_data > orig(S_AXI_CTRL_BVALID)
o_data > orig(reset_wire)
o_data > orig(r_base_addr_wire)
o_data > orig(w_base_addr_wire)
o_data > orig(w_done_wire)
o_data > orig(r_done_wire)
o_data > orig(M_AXI_RDATA)
o_data > orig(axi_awaddr)
o_data > orig(reg06_r_config)
o_data > orig(reg10_r_config)
o_data > orig(reg22_w_config)
o_data > orig(reg25_w_config)
o_data > orig(byte_index)
o_data > orig(aw_en)
o_data > orig(M_AXI_AWADDR_wire)
o_data > orig(M_AXI_ARADDR_wire)
o_data > orig(M_AXI_ARLEN_wire)
o_data > orig(AW_HIGH_ADDR)
o_data > orig(AR_HIGH_ADDR)
axi_awaddr != byte_index
axi_awaddr % byte_index == 0
axi_awaddr != AW_HIGH_ADDR
axi_awaddr < internal_data
axi_awaddr <= orig(S_AXI_CTRL_WDATA)
axi_awaddr >= orig(S_AXI_CTRL_BVALID)
axi_awaddr <= orig(r_base_addr_wire)
axi_awaddr <= orig(w_base_addr_wire)
axi_awaddr != orig(byte_index)
axi_awaddr % orig(byte_index) == 0
axi_awaddr != orig(aw_en)
axi_awaddr != orig(AW_HIGH_ADDR)
axi_awaddr != orig(AR_HIGH_ADDR)
reg06_r_config != byte_index
reg06_r_config != AW_HIGH_ADDR
reg06_r_config != internal_data
reg06_r_config <= orig(S_AXI_CTRL_WDATA)
reg06_r_config >= orig(S_AXI_CTRL_BVALID)
reg06_r_config >= orig(axi_awaddr)
reg06_r_config >= orig(reg06_r_config)
reg06_r_config != orig(byte_index)
reg06_r_config != orig(aw_en)
reg06_r_config != orig(AW_HIGH_ADDR)
reg06_r_config != orig(AR_HIGH_ADDR)
reg10_r_config != byte_index
reg10_r_config != AW_HIGH_ADDR
reg10_r_config != internal_data
reg10_r_config <= orig(S_AXI_CTRL_WDATA)
reg10_r_config >= orig(reg10_r_config)
reg10_r_config != orig(byte_index)
reg10_r_config != orig(AW_HIGH_ADDR)
reg10_r_config != orig(AR_HIGH_ADDR)
reg22_w_config != byte_index
reg22_w_config != AW_HIGH_ADDR
reg22_w_config != internal_data
reg22_w_config <= orig(S_AXI_CTRL_WDATA)
reg22_w_config >= orig(reg22_w_config)
reg22_w_config != orig(byte_index)
reg22_w_config != orig(AW_HIGH_ADDR)
reg22_w_config != orig(AR_HIGH_ADDR)
reg25_w_config != byte_index
reg25_w_config != AW_HIGH_ADDR
reg25_w_config != internal_data
reg25_w_config <= orig(S_AXI_CTRL_WDATA)
reg25_w_config >= orig(reg25_w_config)
reg25_w_config != orig(byte_index)
reg25_w_config != orig(AW_HIGH_ADDR)
reg25_w_config % orig(AW_HIGH_ADDR) == 0
reg25_w_config != orig(AR_HIGH_ADDR)
reg25_w_config % orig(AR_HIGH_ADDR) == 0
byte_index != aw_en
byte_index != M_AXI_ARLEN_wire
byte_index <= AW_HIGH_ADDR
byte_index < internal_data
byte_index != orig(ARESETN)
orig(S_AXI_CTRL_AWADDR) % byte_index == 0
byte_index != orig(S_AXI_CTRL_AWVALID)
byte_index != orig(S_AXI_CTRL_WDATA)
byte_index < orig(S_AXI_CTRL_WSTRB)
byte_index != orig(S_AXI_CTRL_WVALID)
byte_index != orig(S_AXI_CTRL_BVALID)
byte_index != orig(reset_wire)
byte_index < orig(r_base_addr_wire)
byte_index < orig(w_base_addr_wire)
byte_index != orig(w_done_wire)
byte_index != orig(r_done_wire)
byte_index != orig(M_AXI_RDATA)
byte_index != orig(axi_awaddr)
orig(axi_awaddr) % byte_index == 0
byte_index != orig(reg06_r_config)
byte_index != orig(reg10_r_config)
byte_index != orig(reg22_w_config)
byte_index != orig(reg25_w_config)
byte_index >= orig(byte_index)
byte_index != orig(aw_en)
byte_index != orig(M_AXI_AWADDR_wire)
byte_index != orig(M_AXI_ARADDR_wire)
byte_index != orig(M_AXI_ARLEN_wire)
byte_index <= orig(AW_HIGH_ADDR)
byte_index <= orig(AR_HIGH_ADDR)
aw_en != M_AXI_ARLEN_wire
aw_en < AW_HIGH_ADDR
aw_en < internal_data
aw_en != orig(S_AXI_CTRL_WSTRB)
aw_en != orig(S_AXI_CTRL_WVALID)
aw_en >= orig(S_AXI_CTRL_BVALID)
aw_en >= orig(reset_wire)
aw_en != orig(r_base_addr_wire)
aw_en != orig(w_base_addr_wire)
aw_en >= orig(w_done_wire)
aw_en >= orig(r_done_wire)
aw_en != orig(byte_index)
aw_en != orig(M_AXI_ARLEN_wire)
aw_en < orig(AW_HIGH_ADDR)
aw_en < orig(AR_HIGH_ADDR)
M_AXI_ARLEN_wire < AW_HIGH_ADDR
M_AXI_ARLEN_wire < internal_data
M_AXI_ARLEN_wire >= orig(ARESETN)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_AWVALID)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_WVALID)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_BVALID)
M_AXI_ARLEN_wire != orig(reset_wire)
M_AXI_ARLEN_wire != orig(byte_index)
M_AXI_ARLEN_wire != orig(aw_en)
M_AXI_ARLEN_wire >= orig(M_AXI_ARLEN_wire)
M_AXI_ARLEN_wire != orig(AW_HIGH_ADDR)
M_AXI_ARLEN_wire != orig(AR_HIGH_ADDR)
AW_HIGH_ADDR < internal_data
AW_HIGH_ADDR > orig(ARESETN)
AW_HIGH_ADDR > orig(S_AXI_CTRL_AWVALID)
AW_HIGH_ADDR != orig(S_AXI_CTRL_WDATA)
AW_HIGH_ADDR != orig(S_AXI_CTRL_WSTRB)
AW_HIGH_ADDR > orig(S_AXI_CTRL_WVALID)
AW_HIGH_ADDR > orig(S_AXI_CTRL_BVALID)
AW_HIGH_ADDR > orig(reset_wire)
AW_HIGH_ADDR != orig(r_base_addr_wire)
AW_HIGH_ADDR != orig(w_base_addr_wire)
AW_HIGH_ADDR > orig(w_done_wire)
AW_HIGH_ADDR > orig(r_done_wire)
AW_HIGH_ADDR > orig(M_AXI_RDATA)
AW_HIGH_ADDR != orig(axi_awaddr)
AW_HIGH_ADDR != orig(reg06_r_config)
AW_HIGH_ADDR != orig(reg10_r_config)
AW_HIGH_ADDR != orig(reg22_w_config)
AW_HIGH_ADDR != orig(reg25_w_config)
AW_HIGH_ADDR >= orig(byte_index)
AW_HIGH_ADDR > orig(aw_en)
AW_HIGH_ADDR != orig(M_AXI_AWADDR_wire)
AW_HIGH_ADDR != orig(M_AXI_ARADDR_wire)
AW_HIGH_ADDR > orig(M_AXI_ARLEN_wire)
internal_data > orig(ARESETN)
internal_data > orig(S_AXI_CTRL_AWADDR)
internal_data > orig(S_AXI_CTRL_AWVALID)
internal_data != orig(S_AXI_CTRL_WDATA)
internal_data > orig(S_AXI_CTRL_WSTRB)
internal_data > orig(S_AXI_CTRL_WVALID)
internal_data > orig(S_AXI_CTRL_BVALID)
internal_data > orig(reset_wire)
internal_data != orig(r_base_addr_wire)
internal_data != orig(w_base_addr_wire)
internal_data > orig(w_done_wire)
internal_data > orig(r_done_wire)
internal_data > orig(M_AXI_RDATA)
internal_data > orig(axi_awaddr)
internal_data != orig(reg06_r_config)
internal_data != orig(reg10_r_config)
internal_data != orig(reg22_w_config)
internal_data != orig(reg25_w_config)
internal_data > orig(byte_index)
internal_data > orig(aw_en)
internal_data != orig(M_AXI_AWADDR_wire)
internal_data != orig(M_AXI_ARADDR_wire)
internal_data > orig(M_AXI_ARLEN_wire)
internal_data > orig(AW_HIGH_ADDR)
internal_data > orig(AR_HIGH_ADDR)
shadow_M_AXI_RDATA_wire <= orig(shadow_r_done_wire)
DERIVED_taint_reg_count >= DERIVED_taint_reg_delta
DERIVED_taint_reg_count < DERIVED_vcd_timestamp
DERIVED_taint_reg_count <= orig(DERIVED_taint_reg_count)
DERIVED_taint_reg_count >= orig(DERIVED_taint_reg_delta)
DERIVED_taint_reg_count < orig(DERIVED_vcd_timestamp)
DERIVED_taint_reg_delta < DERIVED_vcd_timestamp
DERIVED_taint_reg_delta <= orig(DERIVED_taint_reg_count)
DERIVED_taint_reg_delta >= orig(DERIVED_taint_reg_delta)
DERIVED_taint_reg_delta < orig(DERIVED_vcd_timestamp)
DERIVED_vcd_timestamp > orig(DERIVED_taint_reg_count)
DERIVED_vcd_timestamp > orig(DERIVED_taint_reg_delta)
DERIVED_vcd_timestamp - orig(DERIVED_vcd_timestamp) - 1 == 0
Exiting Daikon.
