# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/mghorbani/workspace/kf_prj/kf-hls-work/proj/kf-hls/top/top.srcs/sources_1/ip/RAM_512x72/RAM_512x72.xci
# IP: The module: 'RAM_512x72' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/mghorbani/workspace/kf_prj/kf-hls-work/proj/kf-hls/top/top.srcs/sources_1/ip/RAM_512x72/RAM_512x72_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'RAM_512x72'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# IP: /home/mghorbani/workspace/kf_prj/kf-hls-work/proj/kf-hls/top/top.srcs/sources_1/ip/RAM_512x72/RAM_512x72.xci
# IP: The module: 'RAM_512x72' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/mghorbani/workspace/kf_prj/kf-hls-work/proj/kf-hls/top/top.srcs/sources_1/ip/RAM_512x72/RAM_512x72_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'RAM_512x72'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet
