// Seed: 1725570454
module module_0 (
    input id_0,
    output id_1,
    input reg id_2,
    output id_3,
    input id_4,
    input reg id_5,
    input logic id_6,
    input id_7,
    output id_8,
    input id_9,
    input id_10,
    input id_11,
    output reg id_12
);
  always @(posedge id_7 or posedge 1) begin
    if (id_0) begin
      id_8[1] <= id_5;
      id_3[1] <= 1'b0;
    end else id_12 <= id_2;
  end
  assign id_1 = id_6;
  logic id_13;
endmodule
module module_1 (
    input id_0,
    output id_1
    , id_14,
    output logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    input logic id_11,
    input id_12,
    input logic id_13
);
  type_21(
      id_5, 1, id_10, 1
  );
endmodule
