xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_xadc_wiz_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_6,../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/8ae1/simulation/fifo_generator_vlog_beh.v,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_6,../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/8ae1/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_6,../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/8ae1/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_fifo_generator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_xadc_wiz_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Contador_26_0_0/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
Contador_26.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/cbd3/src/Contador_26.vhd,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_Contador_26_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Contador_26_0_0/sim/design_1_Contador_26_0_0.vhd,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
Contador_52.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/db9d/src/Contador_52.vhd,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_Contador_52_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Contador_52_0_0/sim/design_1_Contador_52_0_0.vhd,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
FSM_FIFO_Entregable.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/0ffb/src/FSM_FIFO_Entregable.vhd,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_FSM_FIFO_Entregable_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_FSM_FIFO_Entregable_0_2/sim/design_1_FSM_FIFO_Entregable_0_2.vhd,incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6"
glbl.v,Verilog,xil_defaultlib,glbl.v
