
RISCV_BUILTIN (vaaddvi_mask_v128qi, "vaaddvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v16di, "vaaddvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v16hi, "vaaddvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v16hi, "vaaddvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v16qi, "vaaddvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v16qi, "vaaddvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v16si, "vaaddvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v16si, "vaaddvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v1di, "vaaddvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v2di, "vaaddvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v2di, "vaaddvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v2si, "vaaddvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v32hi, "vaaddvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v32hi, "vaaddvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v32qi, "vaaddvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v32qi, "vaaddvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v32si, "vaaddvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v4di, "vaaddvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v4di, "vaaddvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v4hi, "vaaddvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v4si, "vaaddvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v4si, "vaaddvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v64hi, "vaaddvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v64qi, "vaaddvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v64qi, "vaaddvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v8di, "vaaddvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v8di, "vaaddvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v8hi, "vaaddvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v8hi, "vaaddvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v8qi, "vaaddvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_mask_v8si, "vaaddvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_mask_v8si, "vaaddvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v128qi, "vaaddvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v16di, "vaaddvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v16hi, "vaaddvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v16hi, "vaaddvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v16qi, "vaaddvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v16qi, "vaaddvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v16si, "vaaddvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v16si, "vaaddvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v1di, "vaaddvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v2di, "vaaddvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v2di, "vaaddvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v2si, "vaaddvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v32hi, "vaaddvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v32hi, "vaaddvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v32qi, "vaaddvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v32qi, "vaaddvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v32si, "vaaddvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v4di, "vaaddvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v4di, "vaaddvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v4hi, "vaaddvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v4si, "vaaddvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v4si, "vaaddvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v64hi, "vaaddvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v64qi, "vaaddvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v64qi, "vaaddvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v8di, "vaaddvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v8di, "vaaddvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v8hi, "vaaddvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v8hi, "vaaddvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v8qi, "vaaddvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vaaddvi_v8si, "vaaddvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vaaddvi_v8si, "vaaddvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v128qi, "vaaddvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v16di, "vaaddvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v16hi, "vaaddvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v16hi, "vaaddvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v16qi, "vaaddvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v16qi, "vaaddvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v16si, "vaaddvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v16si, "vaaddvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v1di, "vaaddvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v2di, "vaaddvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v2di, "vaaddvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v2si, "vaaddvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v32hi, "vaaddvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v32hi, "vaaddvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v32qi, "vaaddvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v32qi, "vaaddvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v32si, "vaaddvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v4di, "vaaddvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v4di, "vaaddvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v4hi, "vaaddvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v4si, "vaaddvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v4si, "vaaddvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v64hi, "vaaddvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v64qi, "vaaddvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v64qi, "vaaddvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v8di, "vaaddvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v8di, "vaaddvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v8hi, "vaaddvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v8hi, "vaaddvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v8qi, "vaaddvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_mask_v8si, "vaaddvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_mask_v8si, "vaaddvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v128qi, "vaaddvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v16di, "vaaddvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v16hi, "vaaddvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v16hi, "vaaddvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v16qi, "vaaddvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v16qi, "vaaddvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v16si, "vaaddvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v16si, "vaaddvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v1di, "vaaddvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v2di, "vaaddvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v2di, "vaaddvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v2si, "vaaddvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v32hi, "vaaddvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v32hi, "vaaddvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v32qi, "vaaddvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v32qi, "vaaddvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v32si, "vaaddvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v4di, "vaaddvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v4di, "vaaddvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v4hi, "vaaddvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v4si, "vaaddvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v4si, "vaaddvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v64hi, "vaaddvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v64qi, "vaaddvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v64qi, "vaaddvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v8di, "vaaddvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v8di, "vaaddvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v8hi, "vaaddvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v8hi, "vaaddvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v8qi, "vaaddvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vaaddvv_v8si, "vaaddvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vaaddvv_v8si, "vaaddvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v128qi, "vaaddvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v16di, "vaaddvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v16hi, "vaaddvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v16hi, "vaaddvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v16qi, "vaaddvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v16qi, "vaaddvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v16si, "vaaddvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v16si, "vaaddvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v1di, "vaaddvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v2di, "vaaddvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v2di, "vaaddvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v2si, "vaaddvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v32hi, "vaaddvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v32hi, "vaaddvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v32qi, "vaaddvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v32qi, "vaaddvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v32si, "vaaddvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v4di, "vaaddvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v4di, "vaaddvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v4hi, "vaaddvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v4si, "vaaddvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v4si, "vaaddvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v64hi, "vaaddvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v64qi, "vaaddvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v64qi, "vaaddvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v8di, "vaaddvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v8di, "vaaddvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v8hi, "vaaddvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v8hi, "vaaddvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v8qi, "vaaddvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_mask_v8si, "vaaddvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_mask_v8si, "vaaddvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v128qi, "vaaddvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v16di, "vaaddvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v16hi, "vaaddvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v16hi, "vaaddvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v16qi, "vaaddvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v16qi, "vaaddvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v16si, "vaaddvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v16si, "vaaddvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v1di, "vaaddvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v2di, "vaaddvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v2di, "vaaddvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v2si, "vaaddvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v32hi, "vaaddvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v32hi, "vaaddvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v32qi, "vaaddvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v32qi, "vaaddvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v32si, "vaaddvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v4di, "vaaddvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v4di, "vaaddvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v4hi, "vaaddvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v4si, "vaaddvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v4si, "vaaddvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v64hi, "vaaddvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v64qi, "vaaddvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v64qi, "vaaddvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v8di, "vaaddvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v8di, "vaaddvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v8hi, "vaaddvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v8hi, "vaaddvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v8qi, "vaaddvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vaaddvx_v8si, "vaaddvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vaaddvx_v8si, "vaaddvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vadcvim_mask_v128qi, "vadcvim_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v16di, "vadcvim_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v16hi, "vadcvim_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v16hi, "vadcvim_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v16qi, "vadcvim_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v16qi, "vadcvim_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v16si, "vadcvim_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v16si, "vadcvim_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v1di, "vadcvim_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v2di, "vadcvim_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v2di, "vadcvim_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v2si, "vadcvim_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v32hi, "vadcvim_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v32hi, "vadcvim_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v32qi, "vadcvim_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v32qi, "vadcvim_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v32si, "vadcvim_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v4di, "vadcvim_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v4di, "vadcvim_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v4hi, "vadcvim_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v4si, "vadcvim_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v4si, "vadcvim_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v64hi, "vadcvim_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v64qi, "vadcvim_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v64qi, "vadcvim_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v8di, "vadcvim_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v8di, "vadcvim_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v8hi, "vadcvim_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v8hi, "vadcvim_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v8qi, "vadcvim_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvim_mask_v8si, "vadcvim_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvim_mask_v8si, "vadcvim_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v128qi, "vadcvvm_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v16di, "vadcvvm_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v16hi, "vadcvvm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v16hi, "vadcvvm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v16qi, "vadcvvm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v16qi, "vadcvvm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v16si, "vadcvvm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v16si, "vadcvvm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v1di, "vadcvvm_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v2di, "vadcvvm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v2di, "vadcvvm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v2si, "vadcvvm_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v32hi, "vadcvvm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v32hi, "vadcvvm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v32qi, "vadcvvm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v32qi, "vadcvvm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v32si, "vadcvvm_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v4di, "vadcvvm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v4di, "vadcvvm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v4hi, "vadcvvm_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v4si, "vadcvvm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v4si, "vadcvvm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v64hi, "vadcvvm_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v64qi, "vadcvvm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v64qi, "vadcvvm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v8di, "vadcvvm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v8di, "vadcvvm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v8hi, "vadcvvm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v8hi, "vadcvvm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v8qi, "vadcvvm_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvvm_mask_v8si, "vadcvvm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvvm_mask_v8si, "vadcvvm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v128qi, "vadcvxm_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v16di, "vadcvxm_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v16hi, "vadcvxm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v16hi, "vadcvxm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v16qi, "vadcvxm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v16qi, "vadcvxm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v16si, "vadcvxm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v16si, "vadcvxm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v1di, "vadcvxm_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v2di, "vadcvxm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v2di, "vadcvxm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v2si, "vadcvxm_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v32hi, "vadcvxm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v32hi, "vadcvxm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v32qi, "vadcvxm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v32qi, "vadcvxm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v32si, "vadcvxm_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v4di, "vadcvxm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v4di, "vadcvxm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v4hi, "vadcvxm_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v4si, "vadcvxm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v4si, "vadcvxm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v64hi, "vadcvxm_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v64qi, "vadcvxm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v64qi, "vadcvxm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v8di, "vadcvxm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v8di, "vadcvxm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v8hi, "vadcvxm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v8hi, "vadcvxm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v8qi, "vadcvxm_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vadcvxm_mask_v8si, "vadcvxm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vadcvxm_mask_v8si, "vadcvxm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v128qi, "vaddvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v16di, "vaddvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v16hi, "vaddvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v16hi, "vaddvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v16qi, "vaddvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v16qi, "vaddvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v16si, "vaddvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v16si, "vaddvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v1di, "vaddvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v2di, "vaddvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v2di, "vaddvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v2si, "vaddvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v32hi, "vaddvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v32hi, "vaddvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v32qi, "vaddvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v32qi, "vaddvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v32si, "vaddvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v4di, "vaddvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v4di, "vaddvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v4hi, "vaddvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v4si, "vaddvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v4si, "vaddvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v64hi, "vaddvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v64qi, "vaddvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v64qi, "vaddvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v8di, "vaddvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v8di, "vaddvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v8hi, "vaddvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v8hi, "vaddvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v8qi, "vaddvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_mask_v8si, "vaddvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvi_mask_v8si, "vaddvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvi_v128qi, "vaddvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vaddvi_v16di, "vaddvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vaddvi_v16hi, "vaddvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vaddvi_v16hi, "vaddvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vaddvi_v16qi, "vaddvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vaddvi_v16qi, "vaddvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vaddvi_v16si, "vaddvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vaddvi_v16si, "vaddvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vaddvi_v1di, "vaddvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vaddvi_v2di, "vaddvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vaddvi_v2di, "vaddvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vaddvi_v2si, "vaddvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vaddvi_v32hi, "vaddvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vaddvi_v32hi, "vaddvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vaddvi_v32qi, "vaddvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vaddvi_v32qi, "vaddvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vaddvi_v32si, "vaddvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vaddvi_v4di, "vaddvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vaddvi_v4di, "vaddvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vaddvi_v4hi, "vaddvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vaddvi_v4si, "vaddvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vaddvi_v4si, "vaddvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vaddvi_v64hi, "vaddvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vaddvi_v64qi, "vaddvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vaddvi_v64qi, "vaddvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vaddvi_v8di, "vaddvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vaddvi_v8di, "vaddvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vaddvi_v8hi, "vaddvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vaddvi_v8hi, "vaddvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vaddvi_v8qi, "vaddvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vaddvi_v8si, "vaddvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vaddvi_v8si, "vaddvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v128qi, "vaddvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v16di, "vaddvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v16hi, "vaddvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v16hi, "vaddvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v16qi, "vaddvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v16qi, "vaddvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v16si, "vaddvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v16si, "vaddvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v1di, "vaddvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v2di, "vaddvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v2di, "vaddvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v2si, "vaddvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v32hi, "vaddvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v32hi, "vaddvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v32qi, "vaddvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v32qi, "vaddvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v32si, "vaddvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v4di, "vaddvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v4di, "vaddvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v4hi, "vaddvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v4si, "vaddvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v4si, "vaddvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v64hi, "vaddvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v64qi, "vaddvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v64qi, "vaddvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v8di, "vaddvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v8di, "vaddvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v8hi, "vaddvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v8hi, "vaddvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v8qi, "vaddvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_mask_v8si, "vaddvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_mask_v8si, "vaddvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_v128qi, "vaddvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vaddvv_v16di, "vaddvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vaddvv_v16hi, "vaddvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vaddvv_v16hi, "vaddvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vaddvv_v16qi, "vaddvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vaddvv_v16qi, "vaddvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vaddvv_v16si, "vaddvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vaddvv_v16si, "vaddvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vaddvv_v1di, "vaddvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vaddvv_v2di, "vaddvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vaddvv_v2di, "vaddvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vaddvv_v2si, "vaddvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vaddvv_v32hi, "vaddvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vaddvv_v32hi, "vaddvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vaddvv_v32qi, "vaddvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vaddvv_v32qi, "vaddvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vaddvv_v32si, "vaddvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vaddvv_v4di, "vaddvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vaddvv_v4di, "vaddvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vaddvv_v4hi, "vaddvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vaddvv_v4si, "vaddvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vaddvv_v4si, "vaddvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vaddvv_v64hi, "vaddvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vaddvv_v64qi, "vaddvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vaddvv_v64qi, "vaddvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vaddvv_v8di, "vaddvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vaddvv_v8di, "vaddvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vaddvv_v8hi, "vaddvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vaddvv_v8hi, "vaddvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vaddvv_v8qi, "vaddvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vaddvv_v8si, "vaddvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vaddvv_v8si, "vaddvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v128qi, "vaddvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v16di, "vaddvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v16hi, "vaddvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v16hi, "vaddvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v16qi, "vaddvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v16qi, "vaddvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v16si, "vaddvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v16si, "vaddvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v1di, "vaddvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v2di, "vaddvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v2di, "vaddvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v2si, "vaddvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v32hi, "vaddvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v32hi, "vaddvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v32qi, "vaddvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v32qi, "vaddvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v32si, "vaddvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v4di, "vaddvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v4di, "vaddvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v4hi, "vaddvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v4si, "vaddvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v4si, "vaddvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v64hi, "vaddvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v64qi, "vaddvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v64qi, "vaddvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v8di, "vaddvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v8di, "vaddvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v8hi, "vaddvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v8hi, "vaddvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v8qi, "vaddvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_mask_v8si, "vaddvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vaddvx_mask_v8si, "vaddvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vaddvx_v128qi, "vaddvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vaddvx_v16di, "vaddvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vaddvx_v16hi, "vaddvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vaddvx_v16hi, "vaddvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vaddvx_v16qi, "vaddvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vaddvx_v16qi, "vaddvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vaddvx_v16si, "vaddvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vaddvx_v16si, "vaddvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vaddvx_v1di, "vaddvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vaddvx_v2di, "vaddvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vaddvx_v2di, "vaddvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vaddvx_v2si, "vaddvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vaddvx_v32hi, "vaddvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vaddvx_v32hi, "vaddvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vaddvx_v32qi, "vaddvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vaddvx_v32qi, "vaddvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vaddvx_v32si, "vaddvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vaddvx_v4di, "vaddvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vaddvx_v4di, "vaddvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vaddvx_v4hi, "vaddvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vaddvx_v4si, "vaddvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vaddvx_v4si, "vaddvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vaddvx_v64hi, "vaddvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vaddvx_v64qi, "vaddvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vaddvx_v64qi, "vaddvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vaddvx_v8di, "vaddvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vaddvx_v8di, "vaddvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vaddvx_v8hi, "vaddvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vaddvx_v8hi, "vaddvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vaddvx_v8qi, "vaddvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vaddvx_v8si, "vaddvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vaddvx_v8si, "vaddvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v128qi, "vandvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v16di, "vandvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v16hi, "vandvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v16hi, "vandvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v16qi, "vandvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v16qi, "vandvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v16si, "vandvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v16si, "vandvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v1di, "vandvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v2di, "vandvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v2di, "vandvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v2si, "vandvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v32hi, "vandvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v32hi, "vandvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v32qi, "vandvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v32qi, "vandvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v32si, "vandvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v4di, "vandvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v4di, "vandvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v4hi, "vandvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v4si, "vandvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v4si, "vandvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v64hi, "vandvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v64qi, "vandvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v64qi, "vandvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v8di, "vandvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v8di, "vandvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v8hi, "vandvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v8hi, "vandvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v8qi, "vandvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_mask_v8si, "vandvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvi_mask_v8si, "vandvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvi_v128qi, "vandvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vandvi_v16di, "vandvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vandvi_v16hi, "vandvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vandvi_v16hi, "vandvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vandvi_v16qi, "vandvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vandvi_v16qi, "vandvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vandvi_v16si, "vandvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vandvi_v16si, "vandvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vandvi_v1di, "vandvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vandvi_v2di, "vandvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vandvi_v2di, "vandvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vandvi_v2si, "vandvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vandvi_v32hi, "vandvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vandvi_v32hi, "vandvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vandvi_v32qi, "vandvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vandvi_v32qi, "vandvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vandvi_v32si, "vandvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vandvi_v4di, "vandvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vandvi_v4di, "vandvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vandvi_v4hi, "vandvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vandvi_v4si, "vandvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vandvi_v4si, "vandvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vandvi_v64hi, "vandvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vandvi_v64qi, "vandvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vandvi_v64qi, "vandvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vandvi_v8di, "vandvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vandvi_v8di, "vandvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vandvi_v8hi, "vandvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vandvi_v8hi, "vandvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vandvi_v8qi, "vandvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vandvi_v8si, "vandvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vandvi_v8si, "vandvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v128qi, "vandvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v16di, "vandvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v16hi, "vandvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v16hi, "vandvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v16qi, "vandvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v16qi, "vandvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v16si, "vandvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v16si, "vandvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v1di, "vandvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v2di, "vandvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v2di, "vandvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v2si, "vandvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v32hi, "vandvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v32hi, "vandvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v32qi, "vandvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v32qi, "vandvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v32si, "vandvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v4di, "vandvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v4di, "vandvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v4hi, "vandvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v4si, "vandvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v4si, "vandvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v64hi, "vandvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v64qi, "vandvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v64qi, "vandvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v8di, "vandvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v8di, "vandvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v8hi, "vandvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v8hi, "vandvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v8qi, "vandvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_mask_v8si, "vandvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvv_mask_v8si, "vandvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvv_v128qi, "vandvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vandvv_v16di, "vandvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vandvv_v16hi, "vandvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vandvv_v16hi, "vandvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vandvv_v16qi, "vandvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vandvv_v16qi, "vandvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vandvv_v16si, "vandvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vandvv_v16si, "vandvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vandvv_v1di, "vandvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vandvv_v2di, "vandvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vandvv_v2di, "vandvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vandvv_v2si, "vandvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vandvv_v32hi, "vandvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vandvv_v32hi, "vandvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vandvv_v32qi, "vandvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vandvv_v32qi, "vandvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vandvv_v32si, "vandvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vandvv_v4di, "vandvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vandvv_v4di, "vandvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vandvv_v4hi, "vandvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vandvv_v4si, "vandvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vandvv_v4si, "vandvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vandvv_v64hi, "vandvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vandvv_v64qi, "vandvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vandvv_v64qi, "vandvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vandvv_v8di, "vandvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vandvv_v8di, "vandvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vandvv_v8hi, "vandvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vandvv_v8hi, "vandvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vandvv_v8qi, "vandvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vandvv_v8si, "vandvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vandvv_v8si, "vandvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v128qi, "vandvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v16di, "vandvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v16hi, "vandvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v16hi, "vandvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v16qi, "vandvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v16qi, "vandvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v16si, "vandvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v16si, "vandvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v1di, "vandvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v2di, "vandvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v2di, "vandvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v2si, "vandvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v32hi, "vandvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v32hi, "vandvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v32qi, "vandvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v32qi, "vandvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v32si, "vandvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v4di, "vandvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v4di, "vandvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v4hi, "vandvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v4si, "vandvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v4si, "vandvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v64hi, "vandvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v64qi, "vandvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v64qi, "vandvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v8di, "vandvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v8di, "vandvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v8hi, "vandvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v8hi, "vandvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v8qi, "vandvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_mask_v8si, "vandvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vandvx_mask_v8si, "vandvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vandvx_v128qi, "vandvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vandvx_v16di, "vandvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vandvx_v16hi, "vandvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vandvx_v16hi, "vandvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vandvx_v16qi, "vandvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vandvx_v16qi, "vandvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vandvx_v16si, "vandvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vandvx_v16si, "vandvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vandvx_v1di, "vandvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vandvx_v2di, "vandvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vandvx_v2di, "vandvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vandvx_v2si, "vandvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vandvx_v32hi, "vandvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vandvx_v32hi, "vandvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vandvx_v32qi, "vandvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vandvx_v32qi, "vandvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vandvx_v32si, "vandvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vandvx_v4di, "vandvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vandvx_v4di, "vandvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vandvx_v4hi, "vandvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vandvx_v4si, "vandvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vandvx_v4si, "vandvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vandvx_v64hi, "vandvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vandvx_v64qi, "vandvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vandvx_v64qi, "vandvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vandvx_v8di, "vandvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vandvx_v8di, "vandvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vandvx_v8hi, "vandvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vandvx_v8hi, "vandvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vandvx_v8qi, "vandvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vandvx_v8si, "vandvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vandvx_v8si, "vandvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vasubvv_mask_v128qi, "vasubvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v16di, "vasubvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v16hi, "vasubvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v16hi, "vasubvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v16qi, "vasubvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v16qi, "vasubvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v16si, "vasubvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v16si, "vasubvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v1di, "vasubvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v2di, "vasubvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v2di, "vasubvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v2si, "vasubvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v32hi, "vasubvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v32hi, "vasubvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v32qi, "vasubvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v32qi, "vasubvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v32si, "vasubvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v4di, "vasubvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v4di, "vasubvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v4hi, "vasubvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v4si, "vasubvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v4si, "vasubvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v64hi, "vasubvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v64qi, "vasubvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v64qi, "vasubvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v8di, "vasubvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v8di, "vasubvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v8hi, "vasubvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v8hi, "vasubvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v8qi, "vasubvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_mask_v8si, "vasubvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_mask_v8si, "vasubvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_v128qi, "vasubvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vasubvv_v16di, "vasubvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vasubvv_v16hi, "vasubvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vasubvv_v16hi, "vasubvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vasubvv_v16qi, "vasubvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vasubvv_v16qi, "vasubvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vasubvv_v16si, "vasubvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vasubvv_v16si, "vasubvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vasubvv_v1di, "vasubvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vasubvv_v2di, "vasubvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vasubvv_v2di, "vasubvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vasubvv_v2si, "vasubvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vasubvv_v32hi, "vasubvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vasubvv_v32hi, "vasubvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vasubvv_v32qi, "vasubvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vasubvv_v32qi, "vasubvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vasubvv_v32si, "vasubvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vasubvv_v4di, "vasubvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vasubvv_v4di, "vasubvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vasubvv_v4hi, "vasubvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vasubvv_v4si, "vasubvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vasubvv_v4si, "vasubvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vasubvv_v64hi, "vasubvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vasubvv_v64qi, "vasubvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vasubvv_v64qi, "vasubvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vasubvv_v8di, "vasubvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vasubvv_v8di, "vasubvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vasubvv_v8hi, "vasubvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vasubvv_v8hi, "vasubvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vasubvv_v8qi, "vasubvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vasubvv_v8si, "vasubvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vasubvv_v8si, "vasubvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v128qi, "vasubvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v16di, "vasubvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v16hi, "vasubvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v16hi, "vasubvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v16qi, "vasubvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v16qi, "vasubvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v16si, "vasubvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v16si, "vasubvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v1di, "vasubvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v2di, "vasubvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v2di, "vasubvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v2si, "vasubvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v32hi, "vasubvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v32hi, "vasubvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v32qi, "vasubvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v32qi, "vasubvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v32si, "vasubvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v4di, "vasubvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v4di, "vasubvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v4hi, "vasubvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v4si, "vasubvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v4si, "vasubvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v64hi, "vasubvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v64qi, "vasubvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v64qi, "vasubvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v8di, "vasubvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v8di, "vasubvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v8hi, "vasubvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v8hi, "vasubvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v8qi, "vasubvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_mask_v8si, "vasubvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vasubvx_mask_v8si, "vasubvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vasubvx_v128qi, "vasubvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vasubvx_v16di, "vasubvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vasubvx_v16hi, "vasubvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vasubvx_v16hi, "vasubvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vasubvx_v16qi, "vasubvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vasubvx_v16qi, "vasubvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vasubvx_v16si, "vasubvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vasubvx_v16si, "vasubvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vasubvx_v1di, "vasubvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vasubvx_v2di, "vasubvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vasubvx_v2di, "vasubvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vasubvx_v2si, "vasubvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vasubvx_v32hi, "vasubvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vasubvx_v32hi, "vasubvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vasubvx_v32qi, "vasubvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vasubvx_v32qi, "vasubvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vasubvx_v32si, "vasubvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vasubvx_v4di, "vasubvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vasubvx_v4di, "vasubvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vasubvx_v4hi, "vasubvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vasubvx_v4si, "vasubvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vasubvx_v4si, "vasubvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vasubvx_v64hi, "vasubvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vasubvx_v64qi, "vasubvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vasubvx_v64qi, "vasubvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vasubvx_v8di, "vasubvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vasubvx_v8di, "vasubvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vasubvx_v8hi, "vasubvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vasubvx_v8hi, "vasubvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vasubvx_v8qi, "vasubvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vasubvx_v8si, "vasubvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vasubvx_v8si, "vasubvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vcompressvm_v128qi, "vcompressvm_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v16di, "vcompressvm_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v16hi, "vcompressvm_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v16hi, "vcompressvm_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v16qi, "vcompressvm_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v16qi, "vcompressvm_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v16si, "vcompressvm_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v16si, "vcompressvm_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v1di, "vcompressvm_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v2di, "vcompressvm_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v2di, "vcompressvm_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v2si, "vcompressvm_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v32hi, "vcompressvm_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v32hi, "vcompressvm_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v32qi, "vcompressvm_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v32qi, "vcompressvm_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v32si, "vcompressvm_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v4di, "vcompressvm_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v4di, "vcompressvm_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v4hi, "vcompressvm_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v4si, "vcompressvm_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v4si, "vcompressvm_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v64hi, "vcompressvm_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v64qi, "vcompressvm_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v64qi, "vcompressvm_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v8di, "vcompressvm_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v8di, "vcompressvm_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v8hi, "vcompressvm_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v8hi, "vcompressvm_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v8qi, "vcompressvm_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vcompressvm_v8si, "vcompressvm_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vcompressvm_v8si, "vcompressvm_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v128qi, "vdivuvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v16di, "vdivuvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v16hi, "vdivuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v16hi, "vdivuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v16qi, "vdivuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v16qi, "vdivuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v16si, "vdivuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v16si, "vdivuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v1di, "vdivuvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v2di, "vdivuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v2di, "vdivuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v2si, "vdivuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v32hi, "vdivuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v32hi, "vdivuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v32qi, "vdivuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v32qi, "vdivuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v32si, "vdivuvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v4di, "vdivuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v4di, "vdivuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v4hi, "vdivuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v4si, "vdivuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v4si, "vdivuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v64hi, "vdivuvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v64qi, "vdivuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v64qi, "vdivuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v8di, "vdivuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v8di, "vdivuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v8hi, "vdivuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v8hi, "vdivuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v8qi, "vdivuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_mask_v8si, "vdivuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_mask_v8si, "vdivuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v128qi, "vdivuvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v16di, "vdivuvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v16hi, "vdivuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v16hi, "vdivuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v16qi, "vdivuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v16qi, "vdivuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v16si, "vdivuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v16si, "vdivuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v1di, "vdivuvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v2di, "vdivuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v2di, "vdivuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v2si, "vdivuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v32hi, "vdivuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v32hi, "vdivuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v32qi, "vdivuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v32qi, "vdivuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v32si, "vdivuvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v4di, "vdivuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v4di, "vdivuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v4hi, "vdivuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v4si, "vdivuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v4si, "vdivuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v64hi, "vdivuvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v64qi, "vdivuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v64qi, "vdivuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v8di, "vdivuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v8di, "vdivuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v8hi, "vdivuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v8hi, "vdivuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v8qi, "vdivuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvv_v8si, "vdivuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vdivuvv_v8si, "vdivuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v128qi, "vdivuvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v16di, "vdivuvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v16hi, "vdivuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v16hi, "vdivuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v16qi, "vdivuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v16qi, "vdivuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v16si, "vdivuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v16si, "vdivuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v1di, "vdivuvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v2di, "vdivuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v2di, "vdivuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v2si, "vdivuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v32hi, "vdivuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v32hi, "vdivuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v32qi, "vdivuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v32qi, "vdivuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v32si, "vdivuvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v4di, "vdivuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v4di, "vdivuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v4hi, "vdivuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v4si, "vdivuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v4si, "vdivuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v64hi, "vdivuvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v64qi, "vdivuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v64qi, "vdivuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v8di, "vdivuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v8di, "vdivuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v8hi, "vdivuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v8hi, "vdivuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v8qi, "vdivuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_mask_v8si, "vdivuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivuvx_mask_v8si, "vdivuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v128qi, "vdivuvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v16di, "vdivuvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v16hi, "vdivuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v16hi, "vdivuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v16qi, "vdivuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v16qi, "vdivuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v16si, "vdivuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v16si, "vdivuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v1di, "vdivuvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v2di, "vdivuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v2di, "vdivuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v2si, "vdivuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v32hi, "vdivuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v32hi, "vdivuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v32qi, "vdivuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v32qi, "vdivuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v32si, "vdivuvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v4di, "vdivuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v4di, "vdivuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v4hi, "vdivuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v4si, "vdivuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v4si, "vdivuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v64hi, "vdivuvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v64qi, "vdivuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v64qi, "vdivuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v8di, "vdivuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v8di, "vdivuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v8hi, "vdivuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v8hi, "vdivuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v8qi, "vdivuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vdivuvx_v8si, "vdivuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vdivuvx_v8si, "vdivuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v128qi, "vdivvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v16di, "vdivvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v16hi, "vdivvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v16hi, "vdivvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v16qi, "vdivvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v16qi, "vdivvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v16si, "vdivvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v16si, "vdivvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v1di, "vdivvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v2di, "vdivvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v2di, "vdivvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v2si, "vdivvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v32hi, "vdivvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v32hi, "vdivvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v32qi, "vdivvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v32qi, "vdivvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v32si, "vdivvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v4di, "vdivvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v4di, "vdivvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v4hi, "vdivvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v4si, "vdivvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v4si, "vdivvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v64hi, "vdivvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v64qi, "vdivvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v64qi, "vdivvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v8di, "vdivvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v8di, "vdivvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v8hi, "vdivvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v8hi, "vdivvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v8qi, "vdivvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_mask_v8si, "vdivvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_mask_v8si, "vdivvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_v128qi, "vdivvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vdivvv_v16di, "vdivvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vdivvv_v16hi, "vdivvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vdivvv_v16hi, "vdivvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vdivvv_v16qi, "vdivvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vdivvv_v16qi, "vdivvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vdivvv_v16si, "vdivvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vdivvv_v16si, "vdivvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vdivvv_v1di, "vdivvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vdivvv_v2di, "vdivvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vdivvv_v2di, "vdivvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vdivvv_v2si, "vdivvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vdivvv_v32hi, "vdivvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vdivvv_v32hi, "vdivvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vdivvv_v32qi, "vdivvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vdivvv_v32qi, "vdivvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vdivvv_v32si, "vdivvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vdivvv_v4di, "vdivvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vdivvv_v4di, "vdivvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vdivvv_v4hi, "vdivvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vdivvv_v4si, "vdivvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vdivvv_v4si, "vdivvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vdivvv_v64hi, "vdivvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vdivvv_v64qi, "vdivvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vdivvv_v64qi, "vdivvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vdivvv_v8di, "vdivvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vdivvv_v8di, "vdivvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vdivvv_v8hi, "vdivvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vdivvv_v8hi, "vdivvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vdivvv_v8qi, "vdivvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vdivvv_v8si, "vdivvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vdivvv_v8si, "vdivvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v128qi, "vdivvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v16di, "vdivvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v16hi, "vdivvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v16hi, "vdivvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v16qi, "vdivvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v16qi, "vdivvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v16si, "vdivvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v16si, "vdivvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v1di, "vdivvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v2di, "vdivvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v2di, "vdivvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v2si, "vdivvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v32hi, "vdivvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v32hi, "vdivvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v32qi, "vdivvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v32qi, "vdivvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v32si, "vdivvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v4di, "vdivvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v4di, "vdivvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v4hi, "vdivvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v4si, "vdivvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v4si, "vdivvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v64hi, "vdivvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v64qi, "vdivvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v64qi, "vdivvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v8di, "vdivvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v8di, "vdivvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v8hi, "vdivvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v8hi, "vdivvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v8qi, "vdivvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_mask_v8si, "vdivvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vdivvx_mask_v8si, "vdivvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vdivvx_v128qi, "vdivvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vdivvx_v16di, "vdivvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vdivvx_v16hi, "vdivvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vdivvx_v16hi, "vdivvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vdivvx_v16qi, "vdivvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vdivvx_v16qi, "vdivvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vdivvx_v16si, "vdivvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vdivvx_v16si, "vdivvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vdivvx_v1di, "vdivvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vdivvx_v2di, "vdivvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vdivvx_v2di, "vdivvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vdivvx_v2si, "vdivvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vdivvx_v32hi, "vdivvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vdivvx_v32hi, "vdivvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vdivvx_v32qi, "vdivvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vdivvx_v32qi, "vdivvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vdivvx_v32si, "vdivvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vdivvx_v4di, "vdivvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vdivvx_v4di, "vdivvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vdivvx_v4hi, "vdivvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vdivvx_v4si, "vdivvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vdivvx_v4si, "vdivvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vdivvx_v64hi, "vdivvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vdivvx_v64qi, "vdivvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vdivvx_v64qi, "vdivvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vdivvx_v8di, "vdivvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vdivvx_v8di, "vdivvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vdivvx_v8hi, "vdivvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vdivvx_v8hi, "vdivvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vdivvx_v8qi, "vdivvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vdivvx_v8si, "vdivvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vdivvx_v8si, "vdivvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vdotvv_mask_v128qi, "vdotvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v16di, "vdotvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v16hi, "vdotvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v16hi, "vdotvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v16qi, "vdotvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v16qi, "vdotvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v16si, "vdotvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v16si, "vdotvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v1di, "vdotvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v2di, "vdotvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v2di, "vdotvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v2si, "vdotvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v32hi, "vdotvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v32hi, "vdotvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v32qi, "vdotvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v32qi, "vdotvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v32si, "vdotvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v4di, "vdotvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v4di, "vdotvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v4hi, "vdotvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v4si, "vdotvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v4si, "vdotvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v64hi, "vdotvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v64qi, "vdotvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v64qi, "vdotvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v8di, "vdotvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v8di, "vdotvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v8hi, "vdotvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v8hi, "vdotvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v8qi, "vdotvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_mask_v8si, "vdotvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_mask_v8si, "vdotvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_v128qi, "vdotvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vdotvv_v16di, "vdotvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vdotvv_v16hi, "vdotvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vdotvv_v16hi, "vdotvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vdotvv_v16qi, "vdotvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vdotvv_v16qi, "vdotvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vdotvv_v16si, "vdotvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vdotvv_v16si, "vdotvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vdotvv_v1di, "vdotvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vdotvv_v2di, "vdotvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vdotvv_v2di, "vdotvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vdotvv_v2si, "vdotvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vdotvv_v32hi, "vdotvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vdotvv_v32hi, "vdotvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vdotvv_v32qi, "vdotvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vdotvv_v32qi, "vdotvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vdotvv_v32si, "vdotvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vdotvv_v4di, "vdotvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vdotvv_v4di, "vdotvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vdotvv_v4hi, "vdotvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vdotvv_v4si, "vdotvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vdotvv_v4si, "vdotvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vdotvv_v64hi, "vdotvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vdotvv_v64qi, "vdotvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vdotvv_v64qi, "vdotvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vdotvv_v8di, "vdotvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vdotvv_v8di, "vdotvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vdotvv_v8hi, "vdotvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vdotvv_v8hi, "vdotvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vdotvv_v8qi, "vdotvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vdotvv_v8si, "vdotvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vdotvv_v8si, "vdotvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vextxv_v128qi, "vextxv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V128QI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v16di, "vextxv_v16di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V16DI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v16hi, "vextxv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V16HI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v16hi, "vextxv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V16HI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v16qi, "vextxv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V16QI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v16qi, "vextxv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V16QI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v16si, "vextxv_v16si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v16si, "vextxv_v16si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v1di, "vextxv_v1di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V1DI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v2di, "vextxv_v2di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V2DI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v2di, "vextxv_v2di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V2DI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v2si, "vextxv_v2si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v32hi, "vextxv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V32HI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v32hi, "vextxv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V32HI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v32qi, "vextxv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V32QI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v32qi, "vextxv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V32QI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v32si, "vextxv_v32si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v4di, "vextxv_v4di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V4DI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v4di, "vextxv_v4di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V4DI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v4hi, "vextxv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V4HI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v4si, "vextxv_v4si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v4si, "vextxv_v4si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v64hi, "vextxv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V64HI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v64qi, "vextxv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V64QI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v64qi, "vextxv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V64QI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v8di, "vextxv_v8di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V8DI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v8di, "vextxv_v8di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V8DI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v8hi, "vextxv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V8HI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v8hi, "vextxv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V8HI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v8qi, "vextxv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V8QI_SI_SI, vector64),
RISCV_BUILTIN (vextxv_v8si, "vextxv_v8si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vextxv_v8si, "vextxv_v8si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vfaddvf_mask_v16df, "vfaddvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v16sf, "vfaddvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v16sf, "vfaddvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v1df, "vfaddvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v2df, "vfaddvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v2df, "vfaddvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v2sf, "vfaddvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v32sf, "vfaddvf_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v4df, "vfaddvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v4df, "vfaddvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v4sf, "vfaddvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v4sf, "vfaddvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v8df, "vfaddvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v8df, "vfaddvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v8sf, "vfaddvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_mask_v8sf, "vfaddvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_v16df, "vfaddvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_v16sf, "vfaddvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_v16sf, "vfaddvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_v1df, "vfaddvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_v2df, "vfaddvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_v2df, "vfaddvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_v2sf, "vfaddvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_v32sf, "vfaddvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_v4df, "vfaddvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_v4df, "vfaddvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_v4sf, "vfaddvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_v4sf, "vfaddvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_v8df, "vfaddvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_v8df, "vfaddvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvf_v8sf, "vfaddvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvf_v8sf, "vfaddvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v16df, "vfaddvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v16sf, "vfaddvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v16sf, "vfaddvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v1df, "vfaddvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v2df, "vfaddvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v2df, "vfaddvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v2sf, "vfaddvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v32sf, "vfaddvv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v4df, "vfaddvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v4df, "vfaddvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v4sf, "vfaddvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v4sf, "vfaddvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v8df, "vfaddvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v8df, "vfaddvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v8sf, "vfaddvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_mask_v8sf, "vfaddvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_v16df, "vfaddvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_v16sf, "vfaddvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_v16sf, "vfaddvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_v1df, "vfaddvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_v2df, "vfaddvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_v2df, "vfaddvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_v2sf, "vfaddvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_v32sf, "vfaddvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_v4df, "vfaddvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_v4df, "vfaddvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_v4sf, "vfaddvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_v4sf, "vfaddvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_v8df, "vfaddvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_v8df, "vfaddvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfaddvv_v8sf, "vfaddvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfaddvv_v8sf, "vfaddvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v16df, "vfclassv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v16sf, "vfclassv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v16sf, "vfclassv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v1df, "vfclassv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v2df, "vfclassv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v2df, "vfclassv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v2sf, "vfclassv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v32sf, "vfclassv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v4df, "vfclassv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v4df, "vfclassv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v4sf, "vfclassv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v4sf, "vfclassv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v8df, "vfclassv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v8df, "vfclassv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v8sf, "vfclassv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_mask_v8sf, "vfclassv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_v16df, "vfclassv_v16df", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_v16sf, "vfclassv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_v16sf, "vfclassv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_v1df, "vfclassv_v1df", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_v2df, "vfclassv_v2df", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_v2df, "vfclassv_v2df", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_v2sf, "vfclassv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_v32sf, "vfclassv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_v4df, "vfclassv_v4df", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_v4df, "vfclassv_v4df", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_v4sf, "vfclassv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_v4sf, "vfclassv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_v8df, "vfclassv_v8df", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_v8df, "vfclassv_v8df", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfclassv_v8sf, "vfclassv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfclassv_v8sf, "vfclassv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v16df, "vfcvtfxuv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_UV16DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v16sf, "vfcvtfxuv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_UV16SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v16sf, "vfcvtfxuv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_UV16SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v1df, "vfcvtfxuv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_UV1DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v2df, "vfcvtfxuv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_UV2DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v2df, "vfcvtfxuv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_UV2DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v2sf, "vfcvtfxuv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_UV2SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v32sf, "vfcvtfxuv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_UV32SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v4df, "vfcvtfxuv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_UV4DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v4df, "vfcvtfxuv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_UV4DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v4sf, "vfcvtfxuv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_UV4SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v4sf, "vfcvtfxuv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_UV4SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v8df, "vfcvtfxuv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_UV8DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v8df, "vfcvtfxuv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_UV8DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v8sf, "vfcvtfxuv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_UV8SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_mask_v8sf, "vfcvtfxuv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_UV8SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v16df, "vfcvtfxuv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_UV16DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v16sf, "vfcvtfxuv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_UV16SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v16sf, "vfcvtfxuv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_UV16SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v1df, "vfcvtfxuv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_UV1DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v2df, "vfcvtfxuv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_UV2DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v2df, "vfcvtfxuv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_UV2DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v2sf, "vfcvtfxuv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_UV2SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v32sf, "vfcvtfxuv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_UV32SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v4df, "vfcvtfxuv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_UV4DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v4df, "vfcvtfxuv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_UV4DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v4sf, "vfcvtfxuv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_UV4SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v4sf, "vfcvtfxuv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_UV4SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v8df, "vfcvtfxuv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_UV8DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v8df, "vfcvtfxuv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_UV8DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v8sf, "vfcvtfxuv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_UV8SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxuv_v8sf, "vfcvtfxuv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_UV8SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v16df, "vfcvtfxv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v16sf, "vfcvtfxv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v16sf, "vfcvtfxv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v1df, "vfcvtfxv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v2df, "vfcvtfxv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v2df, "vfcvtfxv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v2sf, "vfcvtfxv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v32sf, "vfcvtfxv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v4df, "vfcvtfxv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v4df, "vfcvtfxv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v4sf, "vfcvtfxv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v4sf, "vfcvtfxv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v8df, "vfcvtfxv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v8df, "vfcvtfxv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v8sf, "vfcvtfxv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_mask_v8sf, "vfcvtfxv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v16df, "vfcvtfxv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v16sf, "vfcvtfxv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v16sf, "vfcvtfxv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v1df, "vfcvtfxv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v2df, "vfcvtfxv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v2df, "vfcvtfxv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v2sf, "vfcvtfxv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v32sf, "vfcvtfxv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v4df, "vfcvtfxv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v4df, "vfcvtfxv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v4sf, "vfcvtfxv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v4sf, "vfcvtfxv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v8df, "vfcvtfxv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v8df, "vfcvtfxv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v8sf, "vfcvtfxv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtfxv_v8sf, "vfcvtfxv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v16di, "vfcvtxfv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v16si, "vfcvtxfv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v16si, "vfcvtxfv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v1di, "vfcvtxfv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v2di, "vfcvtxfv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v2di, "vfcvtxfv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v2si, "vfcvtxfv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v32si, "vfcvtxfv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v4di, "vfcvtxfv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v4di, "vfcvtxfv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v4si, "vfcvtxfv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v4si, "vfcvtxfv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v8di, "vfcvtxfv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v8di, "vfcvtxfv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v8si, "vfcvtxfv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_mask_v8si, "vfcvtxfv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v16di, "vfcvtxfv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v16si, "vfcvtxfv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v16si, "vfcvtxfv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v1di, "vfcvtxfv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v2di, "vfcvtxfv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v2di, "vfcvtxfv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v2si, "vfcvtxfv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v32si, "vfcvtxfv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v4di, "vfcvtxfv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v4di, "vfcvtxfv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v4si, "vfcvtxfv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v4si, "vfcvtxfv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v8di, "vfcvtxfv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v8di, "vfcvtxfv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v8si, "vfcvtxfv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxfv_v8si, "vfcvtxfv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v16di, "vfcvtxufv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v16si, "vfcvtxufv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v16si, "vfcvtxufv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v1di, "vfcvtxufv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v2di, "vfcvtxufv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v2di, "vfcvtxufv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v2si, "vfcvtxufv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v32si, "vfcvtxufv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v4di, "vfcvtxufv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v4di, "vfcvtxufv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v4si, "vfcvtxufv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v4si, "vfcvtxufv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v8di, "vfcvtxufv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v8di, "vfcvtxufv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v8si, "vfcvtxufv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_mask_v8si, "vfcvtxufv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v16di, "vfcvtxufv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v16si, "vfcvtxufv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v16si, "vfcvtxufv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v1di, "vfcvtxufv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v2di, "vfcvtxufv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v2di, "vfcvtxufv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v2si, "vfcvtxufv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v32si, "vfcvtxufv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v4di, "vfcvtxufv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v4di, "vfcvtxufv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v4si, "vfcvtxufv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v4si, "vfcvtxufv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v8di, "vfcvtxufv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v8di, "vfcvtxufv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v8si, "vfcvtxufv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfcvtxufv_v8si, "vfcvtxufv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v16df, "vfdivvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v16sf, "vfdivvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v16sf, "vfdivvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v1df, "vfdivvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v2df, "vfdivvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v2df, "vfdivvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v2sf, "vfdivvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v32sf, "vfdivvf_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v4df, "vfdivvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v4df, "vfdivvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v4sf, "vfdivvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v4sf, "vfdivvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v8df, "vfdivvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v8df, "vfdivvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v8sf, "vfdivvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_mask_v8sf, "vfdivvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_v16df, "vfdivvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_v16sf, "vfdivvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_v16sf, "vfdivvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_v1df, "vfdivvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_v2df, "vfdivvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_v2df, "vfdivvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_v2sf, "vfdivvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_v32sf, "vfdivvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_v4df, "vfdivvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_v4df, "vfdivvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_v4sf, "vfdivvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_v4sf, "vfdivvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_v8df, "vfdivvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_v8df, "vfdivvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvf_v8sf, "vfdivvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvf_v8sf, "vfdivvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v16df, "vfdivvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v16sf, "vfdivvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v16sf, "vfdivvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v1df, "vfdivvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v2df, "vfdivvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v2df, "vfdivvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v2sf, "vfdivvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v32sf, "vfdivvv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v4df, "vfdivvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v4df, "vfdivvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v4sf, "vfdivvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v4sf, "vfdivvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v8df, "vfdivvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v8df, "vfdivvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v8sf, "vfdivvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_mask_v8sf, "vfdivvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_v16df, "vfdivvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_v16sf, "vfdivvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_v16sf, "vfdivvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_v1df, "vfdivvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_v2df, "vfdivvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_v2df, "vfdivvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_v2sf, "vfdivvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_v32sf, "vfdivvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_v4df, "vfdivvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_v4df, "vfdivvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_v4sf, "vfdivvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_v4sf, "vfdivvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_v8df, "vfdivvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_v8df, "vfdivvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdivvv_v8sf, "vfdivvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdivvv_v8sf, "vfdivvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v16df, "vfdotvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v16sf, "vfdotvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v16sf, "vfdotvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v1df, "vfdotvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v2df, "vfdotvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v2df, "vfdotvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v2sf, "vfdotvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v32sf, "vfdotvv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v4df, "vfdotvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v4df, "vfdotvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v4sf, "vfdotvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v4sf, "vfdotvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v8df, "vfdotvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v8df, "vfdotvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v8sf, "vfdotvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_mask_v8sf, "vfdotvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_v16df, "vfdotvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_v16sf, "vfdotvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_v16sf, "vfdotvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_v1df, "vfdotvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_v2df, "vfdotvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_v2df, "vfdotvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_v2sf, "vfdotvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_v32sf, "vfdotvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_v4df, "vfdotvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_v4df, "vfdotvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_v4sf, "vfdotvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_v4sf, "vfdotvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_v8df, "vfdotvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_v8df, "vfdotvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfdotvv_v8sf, "vfdotvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfdotvv_v8sf, "vfdotvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_mask_v16sf, "vfmaccvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_mask_v1df, "vfmaccvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_mask_v2df, "vfmaccvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_mask_v2df, "vfmaccvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_mask_v2sf, "vfmaccvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_mask_v4df, "vfmaccvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_mask_v4df, "vfmaccvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_mask_v4sf, "vfmaccvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_mask_v4sf, "vfmaccvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_mask_v8df, "vfmaccvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_mask_v8sf, "vfmaccvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_mask_v8sf, "vfmaccvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_v16df, "vfmaccvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_v16sf, "vfmaccvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_v16sf, "vfmaccvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_v1df, "vfmaccvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_v2df, "vfmaccvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_v2df, "vfmaccvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_v2sf, "vfmaccvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_v32sf, "vfmaccvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_v4df, "vfmaccvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_v4df, "vfmaccvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_v4sf, "vfmaccvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_v4sf, "vfmaccvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_v8df, "vfmaccvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_v8df, "vfmaccvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvf_v8sf, "vfmaccvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvf_v8sf, "vfmaccvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_mask_v16sf, "vfmaccvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_mask_v1df, "vfmaccvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_mask_v2df, "vfmaccvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_mask_v2df, "vfmaccvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_mask_v2sf, "vfmaccvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_mask_v4df, "vfmaccvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_mask_v4df, "vfmaccvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_mask_v4sf, "vfmaccvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_mask_v4sf, "vfmaccvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_mask_v8df, "vfmaccvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_mask_v8sf, "vfmaccvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_mask_v8sf, "vfmaccvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_v16df, "vfmaccvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_v16sf, "vfmaccvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_v16sf, "vfmaccvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_v1df, "vfmaccvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_v2df, "vfmaccvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_v2df, "vfmaccvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_v2sf, "vfmaccvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_v32sf, "vfmaccvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_v4df, "vfmaccvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_v4df, "vfmaccvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_v4sf, "vfmaccvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_v4sf, "vfmaccvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_v8df, "vfmaccvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_v8df, "vfmaccvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaccvv_v8sf, "vfmaccvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaccvv_v8sf, "vfmaccvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_mask_v16sf, "vfmaddvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_mask_v1df, "vfmaddvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_mask_v2df, "vfmaddvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_mask_v2df, "vfmaddvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_mask_v2sf, "vfmaddvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_mask_v4df, "vfmaddvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_mask_v4df, "vfmaddvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_mask_v4sf, "vfmaddvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_mask_v4sf, "vfmaddvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_mask_v8df, "vfmaddvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_mask_v8sf, "vfmaddvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_mask_v8sf, "vfmaddvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_v16df, "vfmaddvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_v16sf, "vfmaddvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_v16sf, "vfmaddvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_v1df, "vfmaddvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_v2df, "vfmaddvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_v2df, "vfmaddvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_v2sf, "vfmaddvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_v32sf, "vfmaddvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_v4df, "vfmaddvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_v4df, "vfmaddvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_v4sf, "vfmaddvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_v4sf, "vfmaddvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_v8df, "vfmaddvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_v8df, "vfmaddvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvf_v8sf, "vfmaddvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvf_v8sf, "vfmaddvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_mask_v16sf, "vfmaddvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_mask_v1df, "vfmaddvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_mask_v2df, "vfmaddvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_mask_v2df, "vfmaddvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_mask_v2sf, "vfmaddvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_mask_v4df, "vfmaddvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_mask_v4df, "vfmaddvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_mask_v4sf, "vfmaddvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_mask_v4sf, "vfmaddvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_mask_v8df, "vfmaddvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_mask_v8sf, "vfmaddvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_mask_v8sf, "vfmaddvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_v16df, "vfmaddvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_v16sf, "vfmaddvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_v16sf, "vfmaddvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_v1df, "vfmaddvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_v2df, "vfmaddvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_v2df, "vfmaddvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_v2sf, "vfmaddvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_v32sf, "vfmaddvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_v4df, "vfmaddvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_v4df, "vfmaddvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_v4sf, "vfmaddvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_v4sf, "vfmaddvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_v8df, "vfmaddvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_v8df, "vfmaddvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaddvv_v8sf, "vfmaddvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaddvv_v8sf, "vfmaddvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v16df, "vfmaxvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v16sf, "vfmaxvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v16sf, "vfmaxvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v1df, "vfmaxvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v2df, "vfmaxvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v2df, "vfmaxvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v2sf, "vfmaxvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v32sf, "vfmaxvf_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v4df, "vfmaxvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v4df, "vfmaxvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v4sf, "vfmaxvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v4sf, "vfmaxvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v8df, "vfmaxvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v8df, "vfmaxvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v8sf, "vfmaxvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_mask_v8sf, "vfmaxvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_v16df, "vfmaxvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_v16sf, "vfmaxvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_v16sf, "vfmaxvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_v1df, "vfmaxvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_v2df, "vfmaxvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_v2df, "vfmaxvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_v2sf, "vfmaxvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_v32sf, "vfmaxvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_v4df, "vfmaxvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_v4df, "vfmaxvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_v4sf, "vfmaxvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_v4sf, "vfmaxvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_v8df, "vfmaxvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_v8df, "vfmaxvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvf_v8sf, "vfmaxvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvf_v8sf, "vfmaxvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v16df, "vfmaxvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v16sf, "vfmaxvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v16sf, "vfmaxvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v1df, "vfmaxvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v2df, "vfmaxvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v2df, "vfmaxvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v2sf, "vfmaxvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v32sf, "vfmaxvv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v4df, "vfmaxvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v4df, "vfmaxvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v4sf, "vfmaxvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v4sf, "vfmaxvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v8df, "vfmaxvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v8df, "vfmaxvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v8sf, "vfmaxvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_mask_v8sf, "vfmaxvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_v16df, "vfmaxvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_v16sf, "vfmaxvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_v16sf, "vfmaxvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_v1df, "vfmaxvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_v2df, "vfmaxvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_v2df, "vfmaxvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_v2sf, "vfmaxvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_v32sf, "vfmaxvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_v4df, "vfmaxvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_v4df, "vfmaxvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_v4sf, "vfmaxvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_v4sf, "vfmaxvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_v8df, "vfmaxvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_v8df, "vfmaxvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmaxvv_v8sf, "vfmaxvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmaxvv_v8sf, "vfmaxvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v16df, "vfmergevfm_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v16sf, "vfmergevfm_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v16sf, "vfmergevfm_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v1df, "vfmergevfm_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v2df, "vfmergevfm_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v2df, "vfmergevfm_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v2sf, "vfmergevfm_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v32sf, "vfmergevfm_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v4df, "vfmergevfm_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v4df, "vfmergevfm_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v4sf, "vfmergevfm_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v4sf, "vfmergevfm_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v8df, "vfmergevfm_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v8df, "vfmergevfm_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v8sf, "vfmergevfm_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmergevfm_mask_v8sf, "vfmergevfm_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v16df, "vfminvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v16sf, "vfminvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v16sf, "vfminvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v1df, "vfminvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v2df, "vfminvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v2df, "vfminvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v2sf, "vfminvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v32sf, "vfminvf_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v4df, "vfminvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v4df, "vfminvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v4sf, "vfminvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v4sf, "vfminvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v8df, "vfminvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v8df, "vfminvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v8sf, "vfminvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_mask_v8sf, "vfminvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_v16df, "vfminvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_v16sf, "vfminvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_v16sf, "vfminvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_v1df, "vfminvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_v2df, "vfminvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_v2df, "vfminvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_v2sf, "vfminvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_v32sf, "vfminvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_v4df, "vfminvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_v4df, "vfminvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_v4sf, "vfminvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_v4sf, "vfminvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_v8df, "vfminvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_v8df, "vfminvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvf_v8sf, "vfminvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvf_v8sf, "vfminvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v16df, "vfminvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v16sf, "vfminvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v16sf, "vfminvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v1df, "vfminvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v2df, "vfminvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v2df, "vfminvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v2sf, "vfminvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v32sf, "vfminvv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v4df, "vfminvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v4df, "vfminvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v4sf, "vfminvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v4sf, "vfminvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v8df, "vfminvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v8df, "vfminvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v8sf, "vfminvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_mask_v8sf, "vfminvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_v16df, "vfminvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_v16sf, "vfminvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_v16sf, "vfminvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_v1df, "vfminvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_v2df, "vfminvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_v2df, "vfminvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_v2sf, "vfminvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_v32sf, "vfminvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_v4df, "vfminvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_v4df, "vfminvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_v4sf, "vfminvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_v4sf, "vfminvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_v8df, "vfminvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_v8df, "vfminvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfminvv_v8sf, "vfminvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfminvv_v8sf, "vfminvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_mask_v16sf, "vfmsacvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_mask_v1df, "vfmsacvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_mask_v2df, "vfmsacvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_mask_v2df, "vfmsacvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_mask_v2sf, "vfmsacvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_mask_v4df, "vfmsacvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_mask_v4df, "vfmsacvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_mask_v4sf, "vfmsacvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_mask_v4sf, "vfmsacvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_mask_v8df, "vfmsacvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_mask_v8sf, "vfmsacvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_mask_v8sf, "vfmsacvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_v16df, "vfmsacvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_v16sf, "vfmsacvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_v16sf, "vfmsacvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_v1df, "vfmsacvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_v2df, "vfmsacvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_v2df, "vfmsacvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_v2sf, "vfmsacvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_v32sf, "vfmsacvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_v4df, "vfmsacvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_v4df, "vfmsacvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_v4sf, "vfmsacvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_v4sf, "vfmsacvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_v8df, "vfmsacvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_v8df, "vfmsacvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvf_v8sf, "vfmsacvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvf_v8sf, "vfmsacvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_mask_v16sf, "vfmsacvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_mask_v1df, "vfmsacvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_mask_v2df, "vfmsacvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_mask_v2df, "vfmsacvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_mask_v2sf, "vfmsacvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_mask_v4df, "vfmsacvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_mask_v4df, "vfmsacvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_mask_v4sf, "vfmsacvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_mask_v4sf, "vfmsacvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_mask_v8df, "vfmsacvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_mask_v8sf, "vfmsacvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_mask_v8sf, "vfmsacvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_v16df, "vfmsacvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_v16sf, "vfmsacvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_v16sf, "vfmsacvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_v1df, "vfmsacvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_v2df, "vfmsacvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_v2df, "vfmsacvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_v2sf, "vfmsacvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_v32sf, "vfmsacvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_v4df, "vfmsacvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_v4df, "vfmsacvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_v4sf, "vfmsacvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_v4sf, "vfmsacvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_v8df, "vfmsacvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_v8df, "vfmsacvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsacvv_v8sf, "vfmsacvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsacvv_v8sf, "vfmsacvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_mask_v16sf, "vfmsubvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_mask_v1df, "vfmsubvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_mask_v2df, "vfmsubvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_mask_v2df, "vfmsubvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_mask_v2sf, "vfmsubvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_mask_v4df, "vfmsubvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_mask_v4df, "vfmsubvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_mask_v4sf, "vfmsubvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_mask_v4sf, "vfmsubvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_mask_v8df, "vfmsubvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_mask_v8sf, "vfmsubvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_mask_v8sf, "vfmsubvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_v16df, "vfmsubvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_v16sf, "vfmsubvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_v16sf, "vfmsubvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_v1df, "vfmsubvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_v2df, "vfmsubvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_v2df, "vfmsubvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_v2sf, "vfmsubvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_v32sf, "vfmsubvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_v4df, "vfmsubvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_v4df, "vfmsubvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_v4sf, "vfmsubvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_v4sf, "vfmsubvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_v8df, "vfmsubvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_v8df, "vfmsubvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvf_v8sf, "vfmsubvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvf_v8sf, "vfmsubvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_mask_v16sf, "vfmsubvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_mask_v1df, "vfmsubvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_mask_v2df, "vfmsubvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_mask_v2df, "vfmsubvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_mask_v2sf, "vfmsubvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_mask_v4df, "vfmsubvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_mask_v4df, "vfmsubvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_mask_v4sf, "vfmsubvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_mask_v4sf, "vfmsubvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_mask_v8df, "vfmsubvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_mask_v8sf, "vfmsubvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_mask_v8sf, "vfmsubvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_v16df, "vfmsubvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_v16sf, "vfmsubvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_v16sf, "vfmsubvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_v1df, "vfmsubvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_v2df, "vfmsubvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_v2df, "vfmsubvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_v2sf, "vfmsubvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_v32sf, "vfmsubvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_v4df, "vfmsubvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_v4df, "vfmsubvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_v4sf, "vfmsubvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_v4sf, "vfmsubvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_v8df, "vfmsubvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_v8df, "vfmsubvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmsubvv_v8sf, "vfmsubvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmsubvv_v8sf, "vfmsubvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v16df, "vfmulvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v16sf, "vfmulvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v16sf, "vfmulvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v1df, "vfmulvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v2df, "vfmulvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v2df, "vfmulvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v2sf, "vfmulvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v32sf, "vfmulvf_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v4df, "vfmulvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v4df, "vfmulvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v4sf, "vfmulvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v4sf, "vfmulvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v8df, "vfmulvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v8df, "vfmulvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v8sf, "vfmulvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_mask_v8sf, "vfmulvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_v16df, "vfmulvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_v16sf, "vfmulvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_v16sf, "vfmulvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_v1df, "vfmulvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_v2df, "vfmulvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_v2df, "vfmulvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_v2sf, "vfmulvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_v32sf, "vfmulvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_v4df, "vfmulvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_v4df, "vfmulvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_v4sf, "vfmulvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_v4sf, "vfmulvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_v8df, "vfmulvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_v8df, "vfmulvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvf_v8sf, "vfmulvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvf_v8sf, "vfmulvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v16df, "vfmulvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v16sf, "vfmulvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v16sf, "vfmulvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v1df, "vfmulvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v2df, "vfmulvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v2df, "vfmulvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v2sf, "vfmulvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v32sf, "vfmulvv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v4df, "vfmulvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v4df, "vfmulvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v4sf, "vfmulvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v4sf, "vfmulvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v8df, "vfmulvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v8df, "vfmulvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v8sf, "vfmulvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_mask_v8sf, "vfmulvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_v16df, "vfmulvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_v16sf, "vfmulvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_v16sf, "vfmulvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_v1df, "vfmulvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_v2df, "vfmulvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_v2df, "vfmulvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_v2sf, "vfmulvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_v32sf, "vfmulvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_v4df, "vfmulvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_v4df, "vfmulvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_v4sf, "vfmulvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_v4sf, "vfmulvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_v8df, "vfmulvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_v8df, "vfmulvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmulvv_v8sf, "vfmulvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmulvv_v8sf, "vfmulvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvfs_v16df, "vfmvfs_v16df", RISCV_BUILTIN_DIRECT, RISCV_DF_FTYPE_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvfs_v16sf, "vfmvfs_v16sf", RISCV_BUILTIN_DIRECT, RISCV_SF_FTYPE_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvfs_v16sf, "vfmvfs_v16sf", RISCV_BUILTIN_DIRECT, RISCV_SF_FTYPE_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvfs_v1df, "vfmvfs_v1df", RISCV_BUILTIN_DIRECT, RISCV_DF_FTYPE_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvfs_v2df, "vfmvfs_v2df", RISCV_BUILTIN_DIRECT, RISCV_DF_FTYPE_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvfs_v2df, "vfmvfs_v2df", RISCV_BUILTIN_DIRECT, RISCV_DF_FTYPE_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvfs_v2sf, "vfmvfs_v2sf", RISCV_BUILTIN_DIRECT, RISCV_SF_FTYPE_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvfs_v32sf, "vfmvfs_v32sf", RISCV_BUILTIN_DIRECT, RISCV_SF_FTYPE_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvfs_v4df, "vfmvfs_v4df", RISCV_BUILTIN_DIRECT, RISCV_DF_FTYPE_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvfs_v4df, "vfmvfs_v4df", RISCV_BUILTIN_DIRECT, RISCV_DF_FTYPE_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvfs_v4sf, "vfmvfs_v4sf", RISCV_BUILTIN_DIRECT, RISCV_SF_FTYPE_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvfs_v4sf, "vfmvfs_v4sf", RISCV_BUILTIN_DIRECT, RISCV_SF_FTYPE_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvfs_v8df, "vfmvfs_v8df", RISCV_BUILTIN_DIRECT, RISCV_DF_FTYPE_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvfs_v8df, "vfmvfs_v8df", RISCV_BUILTIN_DIRECT, RISCV_DF_FTYPE_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvfs_v8sf, "vfmvfs_v8sf", RISCV_BUILTIN_DIRECT, RISCV_SF_FTYPE_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvfs_v8sf, "vfmvfs_v8sf", RISCV_BUILTIN_DIRECT, RISCV_SF_FTYPE_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvsf_v16df, "vfmvsf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvsf_v16sf, "vfmvsf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvsf_v16sf, "vfmvsf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvsf_v1df, "vfmvsf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvsf_v2df, "vfmvsf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvsf_v2df, "vfmvsf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvsf_v2sf, "vfmvsf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvsf_v32sf, "vfmvsf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvsf_v4df, "vfmvsf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvsf_v4df, "vfmvsf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvsf_v4sf, "vfmvsf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvsf_v4sf, "vfmvsf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvsf_v8df, "vfmvsf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvsf_v8df, "vfmvsf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvsf_v8sf, "vfmvsf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvsf_v8sf, "vfmvsf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvvf_v16df, "vfmvvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvvf_v16sf, "vfmvvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvvf_v16sf, "vfmvvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvvf_v1df, "vfmvvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvvf_v2df, "vfmvvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvvf_v2df, "vfmvvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvvf_v2sf, "vfmvvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvvf_v32sf, "vfmvvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvvf_v4df, "vfmvvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvvf_v4df, "vfmvvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvvf_v4sf, "vfmvvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvvf_v4sf, "vfmvvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvvf_v8df, "vfmvvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvvf_v8df, "vfmvvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfmvvf_v8sf, "vfmvvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfmvvf_v8sf, "vfmvvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtffv_mask_v16sf, "vfncvtffv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtffv_mask_v2sf, "vfncvtffv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtffv_mask_v4sf, "vfncvtffv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtffv_mask_v4sf, "vfncvtffv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtffv_mask_v8sf, "vfncvtffv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtffv_mask_v8sf, "vfncvtffv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtffv_v16sf, "vfncvtffv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtffv_v2sf, "vfncvtffv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtffv_v4sf, "vfncvtffv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtffv_v4sf, "vfncvtffv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtffv_v8sf, "vfncvtffv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtffv_v8sf, "vfncvtffv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtfxuv_mask_v16sf, "vfncvtfxuv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_UV16DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtfxuv_mask_v2sf, "vfncvtfxuv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_UV2DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtfxuv_mask_v4sf, "vfncvtfxuv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_UV4DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtfxuv_mask_v4sf, "vfncvtfxuv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_UV4DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtfxuv_mask_v8sf, "vfncvtfxuv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_UV8DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtfxuv_mask_v8sf, "vfncvtfxuv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_UV8DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtfxuv_v16sf, "vfncvtfxuv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_UV16DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtfxuv_v2sf, "vfncvtfxuv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_UV2DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtfxuv_v4sf, "vfncvtfxuv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_UV4DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtfxuv_v4sf, "vfncvtfxuv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_UV4DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtfxuv_v8sf, "vfncvtfxuv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_UV8DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtfxuv_v8sf, "vfncvtfxuv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_UV8DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtfxv_mask_v16sf, "vfncvtfxv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtfxv_mask_v2sf, "vfncvtfxv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtfxv_mask_v4sf, "vfncvtfxv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtfxv_mask_v4sf, "vfncvtfxv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtfxv_mask_v8sf, "vfncvtfxv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8DI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtfxv_mask_v8sf, "vfncvtfxv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8DI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtfxv_v16sf, "vfncvtfxv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtfxv_v2sf, "vfncvtfxv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtfxv_v4sf, "vfncvtfxv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtfxv_v4sf, "vfncvtfxv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtfxv_v8sf, "vfncvtfxv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8DI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtfxv_v8sf, "vfncvtfxv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8DI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxfv_mask_v16hi, "vfncvtxfv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxfv_mask_v16hi, "vfncvtxfv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxfv_mask_v16si, "vfncvtxfv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxfv_mask_v2si, "vfncvtxfv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxfv_mask_v32hi, "vfncvtxfv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxfv_mask_v4hi, "vfncvtxfv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxfv_mask_v4si, "vfncvtxfv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxfv_mask_v4si, "vfncvtxfv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxfv_mask_v8hi, "vfncvtxfv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxfv_mask_v8hi, "vfncvtxfv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxfv_mask_v8si, "vfncvtxfv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxfv_mask_v8si, "vfncvtxfv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxfv_v16hi, "vfncvtxfv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxfv_v16hi, "vfncvtxfv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxfv_v16si, "vfncvtxfv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxfv_v2si, "vfncvtxfv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxfv_v32hi, "vfncvtxfv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxfv_v4hi, "vfncvtxfv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxfv_v4si, "vfncvtxfv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxfv_v4si, "vfncvtxfv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxfv_v8hi, "vfncvtxfv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxfv_v8hi, "vfncvtxfv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxfv_v8si, "vfncvtxfv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxfv_v8si, "vfncvtxfv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxufv_mask_v16hi, "vfncvtxufv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxufv_mask_v16hi, "vfncvtxufv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxufv_mask_v16si, "vfncvtxufv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxufv_mask_v2si, "vfncvtxufv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxufv_mask_v32hi, "vfncvtxufv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxufv_mask_v4hi, "vfncvtxufv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxufv_mask_v4si, "vfncvtxufv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxufv_mask_v4si, "vfncvtxufv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxufv_mask_v8hi, "vfncvtxufv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxufv_mask_v8hi, "vfncvtxufv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxufv_mask_v8si, "vfncvtxufv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxufv_mask_v8si, "vfncvtxufv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxufv_v16hi, "vfncvtxufv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxufv_v16hi, "vfncvtxufv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxufv_v16si, "vfncvtxufv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxufv_v2si, "vfncvtxufv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxufv_v32hi, "vfncvtxufv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxufv_v4hi, "vfncvtxufv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxufv_v4si, "vfncvtxufv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxufv_v4si, "vfncvtxufv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxufv_v8hi, "vfncvtxufv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxufv_v8hi, "vfncvtxufv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfncvtxufv_v8si, "vfncvtxufv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfncvtxufv_v8si, "vfncvtxufv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_mask_v16sf, "vfnmaccvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_mask_v1df, "vfnmaccvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_mask_v2df, "vfnmaccvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_mask_v2df, "vfnmaccvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_mask_v2sf, "vfnmaccvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_mask_v4df, "vfnmaccvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_mask_v4df, "vfnmaccvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_mask_v4sf, "vfnmaccvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_mask_v4sf, "vfnmaccvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_mask_v8df, "vfnmaccvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_mask_v8sf, "vfnmaccvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_mask_v8sf, "vfnmaccvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v16df, "vfnmaccvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v16sf, "vfnmaccvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v16sf, "vfnmaccvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v1df, "vfnmaccvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v2df, "vfnmaccvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v2df, "vfnmaccvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v2sf, "vfnmaccvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v32sf, "vfnmaccvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v4df, "vfnmaccvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v4df, "vfnmaccvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v4sf, "vfnmaccvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v4sf, "vfnmaccvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v8df, "vfnmaccvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v8df, "vfnmaccvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v8sf, "vfnmaccvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvf_v8sf, "vfnmaccvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_mask_v16sf, "vfnmaccvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_mask_v1df, "vfnmaccvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_mask_v2df, "vfnmaccvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_mask_v2df, "vfnmaccvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_mask_v2sf, "vfnmaccvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_mask_v4df, "vfnmaccvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_mask_v4df, "vfnmaccvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_mask_v4sf, "vfnmaccvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_mask_v4sf, "vfnmaccvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_mask_v8df, "vfnmaccvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_mask_v8sf, "vfnmaccvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_mask_v8sf, "vfnmaccvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v16df, "vfnmaccvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v16sf, "vfnmaccvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v16sf, "vfnmaccvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v1df, "vfnmaccvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v2df, "vfnmaccvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v2df, "vfnmaccvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v2sf, "vfnmaccvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v32sf, "vfnmaccvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v4df, "vfnmaccvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v4df, "vfnmaccvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v4sf, "vfnmaccvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v4sf, "vfnmaccvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v8df, "vfnmaccvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v8df, "vfnmaccvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v8sf, "vfnmaccvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaccvv_v8sf, "vfnmaccvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_mask_v16sf, "vfnmaddvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_mask_v1df, "vfnmaddvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_mask_v2df, "vfnmaddvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_mask_v2df, "vfnmaddvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_mask_v2sf, "vfnmaddvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_mask_v4df, "vfnmaddvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_mask_v4df, "vfnmaddvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_mask_v4sf, "vfnmaddvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_mask_v4sf, "vfnmaddvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_mask_v8df, "vfnmaddvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_mask_v8sf, "vfnmaddvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_mask_v8sf, "vfnmaddvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v16df, "vfnmaddvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v16sf, "vfnmaddvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v16sf, "vfnmaddvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v1df, "vfnmaddvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v2df, "vfnmaddvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v2df, "vfnmaddvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v2sf, "vfnmaddvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v32sf, "vfnmaddvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v4df, "vfnmaddvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v4df, "vfnmaddvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v4sf, "vfnmaddvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v4sf, "vfnmaddvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v8df, "vfnmaddvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v8df, "vfnmaddvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v8sf, "vfnmaddvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvf_v8sf, "vfnmaddvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_mask_v16sf, "vfnmaddvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_mask_v1df, "vfnmaddvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_mask_v2df, "vfnmaddvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_mask_v2df, "vfnmaddvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_mask_v2sf, "vfnmaddvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_mask_v4df, "vfnmaddvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_mask_v4df, "vfnmaddvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_mask_v4sf, "vfnmaddvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_mask_v4sf, "vfnmaddvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_mask_v8df, "vfnmaddvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_mask_v8sf, "vfnmaddvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_mask_v8sf, "vfnmaddvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v16df, "vfnmaddvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v16sf, "vfnmaddvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v16sf, "vfnmaddvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v1df, "vfnmaddvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v2df, "vfnmaddvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v2df, "vfnmaddvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v2sf, "vfnmaddvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v32sf, "vfnmaddvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v4df, "vfnmaddvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v4df, "vfnmaddvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v4sf, "vfnmaddvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v4sf, "vfnmaddvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v8df, "vfnmaddvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v8df, "vfnmaddvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v8sf, "vfnmaddvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmaddvv_v8sf, "vfnmaddvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_mask_v16sf, "vfnmsacvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_mask_v1df, "vfnmsacvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_mask_v2df, "vfnmsacvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_mask_v2df, "vfnmsacvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_mask_v2sf, "vfnmsacvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_mask_v4df, "vfnmsacvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_mask_v4df, "vfnmsacvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_mask_v4sf, "vfnmsacvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_mask_v4sf, "vfnmsacvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_mask_v8df, "vfnmsacvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_mask_v8sf, "vfnmsacvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_mask_v8sf, "vfnmsacvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v16df, "vfnmsacvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v16sf, "vfnmsacvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v16sf, "vfnmsacvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v1df, "vfnmsacvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v2df, "vfnmsacvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v2df, "vfnmsacvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v2sf, "vfnmsacvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v32sf, "vfnmsacvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v4df, "vfnmsacvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v4df, "vfnmsacvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v4sf, "vfnmsacvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v4sf, "vfnmsacvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v8df, "vfnmsacvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v8df, "vfnmsacvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v8sf, "vfnmsacvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvf_v8sf, "vfnmsacvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_mask_v16sf, "vfnmsacvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_mask_v1df, "vfnmsacvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_mask_v2df, "vfnmsacvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_mask_v2df, "vfnmsacvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_mask_v2sf, "vfnmsacvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_mask_v4df, "vfnmsacvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_mask_v4df, "vfnmsacvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_mask_v4sf, "vfnmsacvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_mask_v4sf, "vfnmsacvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_mask_v8df, "vfnmsacvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_mask_v8sf, "vfnmsacvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_mask_v8sf, "vfnmsacvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v16df, "vfnmsacvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v16sf, "vfnmsacvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v16sf, "vfnmsacvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v1df, "vfnmsacvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v2df, "vfnmsacvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v2df, "vfnmsacvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v2sf, "vfnmsacvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v32sf, "vfnmsacvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v4df, "vfnmsacvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v4df, "vfnmsacvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v4sf, "vfnmsacvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v4sf, "vfnmsacvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v8df, "vfnmsacvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v8df, "vfnmsacvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v8sf, "vfnmsacvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsacvv_v8sf, "vfnmsacvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_mask_v16sf, "vfnmsubvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_mask_v1df, "vfnmsubvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_mask_v2df, "vfnmsubvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_mask_v2df, "vfnmsubvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_mask_v2sf, "vfnmsubvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_mask_v4df, "vfnmsubvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_mask_v4df, "vfnmsubvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_mask_v4sf, "vfnmsubvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_mask_v4sf, "vfnmsubvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_mask_v8df, "vfnmsubvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_mask_v8sf, "vfnmsubvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_mask_v8sf, "vfnmsubvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v16df, "vfnmsubvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v16sf, "vfnmsubvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v16sf, "vfnmsubvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v1df, "vfnmsubvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v2df, "vfnmsubvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v2df, "vfnmsubvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v2sf, "vfnmsubvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v32sf, "vfnmsubvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v4df, "vfnmsubvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v4df, "vfnmsubvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v4sf, "vfnmsubvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v4sf, "vfnmsubvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v8df, "vfnmsubvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v8df, "vfnmsubvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v8sf, "vfnmsubvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvf_v8sf, "vfnmsubvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_mask_v16sf, "vfnmsubvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_mask_v1df, "vfnmsubvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_mask_v2df, "vfnmsubvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_mask_v2df, "vfnmsubvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_mask_v2sf, "vfnmsubvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_mask_v4df, "vfnmsubvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_mask_v4df, "vfnmsubvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_mask_v4sf, "vfnmsubvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_mask_v4sf, "vfnmsubvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_mask_v8df, "vfnmsubvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_mask_v8sf, "vfnmsubvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_mask_v8sf, "vfnmsubvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v16df, "vfnmsubvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v16sf, "vfnmsubvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v16sf, "vfnmsubvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v1df, "vfnmsubvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v2df, "vfnmsubvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v2df, "vfnmsubvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v2sf, "vfnmsubvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v32sf, "vfnmsubvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v4df, "vfnmsubvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v4df, "vfnmsubvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v4sf, "vfnmsubvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v4sf, "vfnmsubvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v8df, "vfnmsubvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v8df, "vfnmsubvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v8sf, "vfnmsubvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfnmsubvv_v8sf, "vfnmsubvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v16df, "vfrdivvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v16sf, "vfrdivvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v16sf, "vfrdivvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v1df, "vfrdivvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v2df, "vfrdivvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v2df, "vfrdivvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v2sf, "vfrdivvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v32sf, "vfrdivvf_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v4df, "vfrdivvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v4df, "vfrdivvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v4sf, "vfrdivvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v4sf, "vfrdivvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v8df, "vfrdivvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v8df, "vfrdivvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v8sf, "vfrdivvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_mask_v8sf, "vfrdivvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_v16df, "vfrdivvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_v16sf, "vfrdivvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_v16sf, "vfrdivvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_v1df, "vfrdivvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_v2df, "vfrdivvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_v2df, "vfrdivvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_v2sf, "vfrdivvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_v32sf, "vfrdivvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_v4df, "vfrdivvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_v4df, "vfrdivvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_v4sf, "vfrdivvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_v4sf, "vfrdivvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_v8df, "vfrdivvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_v8df, "vfrdivvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrdivvf_v8sf, "vfrdivvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrdivvf_v8sf, "vfrdivvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v16df, "vfredmaxvs_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v16sf, "vfredmaxvs_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v16sf, "vfredmaxvs_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v1df, "vfredmaxvs_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v2df, "vfredmaxvs_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v2df, "vfredmaxvs_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v2sf, "vfredmaxvs_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v32sf, "vfredmaxvs_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v4df, "vfredmaxvs_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v4df, "vfredmaxvs_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v4sf, "vfredmaxvs_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v4sf, "vfredmaxvs_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v8df, "vfredmaxvs_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v8df, "vfredmaxvs_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v8sf, "vfredmaxvs_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_mask_v8sf, "vfredmaxvs_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v16df, "vfredmaxvs_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v16sf, "vfredmaxvs_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v16sf, "vfredmaxvs_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v1df, "vfredmaxvs_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v2df, "vfredmaxvs_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v2df, "vfredmaxvs_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v2sf, "vfredmaxvs_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v32sf, "vfredmaxvs_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v4df, "vfredmaxvs_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v4df, "vfredmaxvs_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v4sf, "vfredmaxvs_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v4sf, "vfredmaxvs_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v8df, "vfredmaxvs_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v8df, "vfredmaxvs_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v8sf, "vfredmaxvs_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredmaxvs_v8sf, "vfredmaxvs_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v16df, "vfredminvs_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v16sf, "vfredminvs_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v16sf, "vfredminvs_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v1df, "vfredminvs_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v2df, "vfredminvs_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v2df, "vfredminvs_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v2sf, "vfredminvs_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v32sf, "vfredminvs_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v4df, "vfredminvs_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v4df, "vfredminvs_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v4sf, "vfredminvs_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v4sf, "vfredminvs_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v8df, "vfredminvs_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v8df, "vfredminvs_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v8sf, "vfredminvs_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_mask_v8sf, "vfredminvs_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_v16df, "vfredminvs_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_v16sf, "vfredminvs_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_v16sf, "vfredminvs_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_v1df, "vfredminvs_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_v2df, "vfredminvs_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_v2df, "vfredminvs_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_v2sf, "vfredminvs_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_v32sf, "vfredminvs_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_v4df, "vfredminvs_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_v4df, "vfredminvs_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_v4sf, "vfredminvs_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_v4sf, "vfredminvs_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_v8df, "vfredminvs_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_v8df, "vfredminvs_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredminvs_v8sf, "vfredminvs_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredminvs_v8sf, "vfredminvs_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v16df, "vfredosumvs_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v16sf, "vfredosumvs_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v16sf, "vfredosumvs_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v1df, "vfredosumvs_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v2df, "vfredosumvs_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v2df, "vfredosumvs_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v2sf, "vfredosumvs_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v32sf, "vfredosumvs_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v4df, "vfredosumvs_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v4df, "vfredosumvs_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v4sf, "vfredosumvs_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v4sf, "vfredosumvs_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v8df, "vfredosumvs_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v8df, "vfredosumvs_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v8sf, "vfredosumvs_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_mask_v8sf, "vfredosumvs_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_v16df, "vfredosumvs_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_v16sf, "vfredosumvs_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_v16sf, "vfredosumvs_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_v1df, "vfredosumvs_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_v2df, "vfredosumvs_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_v2df, "vfredosumvs_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_v2sf, "vfredosumvs_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_v32sf, "vfredosumvs_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_v4df, "vfredosumvs_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_v4df, "vfredosumvs_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_v4sf, "vfredosumvs_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_v4sf, "vfredosumvs_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_v8df, "vfredosumvs_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_v8df, "vfredosumvs_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredosumvs_v8sf, "vfredosumvs_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredosumvs_v8sf, "vfredosumvs_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v16df, "vfredsumvs_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v16sf, "vfredsumvs_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v16sf, "vfredsumvs_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v1df, "vfredsumvs_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v2df, "vfredsumvs_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v2df, "vfredsumvs_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v2sf, "vfredsumvs_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v32sf, "vfredsumvs_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v4df, "vfredsumvs_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v4df, "vfredsumvs_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v4sf, "vfredsumvs_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v4sf, "vfredsumvs_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v8df, "vfredsumvs_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v8df, "vfredsumvs_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v8sf, "vfredsumvs_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_mask_v8sf, "vfredsumvs_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_v16df, "vfredsumvs_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_v16sf, "vfredsumvs_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_v16sf, "vfredsumvs_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_v1df, "vfredsumvs_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_v2df, "vfredsumvs_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_v2df, "vfredsumvs_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_v2sf, "vfredsumvs_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_v32sf, "vfredsumvs_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_v4df, "vfredsumvs_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_v4df, "vfredsumvs_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_v4sf, "vfredsumvs_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_v4sf, "vfredsumvs_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_v8df, "vfredsumvs_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_v8df, "vfredsumvs_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfredsumvs_v8sf, "vfredsumvs_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfredsumvs_v8sf, "vfredsumvs_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v16df, "vfrsubvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v16sf, "vfrsubvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v16sf, "vfrsubvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v1df, "vfrsubvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v2df, "vfrsubvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v2df, "vfrsubvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v2sf, "vfrsubvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v32sf, "vfrsubvf_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v4df, "vfrsubvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v4df, "vfrsubvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v4sf, "vfrsubvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v4sf, "vfrsubvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v8df, "vfrsubvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v8df, "vfrsubvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v8sf, "vfrsubvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_mask_v8sf, "vfrsubvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_v16df, "vfrsubvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_v16sf, "vfrsubvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_v16sf, "vfrsubvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_v1df, "vfrsubvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_v2df, "vfrsubvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_v2df, "vfrsubvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_v2sf, "vfrsubvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_v32sf, "vfrsubvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_v4df, "vfrsubvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_v4df, "vfrsubvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_v4sf, "vfrsubvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_v4sf, "vfrsubvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_v8df, "vfrsubvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_v8df, "vfrsubvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfrsubvf_v8sf, "vfrsubvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfrsubvf_v8sf, "vfrsubvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v16df, "vfsgnjnvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v16sf, "vfsgnjnvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v16sf, "vfsgnjnvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v1df, "vfsgnjnvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v2df, "vfsgnjnvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v2df, "vfsgnjnvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v2sf, "vfsgnjnvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v32sf, "vfsgnjnvf_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v4df, "vfsgnjnvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v4df, "vfsgnjnvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v4sf, "vfsgnjnvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v4sf, "vfsgnjnvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v8df, "vfsgnjnvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v8df, "vfsgnjnvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v8sf, "vfsgnjnvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_mask_v8sf, "vfsgnjnvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v16df, "vfsgnjnvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v16sf, "vfsgnjnvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v16sf, "vfsgnjnvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v1df, "vfsgnjnvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v2df, "vfsgnjnvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v2df, "vfsgnjnvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v2sf, "vfsgnjnvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v32sf, "vfsgnjnvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v4df, "vfsgnjnvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v4df, "vfsgnjnvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v4sf, "vfsgnjnvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v4sf, "vfsgnjnvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v8df, "vfsgnjnvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v8df, "vfsgnjnvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v8sf, "vfsgnjnvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvf_v8sf, "vfsgnjnvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v16df, "vfsgnjnvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v16sf, "vfsgnjnvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v16sf, "vfsgnjnvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v1df, "vfsgnjnvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v2df, "vfsgnjnvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v2df, "vfsgnjnvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v2sf, "vfsgnjnvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v32sf, "vfsgnjnvv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v4df, "vfsgnjnvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v4df, "vfsgnjnvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v4sf, "vfsgnjnvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v4sf, "vfsgnjnvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v8df, "vfsgnjnvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v8df, "vfsgnjnvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v8sf, "vfsgnjnvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_mask_v8sf, "vfsgnjnvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v16df, "vfsgnjnvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v16sf, "vfsgnjnvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v16sf, "vfsgnjnvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v1df, "vfsgnjnvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v2df, "vfsgnjnvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v2df, "vfsgnjnvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v2sf, "vfsgnjnvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v32sf, "vfsgnjnvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v4df, "vfsgnjnvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v4df, "vfsgnjnvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v4sf, "vfsgnjnvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v4sf, "vfsgnjnvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v8df, "vfsgnjnvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v8df, "vfsgnjnvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v8sf, "vfsgnjnvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjnvv_v8sf, "vfsgnjnvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v16df, "vfsgnjvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v16sf, "vfsgnjvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v16sf, "vfsgnjvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v1df, "vfsgnjvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v2df, "vfsgnjvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v2df, "vfsgnjvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v2sf, "vfsgnjvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v32sf, "vfsgnjvf_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v4df, "vfsgnjvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v4df, "vfsgnjvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v4sf, "vfsgnjvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v4sf, "vfsgnjvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v8df, "vfsgnjvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v8df, "vfsgnjvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v8sf, "vfsgnjvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_mask_v8sf, "vfsgnjvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v16df, "vfsgnjvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v16sf, "vfsgnjvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v16sf, "vfsgnjvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v1df, "vfsgnjvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v2df, "vfsgnjvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v2df, "vfsgnjvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v2sf, "vfsgnjvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v32sf, "vfsgnjvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v4df, "vfsgnjvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v4df, "vfsgnjvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v4sf, "vfsgnjvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v4sf, "vfsgnjvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v8df, "vfsgnjvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v8df, "vfsgnjvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v8sf, "vfsgnjvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvf_v8sf, "vfsgnjvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v16df, "vfsgnjvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v16sf, "vfsgnjvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v16sf, "vfsgnjvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v1df, "vfsgnjvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v2df, "vfsgnjvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v2df, "vfsgnjvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v2sf, "vfsgnjvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v32sf, "vfsgnjvv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v4df, "vfsgnjvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v4df, "vfsgnjvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v4sf, "vfsgnjvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v4sf, "vfsgnjvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v8df, "vfsgnjvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v8df, "vfsgnjvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v8sf, "vfsgnjvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_mask_v8sf, "vfsgnjvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v16df, "vfsgnjvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v16sf, "vfsgnjvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v16sf, "vfsgnjvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v1df, "vfsgnjvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v2df, "vfsgnjvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v2df, "vfsgnjvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v2sf, "vfsgnjvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v32sf, "vfsgnjvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v4df, "vfsgnjvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v4df, "vfsgnjvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v4sf, "vfsgnjvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v4sf, "vfsgnjvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v8df, "vfsgnjvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v8df, "vfsgnjvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v8sf, "vfsgnjvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjvv_v8sf, "vfsgnjvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v16df, "vfsgnjxvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v16sf, "vfsgnjxvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v16sf, "vfsgnjxvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v1df, "vfsgnjxvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v2df, "vfsgnjxvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v2df, "vfsgnjxvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v2sf, "vfsgnjxvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v32sf, "vfsgnjxvf_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v4df, "vfsgnjxvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v4df, "vfsgnjxvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v4sf, "vfsgnjxvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v4sf, "vfsgnjxvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v8df, "vfsgnjxvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v8df, "vfsgnjxvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v8sf, "vfsgnjxvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_mask_v8sf, "vfsgnjxvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v16df, "vfsgnjxvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v16sf, "vfsgnjxvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v16sf, "vfsgnjxvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v1df, "vfsgnjxvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v2df, "vfsgnjxvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v2df, "vfsgnjxvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v2sf, "vfsgnjxvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v32sf, "vfsgnjxvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v4df, "vfsgnjxvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v4df, "vfsgnjxvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v4sf, "vfsgnjxvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v4sf, "vfsgnjxvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v8df, "vfsgnjxvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v8df, "vfsgnjxvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v8sf, "vfsgnjxvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvf_v8sf, "vfsgnjxvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v16df, "vfsgnjxvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v16sf, "vfsgnjxvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v16sf, "vfsgnjxvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v1df, "vfsgnjxvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v2df, "vfsgnjxvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v2df, "vfsgnjxvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v2sf, "vfsgnjxvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v32sf, "vfsgnjxvv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v4df, "vfsgnjxvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v4df, "vfsgnjxvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v4sf, "vfsgnjxvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v4sf, "vfsgnjxvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v8df, "vfsgnjxvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v8df, "vfsgnjxvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v8sf, "vfsgnjxvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_mask_v8sf, "vfsgnjxvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v16df, "vfsgnjxvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v16sf, "vfsgnjxvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v16sf, "vfsgnjxvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v1df, "vfsgnjxvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v2df, "vfsgnjxvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v2df, "vfsgnjxvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v2sf, "vfsgnjxvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v32sf, "vfsgnjxvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v4df, "vfsgnjxvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v4df, "vfsgnjxvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v4sf, "vfsgnjxvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v4sf, "vfsgnjxvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v8df, "vfsgnjxvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v8df, "vfsgnjxvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v8sf, "vfsgnjxvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsgnjxvv_v8sf, "vfsgnjxvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v16df, "vfsqrtv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v16sf, "vfsqrtv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v16sf, "vfsqrtv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v1df, "vfsqrtv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v2df, "vfsqrtv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v2df, "vfsqrtv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v2sf, "vfsqrtv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v32sf, "vfsqrtv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v4df, "vfsqrtv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v4df, "vfsqrtv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v4sf, "vfsqrtv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v4sf, "vfsqrtv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v8df, "vfsqrtv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v8df, "vfsqrtv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v8sf, "vfsqrtv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_mask_v8sf, "vfsqrtv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_v16df, "vfsqrtv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_v16sf, "vfsqrtv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_v16sf, "vfsqrtv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_v1df, "vfsqrtv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_v2df, "vfsqrtv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_v2df, "vfsqrtv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_v2sf, "vfsqrtv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_v32sf, "vfsqrtv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_v4df, "vfsqrtv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_v4df, "vfsqrtv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_v4sf, "vfsqrtv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_v4sf, "vfsqrtv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_v8df, "vfsqrtv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_v8df, "vfsqrtv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsqrtv_v8sf, "vfsqrtv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsqrtv_v8sf, "vfsqrtv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v16df, "vfsubvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v16sf, "vfsubvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v16sf, "vfsubvf_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v1df, "vfsubvf_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v2df, "vfsubvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v2df, "vfsubvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v2sf, "vfsubvf_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v32sf, "vfsubvf_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v4df, "vfsubvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v4df, "vfsubvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v4sf, "vfsubvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v4sf, "vfsubvf_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v8df, "vfsubvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v8df, "vfsubvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v8sf, "vfsubvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_mask_v8sf, "vfsubvf_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_v16df, "vfsubvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_v16sf, "vfsubvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_v16sf, "vfsubvf_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_v1df, "vfsubvf_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_v2df, "vfsubvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_v2df, "vfsubvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_v2sf, "vfsubvf_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_v32sf, "vfsubvf_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_v4df, "vfsubvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_v4df, "vfsubvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_v4sf, "vfsubvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_v4sf, "vfsubvf_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_v8df, "vfsubvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_v8df, "vfsubvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvf_v8sf, "vfsubvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvf_v8sf, "vfsubvf_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v16df, "vfsubvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v16sf, "vfsubvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v16sf, "vfsubvv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v1df, "vfsubvv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v2df, "vfsubvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v2df, "vfsubvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v2sf, "vfsubvv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v32sf, "vfsubvv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v4df, "vfsubvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v4df, "vfsubvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v4sf, "vfsubvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v4sf, "vfsubvv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v8df, "vfsubvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v8df, "vfsubvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v8sf, "vfsubvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_mask_v8sf, "vfsubvv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_v16df, "vfsubvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_v16sf, "vfsubvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_v16sf, "vfsubvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_v1df, "vfsubvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_v2df, "vfsubvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_v2df, "vfsubvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_v2sf, "vfsubvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_v32sf, "vfsubvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_v4df, "vfsubvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_v4df, "vfsubvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_v4sf, "vfsubvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_v4sf, "vfsubvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_v8df, "vfsubvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_v8df, "vfsubvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfsubvv_v8sf, "vfsubvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfsubvv_v8sf, "vfsubvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddvf_mask_v16df, "vfwaddvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddvf_mask_v2df, "vfwaddvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddvf_mask_v4df, "vfwaddvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddvf_mask_v4df, "vfwaddvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddvf_mask_v8df, "vfwaddvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddvf_mask_v8df, "vfwaddvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddvf_v16df, "vfwaddvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddvf_v2df, "vfwaddvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddvf_v4df, "vfwaddvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddvf_v4df, "vfwaddvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddvf_v8df, "vfwaddvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddvf_v8df, "vfwaddvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddvv_mask_v16df, "vfwaddvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddvv_mask_v2df, "vfwaddvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddvv_mask_v4df, "vfwaddvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddvv_mask_v4df, "vfwaddvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddvv_mask_v8df, "vfwaddvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddvv_mask_v8df, "vfwaddvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddvv_v16df, "vfwaddvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddvv_v2df, "vfwaddvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddvv_v4df, "vfwaddvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddvv_v4df, "vfwaddvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddvv_v8df, "vfwaddvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddvv_v8df, "vfwaddvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddwf_mask_v16df, "vfwaddwf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddwf_mask_v2df, "vfwaddwf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddwf_mask_v4df, "vfwaddwf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddwf_mask_v4df, "vfwaddwf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddwf_mask_v8df, "vfwaddwf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddwf_mask_v8df, "vfwaddwf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddwf_v16df, "vfwaddwf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddwf_v2df, "vfwaddwf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddwf_v4df, "vfwaddwf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddwf_v4df, "vfwaddwf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddwf_v8df, "vfwaddwf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddwf_v8df, "vfwaddwf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddwv_mask_v16df, "vfwaddwv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddwv_mask_v2df, "vfwaddwv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddwv_mask_v4df, "vfwaddwv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddwv_mask_v4df, "vfwaddwv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddwv_mask_v8df, "vfwaddwv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddwv_mask_v8df, "vfwaddwv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddwv_v16df, "vfwaddwv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddwv_v2df, "vfwaddwv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddwv_v4df, "vfwaddwv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddwv_v4df, "vfwaddwv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwaddwv_v8df, "vfwaddwv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwaddwv_v8df, "vfwaddwv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtffv_mask_v16df, "vfwcvtffv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtffv_mask_v2df, "vfwcvtffv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtffv_mask_v4df, "vfwcvtffv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtffv_mask_v4df, "vfwcvtffv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtffv_mask_v8df, "vfwcvtffv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtffv_mask_v8df, "vfwcvtffv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtffv_v16df, "vfwcvtffv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtffv_v2df, "vfwcvtffv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtffv_v4df, "vfwcvtffv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtffv_v4df, "vfwcvtffv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtffv_v8df, "vfwcvtffv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtffv_v8df, "vfwcvtffv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_mask_v16df, "vfwcvtfxuv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_UV16SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_mask_v16sf, "vfwcvtfxuv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_UV16HI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_mask_v16sf, "vfwcvtfxuv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_UV16HI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_mask_v2df, "vfwcvtfxuv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_UV2SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_mask_v32sf, "vfwcvtfxuv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_UV32HI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_mask_v4df, "vfwcvtfxuv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_UV4SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_mask_v4df, "vfwcvtfxuv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_UV4SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_mask_v4sf, "vfwcvtfxuv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_UV4HI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_mask_v8df, "vfwcvtfxuv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_UV8SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_mask_v8df, "vfwcvtfxuv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_UV8SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_mask_v8sf, "vfwcvtfxuv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_UV8HI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_mask_v8sf, "vfwcvtfxuv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_UV8HI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_v16df, "vfwcvtfxuv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_UV16SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_v16sf, "vfwcvtfxuv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_UV16HI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_v16sf, "vfwcvtfxuv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_UV16HI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_v2df, "vfwcvtfxuv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_UV2SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_v32sf, "vfwcvtfxuv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_UV32HI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_v4df, "vfwcvtfxuv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_UV4SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_v4df, "vfwcvtfxuv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_UV4SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_v4sf, "vfwcvtfxuv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_UV4HI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_v8df, "vfwcvtfxuv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_UV8SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_v8df, "vfwcvtfxuv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_UV8SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_v8sf, "vfwcvtfxuv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_UV8HI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxuv_v8sf, "vfwcvtfxuv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_UV8HI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_mask_v16df, "vfwcvtfxv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_mask_v16sf, "vfwcvtfxv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16HI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_mask_v16sf, "vfwcvtfxv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16HI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_mask_v2df, "vfwcvtfxv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_mask_v32sf, "vfwcvtfxv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32HI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_mask_v4df, "vfwcvtfxv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_mask_v4df, "vfwcvtfxv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_mask_v4sf, "vfwcvtfxv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4HI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_mask_v8df, "vfwcvtfxv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_mask_v8df, "vfwcvtfxv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_mask_v8sf, "vfwcvtfxv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8HI_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_mask_v8sf, "vfwcvtfxv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8HI_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_v16df, "vfwcvtfxv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_v16sf, "vfwcvtfxv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16HI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_v16sf, "vfwcvtfxv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16HI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_v2df, "vfwcvtfxv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_v32sf, "vfwcvtfxv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32HI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_v4df, "vfwcvtfxv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_v4df, "vfwcvtfxv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_v4sf, "vfwcvtfxv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4HI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_v8df, "vfwcvtfxv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_v8df, "vfwcvtfxv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_v8sf, "vfwcvtfxv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8HI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtfxv_v8sf, "vfwcvtfxv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8HI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtxfv_mask_v16di, "vfwcvtxfv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtxfv_mask_v2di, "vfwcvtxfv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtxfv_mask_v4di, "vfwcvtxfv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtxfv_mask_v4di, "vfwcvtxfv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtxfv_mask_v8di, "vfwcvtxfv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtxfv_mask_v8di, "vfwcvtxfv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtxfv_v16di, "vfwcvtxfv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtxfv_v2di, "vfwcvtxfv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtxfv_v4di, "vfwcvtxfv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtxfv_v4di, "vfwcvtxfv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtxfv_v8di, "vfwcvtxfv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtxfv_v8di, "vfwcvtxfv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtxufv_mask_v16di, "vfwcvtxufv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtxufv_mask_v2di, "vfwcvtxufv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtxufv_mask_v4di, "vfwcvtxufv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtxufv_mask_v4di, "vfwcvtxufv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtxufv_mask_v8di, "vfwcvtxufv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtxufv_mask_v8di, "vfwcvtxufv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtxufv_v16di, "vfwcvtxufv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtxufv_v2di, "vfwcvtxufv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtxufv_v4di, "vfwcvtxufv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtxufv_v4di, "vfwcvtxufv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwcvtxufv_v8di, "vfwcvtxufv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwcvtxufv_v8di, "vfwcvtxufv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmaccvf_mask_v16df, "vfwmaccvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmaccvf_mask_v2df, "vfwmaccvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmaccvf_mask_v4df, "vfwmaccvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmaccvf_mask_v4df, "vfwmaccvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmaccvf_mask_v8df, "vfwmaccvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmaccvf_mask_v8df, "vfwmaccvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmaccvf_v16df, "vfwmaccvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmaccvf_v2df, "vfwmaccvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmaccvf_v4df, "vfwmaccvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmaccvf_v4df, "vfwmaccvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmaccvf_v8df, "vfwmaccvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmaccvf_v8df, "vfwmaccvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmaccvv_mask_v16df, "vfwmaccvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmaccvv_mask_v2df, "vfwmaccvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmaccvv_mask_v4df, "vfwmaccvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmaccvv_mask_v4df, "vfwmaccvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmaccvv_mask_v8df, "vfwmaccvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmaccvv_mask_v8df, "vfwmaccvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmaccvv_v16df, "vfwmaccvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmaccvv_v2df, "vfwmaccvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmaccvv_v4df, "vfwmaccvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmaccvv_v4df, "vfwmaccvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmaccvv_v8df, "vfwmaccvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmaccvv_v8df, "vfwmaccvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmsacvf_mask_v16df, "vfwmsacvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmsacvf_mask_v2df, "vfwmsacvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmsacvf_mask_v4df, "vfwmsacvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmsacvf_mask_v4df, "vfwmsacvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmsacvf_mask_v8df, "vfwmsacvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmsacvf_mask_v8df, "vfwmsacvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmsacvf_v16df, "vfwmsacvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmsacvf_v2df, "vfwmsacvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmsacvf_v4df, "vfwmsacvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmsacvf_v4df, "vfwmsacvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmsacvf_v8df, "vfwmsacvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmsacvf_v8df, "vfwmsacvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmsacvv_mask_v16df, "vfwmsacvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmsacvv_mask_v2df, "vfwmsacvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmsacvv_mask_v4df, "vfwmsacvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmsacvv_mask_v4df, "vfwmsacvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmsacvv_mask_v8df, "vfwmsacvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmsacvv_mask_v8df, "vfwmsacvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmsacvv_v16df, "vfwmsacvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmsacvv_v2df, "vfwmsacvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmsacvv_v4df, "vfwmsacvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmsacvv_v4df, "vfwmsacvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmsacvv_v8df, "vfwmsacvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmsacvv_v8df, "vfwmsacvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmulvf_mask_v16df, "vfwmulvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmulvf_mask_v2df, "vfwmulvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmulvf_mask_v4df, "vfwmulvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmulvf_mask_v4df, "vfwmulvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmulvf_mask_v8df, "vfwmulvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmulvf_mask_v8df, "vfwmulvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmulvf_v16df, "vfwmulvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmulvf_v2df, "vfwmulvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmulvf_v4df, "vfwmulvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmulvf_v4df, "vfwmulvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmulvf_v8df, "vfwmulvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmulvf_v8df, "vfwmulvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmulvv_mask_v16df, "vfwmulvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmulvv_mask_v2df, "vfwmulvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmulvv_mask_v4df, "vfwmulvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmulvv_mask_v4df, "vfwmulvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmulvv_mask_v8df, "vfwmulvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmulvv_mask_v8df, "vfwmulvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmulvv_v16df, "vfwmulvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmulvv_v2df, "vfwmulvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmulvv_v4df, "vfwmulvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmulvv_v4df, "vfwmulvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwmulvv_v8df, "vfwmulvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwmulvv_v8df, "vfwmulvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmaccvf_mask_v16df, "vfwnmaccvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmaccvf_mask_v2df, "vfwnmaccvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmaccvf_mask_v4df, "vfwnmaccvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmaccvf_mask_v4df, "vfwnmaccvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmaccvf_mask_v8df, "vfwnmaccvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmaccvf_mask_v8df, "vfwnmaccvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmaccvf_v16df, "vfwnmaccvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmaccvf_v2df, "vfwnmaccvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmaccvf_v4df, "vfwnmaccvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmaccvf_v4df, "vfwnmaccvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmaccvf_v8df, "vfwnmaccvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmaccvf_v8df, "vfwnmaccvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmaccvv_mask_v16df, "vfwnmaccvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmaccvv_mask_v2df, "vfwnmaccvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmaccvv_mask_v4df, "vfwnmaccvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmaccvv_mask_v4df, "vfwnmaccvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmaccvv_mask_v8df, "vfwnmaccvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmaccvv_mask_v8df, "vfwnmaccvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmaccvv_v16df, "vfwnmaccvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmaccvv_v2df, "vfwnmaccvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmaccvv_v4df, "vfwnmaccvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmaccvv_v4df, "vfwnmaccvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmaccvv_v8df, "vfwnmaccvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmaccvv_v8df, "vfwnmaccvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmsacvf_mask_v16df, "vfwnmsacvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmsacvf_mask_v2df, "vfwnmsacvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmsacvf_mask_v4df, "vfwnmsacvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmsacvf_mask_v4df, "vfwnmsacvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmsacvf_mask_v8df, "vfwnmsacvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmsacvf_mask_v8df, "vfwnmsacvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmsacvf_v16df, "vfwnmsacvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmsacvf_v2df, "vfwnmsacvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmsacvf_v4df, "vfwnmsacvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmsacvf_v4df, "vfwnmsacvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmsacvf_v8df, "vfwnmsacvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmsacvf_v8df, "vfwnmsacvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmsacvv_mask_v16df, "vfwnmsacvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmsacvv_mask_v2df, "vfwnmsacvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmsacvv_mask_v4df, "vfwnmsacvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmsacvv_mask_v4df, "vfwnmsacvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmsacvv_mask_v8df, "vfwnmsacvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmsacvv_mask_v8df, "vfwnmsacvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmsacvv_v16df, "vfwnmsacvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmsacvv_v2df, "vfwnmsacvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmsacvv_v4df, "vfwnmsacvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmsacvv_v4df, "vfwnmsacvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwnmsacvv_v8df, "vfwnmsacvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwnmsacvv_v8df, "vfwnmsacvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwredosumvs_mask_v16df, "vfwredosumvs_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16SF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwredosumvs_mask_v2df, "vfwredosumvs_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2SF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwredosumvs_mask_v4df, "vfwredosumvs_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwredosumvs_mask_v4df, "vfwredosumvs_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwredosumvs_mask_v8df, "vfwredosumvs_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwredosumvs_mask_v8df, "vfwredosumvs_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwredosumvs_v16df, "vfwredosumvs_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16SF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwredosumvs_v2df, "vfwredosumvs_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2SF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwredosumvs_v4df, "vfwredosumvs_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwredosumvs_v4df, "vfwredosumvs_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwredosumvs_v8df, "vfwredosumvs_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwredosumvs_v8df, "vfwredosumvs_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwredsumvs_mask_v16df, "vfwredsumvs_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16SF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwredsumvs_mask_v2df, "vfwredsumvs_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2SF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwredsumvs_mask_v4df, "vfwredsumvs_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwredsumvs_mask_v4df, "vfwredsumvs_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwredsumvs_mask_v8df, "vfwredsumvs_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwredsumvs_mask_v8df, "vfwredsumvs_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwredsumvs_v16df, "vfwredsumvs_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16SF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwredsumvs_v2df, "vfwredsumvs_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2SF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwredsumvs_v4df, "vfwredsumvs_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwredsumvs_v4df, "vfwredsumvs_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwredsumvs_v8df, "vfwredsumvs_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwredsumvs_v8df, "vfwredsumvs_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubvf_mask_v16df, "vfwsubvf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubvf_mask_v2df, "vfwsubvf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubvf_mask_v4df, "vfwsubvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubvf_mask_v4df, "vfwsubvf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubvf_mask_v8df, "vfwsubvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubvf_mask_v8df, "vfwsubvf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubvf_v16df, "vfwsubvf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubvf_v2df, "vfwsubvf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubvf_v4df, "vfwsubvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubvf_v4df, "vfwsubvf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubvf_v8df, "vfwsubvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubvf_v8df, "vfwsubvf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubvv_mask_v16df, "vfwsubvv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubvv_mask_v2df, "vfwsubvv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubvv_mask_v4df, "vfwsubvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubvv_mask_v4df, "vfwsubvv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubvv_mask_v8df, "vfwsubvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubvv_mask_v8df, "vfwsubvv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubvv_v16df, "vfwsubvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubvv_v2df, "vfwsubvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubvv_v4df, "vfwsubvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubvv_v4df, "vfwsubvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubvv_v8df, "vfwsubvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubvv_v8df, "vfwsubvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubwf_mask_v16df, "vfwsubwf_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubwf_mask_v2df, "vfwsubwf_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubwf_mask_v4df, "vfwsubwf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubwf_mask_v4df, "vfwsubwf_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubwf_mask_v8df, "vfwsubwf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubwf_mask_v8df, "vfwsubwf_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubwf_v16df, "vfwsubwf_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubwf_v2df, "vfwsubwf_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubwf_v4df, "vfwsubwf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubwf_v4df, "vfwsubwf_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubwf_v8df, "vfwsubwf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubwf_v8df, "vfwsubwf_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubwv_mask_v16df, "vfwsubwv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubwv_mask_v2df, "vfwsubwv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubwv_mask_v4df, "vfwsubwv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubwv_mask_v4df, "vfwsubwv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubwv_mask_v8df, "vfwsubwv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubwv_mask_v8df, "vfwsubwv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubwv_v16df, "vfwsubwv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubwv_v2df, "vfwsubwv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubwv_v4df, "vfwsubwv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubwv_v4df, "vfwsubwv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vfwsubwv_v8df, "vfwsubwv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vfwsubwv_v8df, "vfwsubwv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vidv_mask_v128qi, "vidv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v16di, "vidv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v16hi, "vidv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v16hi, "vidv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v16qi, "vidv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v16qi, "vidv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v16si, "vidv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v16si, "vidv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v1di, "vidv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v2di, "vidv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v2di, "vidv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v2si, "vidv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v32hi, "vidv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v32hi, "vidv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v32qi, "vidv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v32qi, "vidv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v32si, "vidv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v4di, "vidv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v4di, "vidv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v4hi, "vidv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v4si, "vidv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v4si, "vidv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v64hi, "vidv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v64qi, "vidv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v64qi, "vidv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v8di, "vidv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v8di, "vidv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v8hi, "vidv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v8hi, "vidv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v8qi, "vidv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_mask_v8si, "vidv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vidv_mask_v8si, "vidv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vidv_v128qi, "vidv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v16di, "vidv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v16hi, "vidv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v16hi, "vidv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v16qi, "vidv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v16qi, "vidv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v16si, "vidv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v16si, "vidv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v1di, "vidv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v2di, "vidv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v2di, "vidv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v2si, "vidv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v32hi, "vidv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v32hi, "vidv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v32qi, "vidv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v32qi, "vidv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v32si, "vidv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v4di, "vidv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v4di, "vidv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v4hi, "vidv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v4si, "vidv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v4si, "vidv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v64hi, "vidv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v64qi, "vidv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v64qi, "vidv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v8di, "vidv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v8di, "vidv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v8hi, "vidv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v8hi, "vidv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v8qi, "vidv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vidv_v8si, "vidv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USI, vector128),
RISCV_BUILTIN (vidv_v8si, "vidv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USI, vector64),
RISCV_BUILTIN (viotam_mask_v128qi, "viotam_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v16di, "viotam_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v16hi, "viotam_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v16hi, "viotam_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v16qi, "viotam_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v16qi, "viotam_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v16si, "viotam_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v16si, "viotam_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v1di, "viotam_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v2di, "viotam_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v2di, "viotam_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v2si, "viotam_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v32hi, "viotam_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v32hi, "viotam_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v32qi, "viotam_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v32qi, "viotam_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v32si, "viotam_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v4di, "viotam_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v4di, "viotam_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v4hi, "viotam_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v4si, "viotam_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v4si, "viotam_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v64hi, "viotam_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v64qi, "viotam_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v64qi, "viotam_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v8di, "viotam_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v8di, "viotam_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v8hi, "viotam_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v8hi, "viotam_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v8qi, "viotam_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_mask_v8si, "viotam_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_mask_v8si, "viotam_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v128qi, "viotam_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v16di, "viotam_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v16hi, "viotam_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v16hi, "viotam_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v16qi, "viotam_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v16qi, "viotam_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v16si, "viotam_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v16si, "viotam_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v1di, "viotam_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v2di, "viotam_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v2di, "viotam_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v2si, "viotam_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v32hi, "viotam_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v32hi, "viotam_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v32qi, "viotam_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v32qi, "viotam_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v32si, "viotam_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v4di, "viotam_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v4di, "viotam_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v4hi, "viotam_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v4si, "viotam_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v4si, "viotam_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v64hi, "viotam_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v64qi, "viotam_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v64qi, "viotam_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v8di, "viotam_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v8di, "viotam_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v8hi, "viotam_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v8hi, "viotam_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v8qi, "viotam_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (viotam_v8si, "viotam_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (viotam_v8si, "viotam_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v128qi, "vlbuv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v16di, "vlbuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v16hi, "vlbuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v16hi, "vlbuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v16qi, "vlbuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v16qi, "vlbuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v16si, "vlbuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v16si, "vlbuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v1di, "vlbuv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v2di, "vlbuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v2di, "vlbuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v2si, "vlbuv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v32hi, "vlbuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v32hi, "vlbuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v32qi, "vlbuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v32qi, "vlbuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v32si, "vlbuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v4di, "vlbuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v4di, "vlbuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v4hi, "vlbuv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v4si, "vlbuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v4si, "vlbuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v64hi, "vlbuv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v64qi, "vlbuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v64qi, "vlbuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v8di, "vlbuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v8di, "vlbuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v8hi, "vlbuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v8hi, "vlbuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v8qi, "vlbuv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_mask_v8si, "vlbuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbuv_mask_v8si, "vlbuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbuv_v128qi, "vlbuv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UQIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v16di, "vlbuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UDIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v16hi, "vlbuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v16hi, "vlbuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v16qi, "vlbuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v16qi, "vlbuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v16si, "vlbuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v16si, "vlbuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v1di, "vlbuv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UDIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v2di, "vlbuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v2di, "vlbuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v2si, "vlbuv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_USIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v32hi, "vlbuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v32hi, "vlbuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v32qi, "vlbuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v32qi, "vlbuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v32si, "vlbuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_USIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v4di, "vlbuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v4di, "vlbuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v4hi, "vlbuv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UHIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v4si, "vlbuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v4si, "vlbuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v64hi, "vlbuv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UHIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v64qi, "vlbuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v64qi, "vlbuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v8di, "vlbuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v8di, "vlbuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v8hi, "vlbuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v8hi, "vlbuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v8qi, "vlbuv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UQIPTR_USI, vector64),
RISCV_BUILTIN (vlbuv_v8si, "vlbuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_USI, vector128),
RISCV_BUILTIN (vlbuv_v8si, "vlbuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v128qi, "vlbv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v16di, "vlbv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v16hi, "vlbv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v16hi, "vlbv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v16qi, "vlbv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v16qi, "vlbv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v16si, "vlbv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v16si, "vlbv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v1di, "vlbv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v2di, "vlbv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v2di, "vlbv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v2si, "vlbv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v32hi, "vlbv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v32hi, "vlbv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v32qi, "vlbv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v32qi, "vlbv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v32si, "vlbv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v4di, "vlbv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v4di, "vlbv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v4hi, "vlbv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v4si, "vlbv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v4si, "vlbv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v64hi, "vlbv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v64qi, "vlbv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v64qi, "vlbv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v8di, "vlbv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v8di, "vlbv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v8hi, "vlbv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v8hi, "vlbv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v8qi, "vlbv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_mask_v8si, "vlbv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlbv_mask_v8si, "vlbv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlbv_v128qi, "vlbv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v16di, "vlbv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v16hi, "vlbv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v16hi, "vlbv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v16qi, "vlbv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v16qi, "vlbv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v16si, "vlbv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v16si, "vlbv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v1di, "vlbv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v2di, "vlbv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v2di, "vlbv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v2si, "vlbv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v32hi, "vlbv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v32hi, "vlbv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v32qi, "vlbv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v32qi, "vlbv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v32si, "vlbv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v4di, "vlbv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v4di, "vlbv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v4hi, "vlbv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v4si, "vlbv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v4si, "vlbv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v64hi, "vlbv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v64qi, "vlbv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v64qi, "vlbv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v8di, "vlbv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v8di, "vlbv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v8hi, "vlbv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v8hi, "vlbv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v8qi, "vlbv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QIPTR_USI, vector64),
RISCV_BUILTIN (vlbv_v8si, "vlbv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_USI, vector128),
RISCV_BUILTIN (vlbv_v8si, "vlbv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_USI, vector64),
RISCV_BUILTIN (vlev_mask_v128qi, "vlev_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v16df, "vlev_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DFPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v16di, "vlev_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v16hi, "vlev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v16hi, "vlev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v16qi, "vlev_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v16qi, "vlev_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v16sf, "vlev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SFPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v16sf, "vlev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SFPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v16si, "vlev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v16si, "vlev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v1df, "vlev_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DFPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v1di, "vlev_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v2df, "vlev_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DFPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v2df, "vlev_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DFPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v2di, "vlev_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v2di, "vlev_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v2sf, "vlev_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SFPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v2si, "vlev_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v32hi, "vlev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v32hi, "vlev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v32qi, "vlev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v32qi, "vlev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v32sf, "vlev_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SFPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v32si, "vlev_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v4df, "vlev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DFPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v4df, "vlev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DFPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v4di, "vlev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v4di, "vlev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v4hi, "vlev_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v4sf, "vlev_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SFPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v4sf, "vlev_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SFPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v4si, "vlev_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v4si, "vlev_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v64hi, "vlev_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v64qi, "vlev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v64qi, "vlev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v8df, "vlev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DFPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v8df, "vlev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DFPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v8di, "vlev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v8di, "vlev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v8hi, "vlev_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v8hi, "vlev_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v8qi, "vlev_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v8sf, "vlev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SFPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v8sf, "vlev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SFPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_mask_v8si, "vlev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_UV16QI_SI, vector128),
RISCV_BUILTIN (vlev_mask_v8si, "vlev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_UV8QI_SI, vector64),
RISCV_BUILTIN (vlev_v128qi, "vlev_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v16df, "vlev_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_DFPTR_SI, vector128),
RISCV_BUILTIN (vlev_v16di, "vlev_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v16hi, "vlev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v16hi, "vlev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v16qi, "vlev_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v16qi, "vlev_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v16sf, "vlev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_SFPTR_SI, vector128),
RISCV_BUILTIN (vlev_v16sf, "vlev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_SFPTR_SI, vector64),
RISCV_BUILTIN (vlev_v16si, "vlev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v16si, "vlev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v1df, "vlev_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_DFPTR_SI, vector64),
RISCV_BUILTIN (vlev_v1di, "vlev_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v2df, "vlev_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_DFPTR_SI, vector128),
RISCV_BUILTIN (vlev_v2df, "vlev_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_DFPTR_SI, vector64),
RISCV_BUILTIN (vlev_v2di, "vlev_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v2di, "vlev_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v2sf, "vlev_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_SFPTR_SI, vector64),
RISCV_BUILTIN (vlev_v2si, "vlev_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v32hi, "vlev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v32hi, "vlev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v32qi, "vlev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v32qi, "vlev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v32sf, "vlev_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_SFPTR_SI, vector128),
RISCV_BUILTIN (vlev_v32si, "vlev_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v4df, "vlev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_DFPTR_SI, vector128),
RISCV_BUILTIN (vlev_v4df, "vlev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_DFPTR_SI, vector64),
RISCV_BUILTIN (vlev_v4di, "vlev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v4di, "vlev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v4hi, "vlev_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v4sf, "vlev_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_SFPTR_SI, vector128),
RISCV_BUILTIN (vlev_v4sf, "vlev_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_SFPTR_SI, vector64),
RISCV_BUILTIN (vlev_v4si, "vlev_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v4si, "vlev_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v64hi, "vlev_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v64qi, "vlev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v64qi, "vlev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v8df, "vlev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_DFPTR_SI, vector128),
RISCV_BUILTIN (vlev_v8df, "vlev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_DFPTR_SI, vector64),
RISCV_BUILTIN (vlev_v8di, "vlev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v8di, "vlev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v8hi, "vlev_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v8hi, "vlev_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v8qi, "vlev_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QIPTR_SI, vector64),
RISCV_BUILTIN (vlev_v8sf, "vlev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_SFPTR_SI, vector128),
RISCV_BUILTIN (vlev_v8sf, "vlev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_SFPTR_SI, vector64),
RISCV_BUILTIN (vlev_v8si, "vlev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_SI, vector128),
RISCV_BUILTIN (vlev_v8si, "vlev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_SI, vector64),
RISCV_BUILTIN (vlhuv_mask_v128qi, "vlhuv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v16di, "vlhuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v16hi, "vlhuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v16hi, "vlhuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v16qi, "vlhuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v16qi, "vlhuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v16si, "vlhuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v16si, "vlhuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v1di, "vlhuv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v2di, "vlhuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v2di, "vlhuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v2si, "vlhuv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v32hi, "vlhuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v32hi, "vlhuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v32qi, "vlhuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v32qi, "vlhuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v32si, "vlhuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v4di, "vlhuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v4di, "vlhuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v4hi, "vlhuv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v4si, "vlhuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v4si, "vlhuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v64hi, "vlhuv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v64qi, "vlhuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v64qi, "vlhuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v8di, "vlhuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v8di, "vlhuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v8hi, "vlhuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v8hi, "vlhuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v8qi, "vlhuv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_mask_v8si, "vlhuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhuv_mask_v8si, "vlhuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhuv_v128qi, "vlhuv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UQIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v16di, "vlhuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UDIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v16hi, "vlhuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v16hi, "vlhuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v16qi, "vlhuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v16qi, "vlhuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v16si, "vlhuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v16si, "vlhuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v1di, "vlhuv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UDIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v2di, "vlhuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v2di, "vlhuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v2si, "vlhuv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_USIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v32hi, "vlhuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v32hi, "vlhuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v32qi, "vlhuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v32qi, "vlhuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v32si, "vlhuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_USIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v4di, "vlhuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v4di, "vlhuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v4hi, "vlhuv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UHIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v4si, "vlhuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v4si, "vlhuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v64hi, "vlhuv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UHIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v64qi, "vlhuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v64qi, "vlhuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v8di, "vlhuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v8di, "vlhuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v8hi, "vlhuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v8hi, "vlhuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v8qi, "vlhuv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UQIPTR_USI, vector64),
RISCV_BUILTIN (vlhuv_v8si, "vlhuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_USI, vector128),
RISCV_BUILTIN (vlhuv_v8si, "vlhuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v128qi, "vlhv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v16di, "vlhv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v16hi, "vlhv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v16hi, "vlhv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v16qi, "vlhv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v16qi, "vlhv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v16si, "vlhv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v16si, "vlhv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v1di, "vlhv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v2di, "vlhv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v2di, "vlhv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v2si, "vlhv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v32hi, "vlhv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v32hi, "vlhv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v32qi, "vlhv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v32qi, "vlhv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v32si, "vlhv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v4di, "vlhv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v4di, "vlhv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v4hi, "vlhv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v4si, "vlhv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v4si, "vlhv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v64hi, "vlhv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v64qi, "vlhv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v64qi, "vlhv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v8di, "vlhv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v8di, "vlhv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v8hi, "vlhv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v8hi, "vlhv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v8qi, "vlhv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_mask_v8si, "vlhv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlhv_mask_v8si, "vlhv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlhv_v128qi, "vlhv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v16di, "vlhv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v16hi, "vlhv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v16hi, "vlhv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v16qi, "vlhv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v16qi, "vlhv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v16si, "vlhv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v16si, "vlhv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v1di, "vlhv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v2di, "vlhv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v2di, "vlhv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v2si, "vlhv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v32hi, "vlhv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v32hi, "vlhv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v32qi, "vlhv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v32qi, "vlhv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v32si, "vlhv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v4di, "vlhv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v4di, "vlhv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v4hi, "vlhv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v4si, "vlhv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v4si, "vlhv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v64hi, "vlhv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v64qi, "vlhv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v64qi, "vlhv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v8di, "vlhv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v8di, "vlhv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v8hi, "vlhv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v8hi, "vlhv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v8qi, "vlhv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QIPTR_USI, vector64),
RISCV_BUILTIN (vlhv_v8si, "vlhv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_USI, vector128),
RISCV_BUILTIN (vlhv_v8si, "vlhv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v128qi, "vlsbuv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v16di, "vlsbuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v16hi, "vlsbuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v16hi, "vlsbuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v16qi, "vlsbuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v16qi, "vlsbuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v16si, "vlsbuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v16si, "vlsbuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v1di, "vlsbuv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v2di, "vlsbuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v2di, "vlsbuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v2si, "vlsbuv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v32hi, "vlsbuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v32hi, "vlsbuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v32qi, "vlsbuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v32qi, "vlsbuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v32si, "vlsbuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v4di, "vlsbuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v4di, "vlsbuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v4hi, "vlsbuv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v4si, "vlsbuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v4si, "vlsbuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v64hi, "vlsbuv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v64qi, "vlsbuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v64qi, "vlsbuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v8di, "vlsbuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v8di, "vlsbuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v8hi, "vlsbuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v8hi, "vlsbuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v8qi, "vlsbuv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_mask_v8si, "vlsbuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbuv_mask_v8si, "vlsbuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v128qi, "vlsbuv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UQIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v16di, "vlsbuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UDIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v16hi, "vlsbuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v16hi, "vlsbuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v16qi, "vlsbuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v16qi, "vlsbuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v16si, "vlsbuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v16si, "vlsbuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v1di, "vlsbuv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UDIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v2di, "vlsbuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v2di, "vlsbuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v2si, "vlsbuv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_USIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v32hi, "vlsbuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v32hi, "vlsbuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v32qi, "vlsbuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v32qi, "vlsbuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v32si, "vlsbuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_USIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v4di, "vlsbuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v4di, "vlsbuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v4hi, "vlsbuv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UHIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v4si, "vlsbuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v4si, "vlsbuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v64hi, "vlsbuv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UHIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v64qi, "vlsbuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v64qi, "vlsbuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v8di, "vlsbuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v8di, "vlsbuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v8hi, "vlsbuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v8hi, "vlsbuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v8qi, "vlsbuv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UQIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbuv_v8si, "vlsbuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbuv_v8si, "vlsbuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v128qi, "vlsbv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v16di, "vlsbv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v16hi, "vlsbv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v16hi, "vlsbv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v16qi, "vlsbv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v16qi, "vlsbv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v16si, "vlsbv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v16si, "vlsbv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v1di, "vlsbv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v2di, "vlsbv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v2di, "vlsbv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v2si, "vlsbv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v32hi, "vlsbv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v32hi, "vlsbv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v32qi, "vlsbv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v32qi, "vlsbv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v32si, "vlsbv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v4di, "vlsbv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v4di, "vlsbv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v4hi, "vlsbv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v4si, "vlsbv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v4si, "vlsbv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v64hi, "vlsbv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v64qi, "vlsbv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v64qi, "vlsbv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v8di, "vlsbv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v8di, "vlsbv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v8hi, "vlsbv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v8hi, "vlsbv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v8qi, "vlsbv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_mask_v8si, "vlsbv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlsbv_mask_v8si, "vlsbv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlsbv_v128qi, "vlsbv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v16di, "vlsbv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v16hi, "vlsbv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v16hi, "vlsbv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v16qi, "vlsbv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v16qi, "vlsbv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v16si, "vlsbv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v16si, "vlsbv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v1di, "vlsbv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v2di, "vlsbv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v2di, "vlsbv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v2si, "vlsbv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v32hi, "vlsbv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v32hi, "vlsbv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v32qi, "vlsbv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v32qi, "vlsbv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v32si, "vlsbv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v4di, "vlsbv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v4di, "vlsbv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v4hi, "vlsbv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v4si, "vlsbv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v4si, "vlsbv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v64hi, "vlsbv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v64qi, "vlsbv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v64qi, "vlsbv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v8di, "vlsbv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v8di, "vlsbv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v8hi, "vlsbv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v8hi, "vlsbv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v8qi, "vlsbv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsbv_v8si, "vlsbv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlsbv_v8si, "vlsbv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v10di, "vlseg5buv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v10si, "vlseg5buv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v112qi, "vlseg7buv_mask_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_V112QIx7_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v128qi, "vlseg2buv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_V128QIx2_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v128qi, "vlseg4buv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_V128QIx4_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v128qi, "vlseg8buv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_V128QIx8_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v12di, "vlseg3buv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v12di, "vlseg6buv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v12hi, "vlseg3buv_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v12si, "vlseg3buv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v12si, "vlseg3buv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v12si, "vlseg6buv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v14di, "vlseg7buv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v14si, "vlseg7buv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v16di, "vlseg2buv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v16di, "vlseg4buv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v16di, "vlseg8buv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v16hi, "vlseg2buv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v16hi, "vlseg2buv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v16hi, "vlseg4buv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v16qi, "vlseg2buv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_V16QIx2_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v16si, "vlseg2buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v16si, "vlseg2buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v16si, "vlseg4buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v16si, "vlseg4buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v16si, "vlseg8buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v20hi, "vlseg5buv_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v20si, "vlseg5buv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v24hi, "vlseg3buv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v24hi, "vlseg3buv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v24hi, "vlseg6buv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v24qi, "vlseg3buv_mask_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_V24QIx3_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v24si, "vlseg3buv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v24si, "vlseg6buv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v28hi, "vlseg7buv_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v28si, "vlseg7buv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v2di, "vlseg2buv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v32hi, "vlseg2buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v32hi, "vlseg2buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v32hi, "vlseg4buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v32hi, "vlseg4buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v32hi, "vlseg8buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v32qi, "vlseg2buv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v32qi, "vlseg2buv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v32qi, "vlseg4buv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_V32QIx4_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v32si, "vlseg2buv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v32si, "vlseg4buv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v32si, "vlseg8buv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v3di, "vlseg3buv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v40hi, "vlseg5buv_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v40qi, "vlseg5buv_mask_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_V40QIx5_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v48hi, "vlseg3buv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v48hi, "vlseg6buv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v48qi, "vlseg3buv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v48qi, "vlseg3buv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v48qi, "vlseg6buv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_V48QIx6_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v4di, "vlseg2buv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v4di, "vlseg2buv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v4di, "vlseg4buv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v4si, "vlseg2buv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v56hi, "vlseg7buv_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v56qi, "vlseg7buv_mask_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_V56QIx7_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v5di, "vlseg5buv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v64hi, "vlseg2buv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v64hi, "vlseg4buv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v64hi, "vlseg8buv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v64qi, "vlseg2buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v64qi, "vlseg2buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v64qi, "vlseg4buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v64qi, "vlseg4buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v64qi, "vlseg8buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_V64QIx8_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v6di, "vlseg3buv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v6di, "vlseg3buv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v6di, "vlseg6buv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v6si, "vlseg3buv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v7di, "vlseg7buv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v80qi, "vlseg5buv_mask_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_V80QIx5_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v8di, "vlseg2buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v8di, "vlseg2buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v8di, "vlseg4buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v8di, "vlseg4buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v8di, "vlseg8buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v8hi, "vlseg2buv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v8si, "vlseg2buv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v8si, "vlseg2buv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v8si, "vlseg4buv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_mask_v96qi, "vlseg3buv_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_V96QIx3_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_mask_v96qi, "vlseg6buv_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_V96QIx6_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v10di, "vlseg5buv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v10si, "vlseg5buv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v112qi, "vlseg7buv_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_UQIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v128qi, "vlseg2buv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_UQIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v128qi, "vlseg4buv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_UQIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v128qi, "vlseg8buv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_UQIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v12di, "vlseg3buv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v12di, "vlseg6buv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v12hi, "vlseg3buv_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v12si, "vlseg3buv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v12si, "vlseg3buv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v12si, "vlseg6buv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v14di, "vlseg7buv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v14si, "vlseg7buv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v16di, "vlseg2buv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v16di, "vlseg4buv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v16di, "vlseg8buv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v16hi, "vlseg2buv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v16hi, "vlseg2buv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v16hi, "vlseg4buv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v16qi, "vlseg2buv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_UQIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v16si, "vlseg2buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v16si, "vlseg2buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v16si, "vlseg4buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v16si, "vlseg4buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v16si, "vlseg8buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v20hi, "vlseg5buv_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v20si, "vlseg5buv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v24hi, "vlseg3buv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v24hi, "vlseg3buv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v24hi, "vlseg6buv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v24qi, "vlseg3buv_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_UQIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v24si, "vlseg3buv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v24si, "vlseg6buv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v28hi, "vlseg7buv_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v28si, "vlseg7buv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v2di, "vlseg2buv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v32hi, "vlseg2buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v32hi, "vlseg2buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v32hi, "vlseg4buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v32hi, "vlseg4buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v32hi, "vlseg8buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v32qi, "vlseg2buv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_UQIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v32qi, "vlseg2buv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_UQIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v32qi, "vlseg4buv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_UQIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v32si, "vlseg2buv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v32si, "vlseg4buv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v32si, "vlseg8buv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v3di, "vlseg3buv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v40hi, "vlseg5buv_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v40qi, "vlseg5buv_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_UQIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v48hi, "vlseg3buv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v48hi, "vlseg6buv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v48qi, "vlseg3buv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_UQIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v48qi, "vlseg3buv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_UQIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v48qi, "vlseg6buv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_UQIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v4di, "vlseg2buv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v4di, "vlseg2buv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v4di, "vlseg4buv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v4si, "vlseg2buv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v56hi, "vlseg7buv_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v56qi, "vlseg7buv_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_UQIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v5di, "vlseg5buv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v64hi, "vlseg2buv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v64hi, "vlseg4buv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v64hi, "vlseg8buv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v64qi, "vlseg2buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_UQIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v64qi, "vlseg2buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_UQIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v64qi, "vlseg4buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_UQIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v64qi, "vlseg4buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_UQIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v64qi, "vlseg8buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_UQIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v6di, "vlseg3buv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v6di, "vlseg3buv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v6di, "vlseg6buv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v6si, "vlseg3buv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v7di, "vlseg7buv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v80qi, "vlseg5buv_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_UQIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v8di, "vlseg2buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v8di, "vlseg2buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v8di, "vlseg4buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v8di, "vlseg4buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v8di, "vlseg8buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v8hi, "vlseg2buv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v8si, "vlseg2buv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v8si, "vlseg2buv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v8si, "vlseg4buv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbuv_v96qi, "vlseg3buv_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_UQIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbuv_v96qi, "vlseg6buv_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_UQIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v10di, "vlseg5bv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v10si, "vlseg5bv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v112qi, "vlseg7bv_mask_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_V112QIx7_QIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v128qi, "vlseg2bv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_V128QIx2_QIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v128qi, "vlseg4bv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_V128QIx4_QIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v128qi, "vlseg8bv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_V128QIx8_QIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v12di, "vlseg3bv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v12di, "vlseg6bv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v12hi, "vlseg3bv_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v12si, "vlseg3bv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v12si, "vlseg3bv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v12si, "vlseg6bv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v14di, "vlseg7bv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v14si, "vlseg7bv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v16di, "vlseg2bv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v16di, "vlseg4bv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v16di, "vlseg8bv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v16hi, "vlseg2bv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v16hi, "vlseg2bv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v16hi, "vlseg4bv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v16qi, "vlseg2bv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_V16QIx2_QIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v16si, "vlseg2bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v16si, "vlseg2bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v16si, "vlseg4bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v16si, "vlseg4bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v16si, "vlseg8bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v20hi, "vlseg5bv_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v20si, "vlseg5bv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v24hi, "vlseg3bv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v24hi, "vlseg3bv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v24hi, "vlseg6bv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v24qi, "vlseg3bv_mask_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_V24QIx3_QIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v24si, "vlseg3bv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v24si, "vlseg6bv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v28hi, "vlseg7bv_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v28si, "vlseg7bv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v2di, "vlseg2bv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v32hi, "vlseg2bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v32hi, "vlseg2bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v32hi, "vlseg4bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v32hi, "vlseg4bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v32hi, "vlseg8bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v32qi, "vlseg2bv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_QIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v32qi, "vlseg2bv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_QIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v32qi, "vlseg4bv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_V32QIx4_QIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v32si, "vlseg2bv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v32si, "vlseg4bv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v32si, "vlseg8bv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v3di, "vlseg3bv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v40hi, "vlseg5bv_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v40qi, "vlseg5bv_mask_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_V40QIx5_QIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v48hi, "vlseg3bv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v48hi, "vlseg6bv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v48qi, "vlseg3bv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_QIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v48qi, "vlseg3bv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_QIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v48qi, "vlseg6bv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_V48QIx6_QIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v4di, "vlseg2bv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v4di, "vlseg2bv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v4di, "vlseg4bv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v4si, "vlseg2bv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v56hi, "vlseg7bv_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v56qi, "vlseg7bv_mask_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_V56QIx7_QIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v5di, "vlseg5bv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v64hi, "vlseg2bv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v64hi, "vlseg4bv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v64hi, "vlseg8bv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v64qi, "vlseg2bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_QIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v64qi, "vlseg2bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_QIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v64qi, "vlseg4bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_QIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v64qi, "vlseg4bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_QIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v64qi, "vlseg8bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_V64QIx8_QIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v6di, "vlseg3bv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v6di, "vlseg3bv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v6di, "vlseg6bv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v6si, "vlseg3bv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v7di, "vlseg7bv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v80qi, "vlseg5bv_mask_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_V80QIx5_QIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v8di, "vlseg2bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v8di, "vlseg2bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v8di, "vlseg4bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v8di, "vlseg4bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v8di, "vlseg8bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v8hi, "vlseg2bv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v8si, "vlseg2bv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v8si, "vlseg2bv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v8si, "vlseg4bv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_mask_v96qi, "vlseg3bv_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_V96QIx3_QIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_mask_v96qi, "vlseg6bv_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_V96QIx6_QIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v10di, "vlseg5bv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v10si, "vlseg5bv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v112qi, "vlseg7bv_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_QIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v128qi, "vlseg2bv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_QIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v128qi, "vlseg4bv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_QIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v128qi, "vlseg8bv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_QIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v12di, "vlseg3bv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v12di, "vlseg6bv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v12hi, "vlseg3bv_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v12si, "vlseg3bv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v12si, "vlseg3bv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v12si, "vlseg6bv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v14di, "vlseg7bv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v14si, "vlseg7bv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v16di, "vlseg2bv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v16di, "vlseg4bv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v16di, "vlseg8bv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v16hi, "vlseg2bv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v16hi, "vlseg2bv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v16hi, "vlseg4bv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v16qi, "vlseg2bv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_QIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v16si, "vlseg2bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v16si, "vlseg2bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v16si, "vlseg4bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v16si, "vlseg4bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v16si, "vlseg8bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v20hi, "vlseg5bv_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v20si, "vlseg5bv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v24hi, "vlseg3bv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v24hi, "vlseg3bv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v24hi, "vlseg6bv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v24qi, "vlseg3bv_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_QIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v24si, "vlseg3bv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v24si, "vlseg6bv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v28hi, "vlseg7bv_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v28si, "vlseg7bv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v2di, "vlseg2bv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v32hi, "vlseg2bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v32hi, "vlseg2bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v32hi, "vlseg4bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v32hi, "vlseg4bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v32hi, "vlseg8bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v32qi, "vlseg2bv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_QIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v32qi, "vlseg2bv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_QIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v32qi, "vlseg4bv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_QIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v32si, "vlseg2bv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v32si, "vlseg4bv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v32si, "vlseg8bv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v3di, "vlseg3bv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v40hi, "vlseg5bv_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v40qi, "vlseg5bv_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_QIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v48hi, "vlseg3bv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v48hi, "vlseg6bv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v48qi, "vlseg3bv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_QIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v48qi, "vlseg3bv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_QIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v48qi, "vlseg6bv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_QIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v4di, "vlseg2bv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v4di, "vlseg2bv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v4di, "vlseg4bv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v4si, "vlseg2bv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v56hi, "vlseg7bv_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v56qi, "vlseg7bv_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_QIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v5di, "vlseg5bv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v64hi, "vlseg2bv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v64hi, "vlseg4bv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v64hi, "vlseg8bv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v64qi, "vlseg2bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_QIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v64qi, "vlseg2bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_QIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v64qi, "vlseg4bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_QIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v64qi, "vlseg4bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_QIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v64qi, "vlseg8bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_QIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v6di, "vlseg3bv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v6di, "vlseg3bv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v6di, "vlseg6bv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v6si, "vlseg3bv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v7di, "vlseg7bv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v80qi, "vlseg5bv_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_QIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v8di, "vlseg2bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v8di, "vlseg2bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v8di, "vlseg4bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v8di, "vlseg4bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v8di, "vlseg8bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v8hi, "vlseg2bv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v8si, "vlseg2bv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v8si, "vlseg2bv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v8si, "vlseg4bv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegbv_v96qi, "vlseg3bv_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_QIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegbv_v96qi, "vlseg6bv_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_QIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegev_mask_v10df, "vlseg5ev_mask_v10df", RISCV_BUILTIN_DIRECT, RISCV_V10DFx5_FTYPE_V10DFx5_DFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v10di, "vlseg5ev_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_DIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v10sf, "vlseg5ev_mask_v10sf", RISCV_BUILTIN_DIRECT, RISCV_V10SFx5_FTYPE_V10SFx5_SFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v10si, "vlseg5ev_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_SIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v112qi, "vlseg7ev_mask_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_V112QIx7_QIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v128qi, "vlseg2ev_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_V128QIx2_QIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v128qi, "vlseg4ev_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_V128QIx4_QIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v128qi, "vlseg8ev_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_V128QIx8_QIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v12df, "vlseg3ev_mask_v12df", RISCV_BUILTIN_DIRECT, RISCV_V12DFx3_FTYPE_V12DFx3_DFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v12df, "vlseg6ev_mask_v12df", RISCV_BUILTIN_DIRECT, RISCV_V12DFx6_FTYPE_V12DFx6_DFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v12di, "vlseg3ev_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_DIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v12di, "vlseg6ev_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_DIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v12hi, "vlseg3ev_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_HIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v12sf, "vlseg3ev_mask_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx3_FTYPE_V12SFx3_SFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v12sf, "vlseg3ev_mask_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx3_FTYPE_V12SFx3_SFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v12sf, "vlseg6ev_mask_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx6_FTYPE_V12SFx6_SFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v12si, "vlseg3ev_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v12si, "vlseg3ev_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v12si, "vlseg6ev_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_SIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v14df, "vlseg7ev_mask_v14df", RISCV_BUILTIN_DIRECT, RISCV_V14DFx7_FTYPE_V14DFx7_DFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v14di, "vlseg7ev_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_DIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v14sf, "vlseg7ev_mask_v14sf", RISCV_BUILTIN_DIRECT, RISCV_V14SFx7_FTYPE_V14SFx7_SFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v14si, "vlseg7ev_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_SIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v16df, "vlseg2ev_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx2_FTYPE_V16DFx2_DFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v16df, "vlseg4ev_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx4_FTYPE_V16DFx4_DFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v16df, "vlseg8ev_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx8_FTYPE_V16DFx8_DFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v16di, "vlseg2ev_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_DIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v16di, "vlseg4ev_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_DIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v16di, "vlseg8ev_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_DIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v16hi, "vlseg2ev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v16hi, "vlseg2ev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v16hi, "vlseg4ev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_HIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v16qi, "vlseg2ev_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_V16QIx2_QIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v16sf, "vlseg2ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx2_FTYPE_V16SFx2_SFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v16sf, "vlseg2ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx2_FTYPE_V16SFx2_SFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v16sf, "vlseg4ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx4_FTYPE_V16SFx4_SFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v16sf, "vlseg4ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx4_FTYPE_V16SFx4_SFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v16sf, "vlseg8ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx8_FTYPE_V16SFx8_SFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v16si, "vlseg2ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v16si, "vlseg2ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v16si, "vlseg4ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v16si, "vlseg4ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v16si, "vlseg8ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_SIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v20hi, "vlseg5ev_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_HIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v20sf, "vlseg5ev_mask_v20sf", RISCV_BUILTIN_DIRECT, RISCV_V20SFx5_FTYPE_V20SFx5_SFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v20si, "vlseg5ev_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_SIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v24hi, "vlseg3ev_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v24hi, "vlseg3ev_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v24hi, "vlseg6ev_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_HIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v24qi, "vlseg3ev_mask_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_V24QIx3_QIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v24sf, "vlseg3ev_mask_v24sf", RISCV_BUILTIN_DIRECT, RISCV_V24SFx3_FTYPE_V24SFx3_SFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v24sf, "vlseg6ev_mask_v24sf", RISCV_BUILTIN_DIRECT, RISCV_V24SFx6_FTYPE_V24SFx6_SFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v24si, "vlseg3ev_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_SIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v24si, "vlseg6ev_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_SIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v28hi, "vlseg7ev_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_HIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v28sf, "vlseg7ev_mask_v28sf", RISCV_BUILTIN_DIRECT, RISCV_V28SFx7_FTYPE_V28SFx7_SFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v28si, "vlseg7ev_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_SIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v2df, "vlseg2ev_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DFx2_FTYPE_V2DFx2_DFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v2di, "vlseg2ev_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_DIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v32hi, "vlseg2ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v32hi, "vlseg2ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v32hi, "vlseg4ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v32hi, "vlseg4ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v32hi, "vlseg8ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_HIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v32qi, "vlseg2ev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_QIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v32qi, "vlseg2ev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_QIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v32qi, "vlseg4ev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_V32QIx4_QIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v32sf, "vlseg2ev_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx2_FTYPE_V32SFx2_SFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v32sf, "vlseg4ev_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx4_FTYPE_V32SFx4_SFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v32sf, "vlseg8ev_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx8_FTYPE_V32SFx8_SFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v32si, "vlseg2ev_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_SIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v32si, "vlseg4ev_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_SIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v32si, "vlseg8ev_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_SIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v3df, "vlseg3ev_mask_v3df", RISCV_BUILTIN_DIRECT, RISCV_V3DFx3_FTYPE_V3DFx3_DFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v3di, "vlseg3ev_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_DIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v40hi, "vlseg5ev_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_HIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v40qi, "vlseg5ev_mask_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_V40QIx5_QIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v48hi, "vlseg3ev_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_HIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v48hi, "vlseg6ev_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_HIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v48qi, "vlseg3ev_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_QIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v48qi, "vlseg3ev_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_QIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v48qi, "vlseg6ev_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_V48QIx6_QIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v4df, "vlseg2ev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx2_FTYPE_V4DFx2_DFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v4df, "vlseg2ev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx2_FTYPE_V4DFx2_DFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v4df, "vlseg4ev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx4_FTYPE_V4DFx4_DFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v4di, "vlseg2ev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v4di, "vlseg2ev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v4di, "vlseg4ev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_DIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v4sf, "vlseg2ev_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SFx2_FTYPE_V4SFx2_SFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v4si, "vlseg2ev_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_SIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v56hi, "vlseg7ev_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_HIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v56qi, "vlseg7ev_mask_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_V56QIx7_QIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v5df, "vlseg5ev_mask_v5df", RISCV_BUILTIN_DIRECT, RISCV_V5DFx5_FTYPE_V5DFx5_DFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v5di, "vlseg5ev_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_DIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v64hi, "vlseg2ev_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_HIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v64hi, "vlseg4ev_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_HIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v64hi, "vlseg8ev_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_HIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v64qi, "vlseg2ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_QIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v64qi, "vlseg2ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_QIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v64qi, "vlseg4ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_QIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v64qi, "vlseg4ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_QIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v64qi, "vlseg8ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_V64QIx8_QIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v6df, "vlseg3ev_mask_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx3_FTYPE_V6DFx3_DFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v6df, "vlseg3ev_mask_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx3_FTYPE_V6DFx3_DFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v6df, "vlseg6ev_mask_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx6_FTYPE_V6DFx6_DFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v6di, "vlseg3ev_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v6di, "vlseg3ev_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v6di, "vlseg6ev_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_DIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v6sf, "vlseg3ev_mask_v6sf", RISCV_BUILTIN_DIRECT, RISCV_V6SFx3_FTYPE_V6SFx3_SFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v6si, "vlseg3ev_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_SIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v7df, "vlseg7ev_mask_v7df", RISCV_BUILTIN_DIRECT, RISCV_V7DFx7_FTYPE_V7DFx7_DFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v7di, "vlseg7ev_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_DIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v80qi, "vlseg5ev_mask_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_V80QIx5_QIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v8df, "vlseg2ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx2_FTYPE_V8DFx2_DFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v8df, "vlseg2ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx2_FTYPE_V8DFx2_DFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v8df, "vlseg4ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx4_FTYPE_V8DFx4_DFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v8df, "vlseg4ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx4_FTYPE_V8DFx4_DFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v8df, "vlseg8ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx8_FTYPE_V8DFx8_DFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v8di, "vlseg2ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v8di, "vlseg2ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v8di, "vlseg4ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v8di, "vlseg4ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v8di, "vlseg8ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_DIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v8hi, "vlseg2ev_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_HIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v8sf, "vlseg2ev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx2_FTYPE_V8SFx2_SFPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v8sf, "vlseg2ev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx2_FTYPE_V8SFx2_SFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v8sf, "vlseg4ev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx4_FTYPE_V8SFx4_SFPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v8si, "vlseg2ev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v8si, "vlseg2ev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v8si, "vlseg4ev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_SIPTR_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_mask_v96qi, "vlseg3ev_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_V96QIx3_QIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_mask_v96qi, "vlseg6ev_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_V96QIx6_QIPTR_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v10df, "vlseg5ev_v10df", RISCV_BUILTIN_DIRECT, RISCV_V10DFx5_FTYPE_DFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v10di, "vlseg5ev_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_DIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v10sf, "vlseg5ev_v10sf", RISCV_BUILTIN_DIRECT, RISCV_V10SFx5_FTYPE_SFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v10si, "vlseg5ev_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_SIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v112qi, "vlseg7ev_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_QIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v128qi, "vlseg2ev_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_QIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v128qi, "vlseg4ev_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_QIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v128qi, "vlseg8ev_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_QIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v12df, "vlseg3ev_v12df", RISCV_BUILTIN_DIRECT, RISCV_V12DFx3_FTYPE_DFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v12df, "vlseg6ev_v12df", RISCV_BUILTIN_DIRECT, RISCV_V12DFx6_FTYPE_DFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v12di, "vlseg3ev_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_DIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v12di, "vlseg6ev_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_DIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v12hi, "vlseg3ev_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_HIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v12sf, "vlseg3ev_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx3_FTYPE_SFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v12sf, "vlseg3ev_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx3_FTYPE_SFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v12sf, "vlseg6ev_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx6_FTYPE_SFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v12si, "vlseg3ev_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v12si, "vlseg3ev_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v12si, "vlseg6ev_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_SIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v14df, "vlseg7ev_v14df", RISCV_BUILTIN_DIRECT, RISCV_V14DFx7_FTYPE_DFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v14di, "vlseg7ev_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_DIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v14sf, "vlseg7ev_v14sf", RISCV_BUILTIN_DIRECT, RISCV_V14SFx7_FTYPE_SFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v14si, "vlseg7ev_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_SIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v16df, "vlseg2ev_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx2_FTYPE_DFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v16df, "vlseg4ev_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx4_FTYPE_DFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v16df, "vlseg8ev_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx8_FTYPE_DFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v16di, "vlseg2ev_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_DIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v16di, "vlseg4ev_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_DIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v16di, "vlseg8ev_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_DIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v16hi, "vlseg2ev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v16hi, "vlseg2ev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v16hi, "vlseg4ev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_HIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v16qi, "vlseg2ev_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_QIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v16sf, "vlseg2ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx2_FTYPE_SFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v16sf, "vlseg2ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx2_FTYPE_SFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v16sf, "vlseg4ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx4_FTYPE_SFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v16sf, "vlseg4ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx4_FTYPE_SFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v16sf, "vlseg8ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx8_FTYPE_SFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v16si, "vlseg2ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v16si, "vlseg2ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v16si, "vlseg4ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v16si, "vlseg4ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v16si, "vlseg8ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_SIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v20hi, "vlseg5ev_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_HIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v20sf, "vlseg5ev_v20sf", RISCV_BUILTIN_DIRECT, RISCV_V20SFx5_FTYPE_SFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v20si, "vlseg5ev_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_SIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v24hi, "vlseg3ev_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v24hi, "vlseg3ev_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v24hi, "vlseg6ev_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_HIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v24qi, "vlseg3ev_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_QIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v24sf, "vlseg3ev_v24sf", RISCV_BUILTIN_DIRECT, RISCV_V24SFx3_FTYPE_SFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v24sf, "vlseg6ev_v24sf", RISCV_BUILTIN_DIRECT, RISCV_V24SFx6_FTYPE_SFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v24si, "vlseg3ev_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_SIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v24si, "vlseg6ev_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_SIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v28hi, "vlseg7ev_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_HIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v28sf, "vlseg7ev_v28sf", RISCV_BUILTIN_DIRECT, RISCV_V28SFx7_FTYPE_SFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v28si, "vlseg7ev_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_SIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v2df, "vlseg2ev_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DFx2_FTYPE_DFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v2di, "vlseg2ev_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_DIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v32hi, "vlseg2ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v32hi, "vlseg2ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v32hi, "vlseg4ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v32hi, "vlseg4ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v32hi, "vlseg8ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_HIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v32qi, "vlseg2ev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_QIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v32qi, "vlseg2ev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_QIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v32qi, "vlseg4ev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_QIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v32sf, "vlseg2ev_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx2_FTYPE_SFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v32sf, "vlseg4ev_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx4_FTYPE_SFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v32sf, "vlseg8ev_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx8_FTYPE_SFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v32si, "vlseg2ev_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_SIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v32si, "vlseg4ev_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_SIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v32si, "vlseg8ev_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_SIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v3df, "vlseg3ev_v3df", RISCV_BUILTIN_DIRECT, RISCV_V3DFx3_FTYPE_DFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v3di, "vlseg3ev_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_DIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v40hi, "vlseg5ev_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_HIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v40qi, "vlseg5ev_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_QIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v48hi, "vlseg3ev_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_HIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v48hi, "vlseg6ev_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_HIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v48qi, "vlseg3ev_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_QIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v48qi, "vlseg3ev_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_QIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v48qi, "vlseg6ev_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_QIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v4df, "vlseg2ev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx2_FTYPE_DFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v4df, "vlseg2ev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx2_FTYPE_DFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v4df, "vlseg4ev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx4_FTYPE_DFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v4di, "vlseg2ev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v4di, "vlseg2ev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v4di, "vlseg4ev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_DIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v4sf, "vlseg2ev_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SFx2_FTYPE_SFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v4si, "vlseg2ev_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_SIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v56hi, "vlseg7ev_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_HIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v56qi, "vlseg7ev_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_QIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v5df, "vlseg5ev_v5df", RISCV_BUILTIN_DIRECT, RISCV_V5DFx5_FTYPE_DFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v5di, "vlseg5ev_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_DIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v64hi, "vlseg2ev_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_HIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v64hi, "vlseg4ev_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_HIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v64hi, "vlseg8ev_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_HIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v64qi, "vlseg2ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_QIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v64qi, "vlseg2ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_QIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v64qi, "vlseg4ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_QIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v64qi, "vlseg4ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_QIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v64qi, "vlseg8ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_QIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v6df, "vlseg3ev_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx3_FTYPE_DFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v6df, "vlseg3ev_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx3_FTYPE_DFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v6df, "vlseg6ev_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx6_FTYPE_DFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v6di, "vlseg3ev_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v6di, "vlseg3ev_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v6di, "vlseg6ev_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_DIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v6sf, "vlseg3ev_v6sf", RISCV_BUILTIN_DIRECT, RISCV_V6SFx3_FTYPE_SFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v6si, "vlseg3ev_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_SIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v7df, "vlseg7ev_v7df", RISCV_BUILTIN_DIRECT, RISCV_V7DFx7_FTYPE_DFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v7di, "vlseg7ev_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_DIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v80qi, "vlseg5ev_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_QIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v8df, "vlseg2ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx2_FTYPE_DFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v8df, "vlseg2ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx2_FTYPE_DFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v8df, "vlseg4ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx4_FTYPE_DFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v8df, "vlseg4ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx4_FTYPE_DFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v8df, "vlseg8ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx8_FTYPE_DFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v8di, "vlseg2ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v8di, "vlseg2ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v8di, "vlseg4ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v8di, "vlseg4ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v8di, "vlseg8ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_DIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v8hi, "vlseg2ev_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_HIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v8sf, "vlseg2ev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx2_FTYPE_SFPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v8sf, "vlseg2ev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx2_FTYPE_SFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v8sf, "vlseg4ev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx4_FTYPE_SFPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v8si, "vlseg2ev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v8si, "vlseg2ev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v8si, "vlseg4ev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_SIPTR_SI_SI, vector64),
RISCV_BUILTIN (vlsegev_v96qi, "vlseg3ev_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_QIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlsegev_v96qi, "vlseg6ev_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_QIPTR_SI_SI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v10di, "vlseg5huv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v10si, "vlseg5huv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v12di, "vlseg3huv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v12di, "vlseg6huv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v12hi, "vlseg3huv_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v12si, "vlseg3huv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v12si, "vlseg3huv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v12si, "vlseg6huv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v14di, "vlseg7huv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v14si, "vlseg7huv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v16di, "vlseg2huv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v16di, "vlseg4huv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v16di, "vlseg8huv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v16hi, "vlseg2huv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v16hi, "vlseg2huv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v16hi, "vlseg4huv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v16si, "vlseg2huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v16si, "vlseg2huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v16si, "vlseg4huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v16si, "vlseg4huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v16si, "vlseg8huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v20hi, "vlseg5huv_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v20si, "vlseg5huv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v24hi, "vlseg3huv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v24hi, "vlseg3huv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v24hi, "vlseg6huv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v24si, "vlseg3huv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v24si, "vlseg6huv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v28hi, "vlseg7huv_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v28si, "vlseg7huv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v2di, "vlseg2huv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v32hi, "vlseg2huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v32hi, "vlseg2huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v32hi, "vlseg4huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v32hi, "vlseg4huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v32hi, "vlseg8huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v32si, "vlseg2huv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v32si, "vlseg4huv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v32si, "vlseg8huv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v3di, "vlseg3huv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v40hi, "vlseg5huv_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v48hi, "vlseg3huv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v48hi, "vlseg6huv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v4di, "vlseg2huv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v4di, "vlseg2huv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v4di, "vlseg4huv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v4si, "vlseg2huv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v56hi, "vlseg7huv_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v5di, "vlseg5huv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v64hi, "vlseg2huv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v64hi, "vlseg4huv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v64hi, "vlseg8huv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_UHIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v6di, "vlseg3huv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v6di, "vlseg3huv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v6di, "vlseg6huv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v6si, "vlseg3huv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v7di, "vlseg7huv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v8di, "vlseg2huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v8di, "vlseg2huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v8di, "vlseg4huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v8di, "vlseg4huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v8di, "vlseg8huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v8hi, "vlseg2huv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_UHIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v8si, "vlseg2huv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_mask_v8si, "vlseg2huv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_mask_v8si, "vlseg4huv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v10di, "vlseg5huv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v10si, "vlseg5huv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v12di, "vlseg3huv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v12di, "vlseg6huv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v12hi, "vlseg3huv_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v12si, "vlseg3huv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v12si, "vlseg3huv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v12si, "vlseg6huv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v14di, "vlseg7huv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v14si, "vlseg7huv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v16di, "vlseg2huv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v16di, "vlseg4huv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v16di, "vlseg8huv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v16hi, "vlseg2huv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v16hi, "vlseg2huv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v16hi, "vlseg4huv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v16si, "vlseg2huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v16si, "vlseg2huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v16si, "vlseg4huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v16si, "vlseg4huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v16si, "vlseg8huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v20hi, "vlseg5huv_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v20si, "vlseg5huv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v24hi, "vlseg3huv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v24hi, "vlseg3huv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v24hi, "vlseg6huv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v24si, "vlseg3huv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v24si, "vlseg6huv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v28hi, "vlseg7huv_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v28si, "vlseg7huv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v2di, "vlseg2huv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v32hi, "vlseg2huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v32hi, "vlseg2huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v32hi, "vlseg4huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v32hi, "vlseg4huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v32hi, "vlseg8huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v32si, "vlseg2huv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v32si, "vlseg4huv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v32si, "vlseg8huv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v3di, "vlseg3huv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v40hi, "vlseg5huv_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v48hi, "vlseg3huv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v48hi, "vlseg6huv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v4di, "vlseg2huv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v4di, "vlseg2huv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v4di, "vlseg4huv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v4si, "vlseg2huv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v56hi, "vlseg7huv_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v5di, "vlseg5huv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v64hi, "vlseg2huv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v64hi, "vlseg4huv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v64hi, "vlseg8huv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_UHIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v6di, "vlseg3huv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v6di, "vlseg3huv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v6di, "vlseg6huv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v6si, "vlseg3huv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v7di, "vlseg7huv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v8di, "vlseg2huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v8di, "vlseg2huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v8di, "vlseg4huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v8di, "vlseg4huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v8di, "vlseg8huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v8hi, "vlseg2huv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_UHIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v8si, "vlseg2huv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghuv_v8si, "vlseg2huv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghuv_v8si, "vlseg4huv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v10di, "vlseg5hv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v10si, "vlseg5hv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v12di, "vlseg3hv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v12di, "vlseg6hv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v12hi, "vlseg3hv_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v12si, "vlseg3hv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v12si, "vlseg3hv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v12si, "vlseg6hv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v14di, "vlseg7hv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v14si, "vlseg7hv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v16di, "vlseg2hv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v16di, "vlseg4hv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v16di, "vlseg8hv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v16hi, "vlseg2hv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v16hi, "vlseg2hv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v16hi, "vlseg4hv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v16si, "vlseg2hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v16si, "vlseg2hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v16si, "vlseg4hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v16si, "vlseg4hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v16si, "vlseg8hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v20hi, "vlseg5hv_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v20si, "vlseg5hv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v24hi, "vlseg3hv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v24hi, "vlseg3hv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v24hi, "vlseg6hv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v24si, "vlseg3hv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v24si, "vlseg6hv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v28hi, "vlseg7hv_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v28si, "vlseg7hv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v2di, "vlseg2hv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v32hi, "vlseg2hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v32hi, "vlseg2hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v32hi, "vlseg4hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v32hi, "vlseg4hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v32hi, "vlseg8hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v32si, "vlseg2hv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v32si, "vlseg4hv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v32si, "vlseg8hv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v3di, "vlseg3hv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v40hi, "vlseg5hv_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v48hi, "vlseg3hv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v48hi, "vlseg6hv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v4di, "vlseg2hv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v4di, "vlseg2hv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v4di, "vlseg4hv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v4si, "vlseg2hv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v56hi, "vlseg7hv_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v5di, "vlseg5hv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v64hi, "vlseg2hv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v64hi, "vlseg4hv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v64hi, "vlseg8hv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_HIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v6di, "vlseg3hv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v6di, "vlseg3hv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v6di, "vlseg6hv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v6si, "vlseg3hv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v7di, "vlseg7hv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v8di, "vlseg2hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v8di, "vlseg2hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v8di, "vlseg4hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v8di, "vlseg4hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v8di, "vlseg8hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v8hi, "vlseg2hv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_HIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v8si, "vlseg2hv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_mask_v8si, "vlseg2hv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_mask_v8si, "vlseg4hv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v10di, "vlseg5hv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v10si, "vlseg5hv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v12di, "vlseg3hv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v12di, "vlseg6hv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v12hi, "vlseg3hv_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v12si, "vlseg3hv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v12si, "vlseg3hv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v12si, "vlseg6hv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v14di, "vlseg7hv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v14si, "vlseg7hv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v16di, "vlseg2hv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v16di, "vlseg4hv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v16di, "vlseg8hv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v16hi, "vlseg2hv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v16hi, "vlseg2hv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v16hi, "vlseg4hv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v16si, "vlseg2hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v16si, "vlseg2hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v16si, "vlseg4hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v16si, "vlseg4hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v16si, "vlseg8hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v20hi, "vlseg5hv_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v20si, "vlseg5hv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v24hi, "vlseg3hv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v24hi, "vlseg3hv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v24hi, "vlseg6hv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v24si, "vlseg3hv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v24si, "vlseg6hv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v28hi, "vlseg7hv_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v28si, "vlseg7hv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v2di, "vlseg2hv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v32hi, "vlseg2hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v32hi, "vlseg2hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v32hi, "vlseg4hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v32hi, "vlseg4hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v32hi, "vlseg8hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v32si, "vlseg2hv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v32si, "vlseg4hv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v32si, "vlseg8hv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v3di, "vlseg3hv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v40hi, "vlseg5hv_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v48hi, "vlseg3hv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v48hi, "vlseg6hv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v4di, "vlseg2hv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v4di, "vlseg2hv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v4di, "vlseg4hv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v4si, "vlseg2hv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v56hi, "vlseg7hv_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v5di, "vlseg5hv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v64hi, "vlseg2hv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v64hi, "vlseg4hv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v64hi, "vlseg8hv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_HIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v6di, "vlseg3hv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v6di, "vlseg3hv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v6di, "vlseg6hv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v6si, "vlseg3hv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v7di, "vlseg7hv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v8di, "vlseg2hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v8di, "vlseg2hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v8di, "vlseg4hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v8di, "vlseg4hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v8di, "vlseg8hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v8hi, "vlseg2hv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_HIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v8si, "vlseg2hv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlseghv_v8si, "vlseg2hv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlseghv_v8si, "vlseg4hv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v10di, "vlseg5wuv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v10si, "vlseg5wuv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v12di, "vlseg3wuv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v12di, "vlseg6wuv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v12si, "vlseg3wuv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v12si, "vlseg3wuv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v12si, "vlseg6wuv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v14di, "vlseg7wuv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v14si, "vlseg7wuv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v16di, "vlseg2wuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v16di, "vlseg4wuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v16di, "vlseg8wuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v16si, "vlseg2wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v16si, "vlseg2wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v16si, "vlseg4wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v16si, "vlseg4wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v16si, "vlseg8wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v20si, "vlseg5wuv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v24si, "vlseg3wuv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v24si, "vlseg6wuv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v28si, "vlseg7wuv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v2di, "vlseg2wuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v32si, "vlseg2wuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v32si, "vlseg4wuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v32si, "vlseg8wuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v3di, "vlseg3wuv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v4di, "vlseg2wuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v4di, "vlseg2wuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v4di, "vlseg4wuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v4si, "vlseg2wuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v5di, "vlseg5wuv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v6di, "vlseg3wuv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v6di, "vlseg3wuv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v6di, "vlseg6wuv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v6si, "vlseg3wuv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v7di, "vlseg7wuv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v8di, "vlseg2wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v8di, "vlseg2wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v8di, "vlseg4wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v8di, "vlseg4wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v8di, "vlseg8wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_UDIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v8si, "vlseg2wuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_mask_v8si, "vlseg2wuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_mask_v8si, "vlseg4wuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_USIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v10di, "vlseg5wuv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v10si, "vlseg5wuv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v12di, "vlseg3wuv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v12di, "vlseg6wuv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v12si, "vlseg3wuv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v12si, "vlseg3wuv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v12si, "vlseg6wuv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v14di, "vlseg7wuv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v14si, "vlseg7wuv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v16di, "vlseg2wuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v16di, "vlseg4wuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v16di, "vlseg8wuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v16si, "vlseg2wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v16si, "vlseg2wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v16si, "vlseg4wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v16si, "vlseg4wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v16si, "vlseg8wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v20si, "vlseg5wuv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v24si, "vlseg3wuv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v24si, "vlseg6wuv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v28si, "vlseg7wuv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v2di, "vlseg2wuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v32si, "vlseg2wuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v32si, "vlseg4wuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v32si, "vlseg8wuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v3di, "vlseg3wuv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v4di, "vlseg2wuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v4di, "vlseg2wuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v4di, "vlseg4wuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v4si, "vlseg2wuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v5di, "vlseg5wuv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v6di, "vlseg3wuv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v6di, "vlseg3wuv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v6di, "vlseg6wuv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v6si, "vlseg3wuv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v7di, "vlseg7wuv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v8di, "vlseg2wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v8di, "vlseg2wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v8di, "vlseg4wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v8di, "vlseg4wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v8di, "vlseg8wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_UDIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v8si, "vlseg2wuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwuv_v8si, "vlseg2wuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwuv_v8si, "vlseg4wuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_USIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v10di, "vlseg5wv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v10si, "vlseg5wv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v12di, "vlseg3wv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v12di, "vlseg6wv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v12si, "vlseg3wv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v12si, "vlseg3wv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v12si, "vlseg6wv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v14di, "vlseg7wv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v14si, "vlseg7wv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v16di, "vlseg2wv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v16di, "vlseg4wv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v16di, "vlseg8wv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v16si, "vlseg2wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v16si, "vlseg2wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v16si, "vlseg4wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v16si, "vlseg4wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v16si, "vlseg8wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v20si, "vlseg5wv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v24si, "vlseg3wv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v24si, "vlseg6wv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v28si, "vlseg7wv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v2di, "vlseg2wv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v32si, "vlseg2wv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v32si, "vlseg4wv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v32si, "vlseg8wv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v3di, "vlseg3wv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v4di, "vlseg2wv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v4di, "vlseg2wv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v4di, "vlseg4wv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v4si, "vlseg2wv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v5di, "vlseg5wv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v6di, "vlseg3wv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v6di, "vlseg3wv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v6di, "vlseg6wv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v6si, "vlseg3wv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v7di, "vlseg7wv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v8di, "vlseg2wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v8di, "vlseg2wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v8di, "vlseg4wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v8di, "vlseg4wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v8di, "vlseg8wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_DIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v8si, "vlseg2wv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_mask_v8si, "vlseg2wv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_mask_v8si, "vlseg4wv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_SIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v10di, "vlseg5wv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v10si, "vlseg5wv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v12di, "vlseg3wv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v12di, "vlseg6wv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v12si, "vlseg3wv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v12si, "vlseg3wv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v12si, "vlseg6wv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v14di, "vlseg7wv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v14si, "vlseg7wv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v16di, "vlseg2wv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v16di, "vlseg4wv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v16di, "vlseg8wv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v16si, "vlseg2wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v16si, "vlseg2wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v16si, "vlseg4wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v16si, "vlseg4wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v16si, "vlseg8wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v20si, "vlseg5wv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v24si, "vlseg3wv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v24si, "vlseg6wv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v28si, "vlseg7wv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v2di, "vlseg2wv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v32si, "vlseg2wv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v32si, "vlseg4wv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v32si, "vlseg8wv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v3di, "vlseg3wv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v4di, "vlseg2wv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v4di, "vlseg2wv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v4di, "vlseg4wv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v4si, "vlseg2wv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v5di, "vlseg5wv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v6di, "vlseg3wv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v6di, "vlseg3wv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v6di, "vlseg6wv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v6si, "vlseg3wv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v7di, "vlseg7wv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v8di, "vlseg2wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v8di, "vlseg2wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v8di, "vlseg4wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v8di, "vlseg4wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v8di, "vlseg8wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_DIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v8si, "vlseg2wv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_USI_USI, vector128),
RISCV_BUILTIN (vlsegwv_v8si, "vlseg2wv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsegwv_v8si, "vlseg4wv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_SIPTR_USI_USI, vector64),
RISCV_BUILTIN (vlsev_mask_v128qi, "vlsev_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v16df, "vlsev_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DFPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v16di, "vlsev_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v16hi, "vlsev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v16hi, "vlsev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v16qi, "vlsev_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v16qi, "vlsev_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v16sf, "vlsev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SFPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v16sf, "vlsev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SFPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v16si, "vlsev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v16si, "vlsev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v1df, "vlsev_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DFPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v1di, "vlsev_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v2df, "vlsev_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DFPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v2df, "vlsev_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DFPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v2di, "vlsev_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v2di, "vlsev_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v2sf, "vlsev_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SFPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v2si, "vlsev_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v32hi, "vlsev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v32hi, "vlsev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v32qi, "vlsev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v32qi, "vlsev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v32sf, "vlsev_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SFPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v32si, "vlsev_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v4df, "vlsev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DFPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v4df, "vlsev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DFPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v4di, "vlsev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v4di, "vlsev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v4hi, "vlsev_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v4sf, "vlsev_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SFPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v4sf, "vlsev_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SFPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v4si, "vlsev_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v4si, "vlsev_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v64hi, "vlsev_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v64qi, "vlsev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v64qi, "vlsev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v8df, "vlsev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DFPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v8df, "vlsev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DFPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v8di, "vlsev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v8di, "vlsev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v8hi, "vlsev_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v8hi, "vlsev_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v8qi, "vlsev_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v8sf, "vlsev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SFPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v8sf, "vlsev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SFPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_mask_v8si, "vlsev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlsev_mask_v8si, "vlsev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlsev_v128qi, "vlsev_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v16df, "vlsev_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_DFPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v16di, "vlsev_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v16hi, "vlsev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v16hi, "vlsev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v16qi, "vlsev_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v16qi, "vlsev_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v16sf, "vlsev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_SFPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v16sf, "vlsev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_SFPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v16si, "vlsev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v16si, "vlsev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v1df, "vlsev_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_DFPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v1di, "vlsev_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v2df, "vlsev_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_DFPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v2df, "vlsev_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_DFPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v2di, "vlsev_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v2di, "vlsev_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v2sf, "vlsev_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_SFPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v2si, "vlsev_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v32hi, "vlsev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v32hi, "vlsev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v32qi, "vlsev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v32qi, "vlsev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v32sf, "vlsev_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_SFPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v32si, "vlsev_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v4df, "vlsev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_DFPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v4df, "vlsev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_DFPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v4di, "vlsev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v4di, "vlsev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v4hi, "vlsev_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v4sf, "vlsev_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_SFPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v4sf, "vlsev_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_SFPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v4si, "vlsev_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v4si, "vlsev_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v64hi, "vlsev_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v64qi, "vlsev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v64qi, "vlsev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v8df, "vlsev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_DFPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v8df, "vlsev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_DFPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v8di, "vlsev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v8di, "vlsev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v8hi, "vlsev_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v8hi, "vlsev_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v8qi, "vlsev_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v8sf, "vlsev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_SFPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v8sf, "vlsev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_SFPTR_DI_SI, vector64),
RISCV_BUILTIN (vlsev_v8si, "vlsev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_DI_SI, vector128),
RISCV_BUILTIN (vlsev_v8si, "vlsev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_DI_SI, vector64),
RISCV_BUILTIN (vlshuv_mask_v128qi, "vlshuv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v16di, "vlshuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v16hi, "vlshuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v16hi, "vlshuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v16qi, "vlshuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v16qi, "vlshuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v16si, "vlshuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v16si, "vlshuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v1di, "vlshuv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v2di, "vlshuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v2di, "vlshuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v2si, "vlshuv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v32hi, "vlshuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v32hi, "vlshuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v32qi, "vlshuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v32qi, "vlshuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v32si, "vlshuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v4di, "vlshuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v4di, "vlshuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v4hi, "vlshuv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v4si, "vlshuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v4si, "vlshuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v64hi, "vlshuv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v64qi, "vlshuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v64qi, "vlshuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v8di, "vlshuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v8di, "vlshuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v8hi, "vlshuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v8hi, "vlshuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v8qi, "vlshuv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_mask_v8si, "vlshuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshuv_mask_v8si, "vlshuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshuv_v128qi, "vlshuv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UQIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v16di, "vlshuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UDIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v16hi, "vlshuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v16hi, "vlshuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v16qi, "vlshuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v16qi, "vlshuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v16si, "vlshuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v16si, "vlshuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v1di, "vlshuv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UDIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v2di, "vlshuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v2di, "vlshuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v2si, "vlshuv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_USIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v32hi, "vlshuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v32hi, "vlshuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v32qi, "vlshuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v32qi, "vlshuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v32si, "vlshuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_USIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v4di, "vlshuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v4di, "vlshuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v4hi, "vlshuv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UHIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v4si, "vlshuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v4si, "vlshuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v64hi, "vlshuv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UHIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v64qi, "vlshuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v64qi, "vlshuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v8di, "vlshuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v8di, "vlshuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v8hi, "vlshuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v8hi, "vlshuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v8qi, "vlshuv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UQIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshuv_v8si, "vlshuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshuv_v8si, "vlshuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v128qi, "vlshv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v16di, "vlshv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v16hi, "vlshv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v16hi, "vlshv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v16qi, "vlshv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v16qi, "vlshv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v16si, "vlshv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v16si, "vlshv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v1di, "vlshv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v2di, "vlshv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v2di, "vlshv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v2si, "vlshv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v32hi, "vlshv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v32hi, "vlshv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v32qi, "vlshv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v32qi, "vlshv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v32si, "vlshv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v4di, "vlshv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v4di, "vlshv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v4hi, "vlshv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v4si, "vlshv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v4si, "vlshv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v64hi, "vlshv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v64qi, "vlshv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v64qi, "vlshv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v8di, "vlshv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v8di, "vlshv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v8hi, "vlshv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v8hi, "vlshv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v8qi, "vlshv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_mask_v8si, "vlshv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlshv_mask_v8si, "vlshv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlshv_v128qi, "vlshv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v16di, "vlshv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v16hi, "vlshv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v16hi, "vlshv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v16qi, "vlshv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v16qi, "vlshv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v16si, "vlshv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v16si, "vlshv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v1di, "vlshv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v2di, "vlshv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v2di, "vlshv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v2si, "vlshv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v32hi, "vlshv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v32hi, "vlshv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v32qi, "vlshv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v32qi, "vlshv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v32si, "vlshv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v4di, "vlshv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v4di, "vlshv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v4hi, "vlshv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v4si, "vlshv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v4si, "vlshv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v64hi, "vlshv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v64qi, "vlshv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v64qi, "vlshv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v8di, "vlshv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v8di, "vlshv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v8hi, "vlshv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v8hi, "vlshv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v8qi, "vlshv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlshv_v8si, "vlshv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlshv_v8si, "vlshv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v10di, "vlsseg5buv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v10si, "vlsseg5buv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v112qi, "vlsseg7buv_mask_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_V112QIx7_UQIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v128qi, "vlsseg2buv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_V128QIx2_UQIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v128qi, "vlsseg4buv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_V128QIx4_UQIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v128qi, "vlsseg8buv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_V128QIx8_UQIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v12di, "vlsseg3buv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v12di, "vlsseg6buv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v12hi, "vlsseg3buv_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v12si, "vlsseg3buv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v12si, "vlsseg3buv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v12si, "vlsseg6buv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v14di, "vlsseg7buv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v14si, "vlsseg7buv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v16di, "vlsseg2buv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v16di, "vlsseg4buv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v16di, "vlsseg8buv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v16hi, "vlsseg2buv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v16hi, "vlsseg2buv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v16hi, "vlsseg4buv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v16qi, "vlsseg2buv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_V16QIx2_UQIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v16si, "vlsseg2buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v16si, "vlsseg2buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v16si, "vlsseg4buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v16si, "vlsseg4buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v16si, "vlsseg8buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v20hi, "vlsseg5buv_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v20si, "vlsseg5buv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v24hi, "vlsseg3buv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v24hi, "vlsseg3buv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v24hi, "vlsseg6buv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v24qi, "vlsseg3buv_mask_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_V24QIx3_UQIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v24si, "vlsseg3buv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v24si, "vlsseg6buv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v28hi, "vlsseg7buv_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v28si, "vlsseg7buv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v2di, "vlsseg2buv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v32hi, "vlsseg2buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v32hi, "vlsseg2buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v32hi, "vlsseg4buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v32hi, "vlsseg4buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v32hi, "vlsseg8buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v32qi, "vlsseg2buv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_UQIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v32qi, "vlsseg2buv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_UQIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v32qi, "vlsseg4buv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_V32QIx4_UQIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v32si, "vlsseg2buv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v32si, "vlsseg4buv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v32si, "vlsseg8buv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v3di, "vlsseg3buv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v40hi, "vlsseg5buv_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v40qi, "vlsseg5buv_mask_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_V40QIx5_UQIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v48hi, "vlsseg3buv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v48hi, "vlsseg6buv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v48qi, "vlsseg3buv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_UQIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v48qi, "vlsseg3buv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_UQIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v48qi, "vlsseg6buv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_V48QIx6_UQIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v4di, "vlsseg2buv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v4di, "vlsseg2buv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v4di, "vlsseg4buv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v4si, "vlsseg2buv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v56hi, "vlsseg7buv_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v56qi, "vlsseg7buv_mask_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_V56QIx7_UQIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v5di, "vlsseg5buv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v64hi, "vlsseg2buv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v64hi, "vlsseg4buv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v64hi, "vlsseg8buv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v64qi, "vlsseg2buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_UQIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v64qi, "vlsseg2buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_UQIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v64qi, "vlsseg4buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_UQIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v64qi, "vlsseg4buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_UQIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v64qi, "vlsseg8buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_V64QIx8_UQIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v6di, "vlsseg3buv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v6di, "vlsseg3buv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v6di, "vlsseg6buv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v6si, "vlsseg3buv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v7di, "vlsseg7buv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v80qi, "vlsseg5buv_mask_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_V80QIx5_UQIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v8di, "vlsseg2buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v8di, "vlsseg2buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v8di, "vlsseg4buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v8di, "vlsseg4buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v8di, "vlsseg8buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v8hi, "vlsseg2buv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v8si, "vlsseg2buv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v8si, "vlsseg2buv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v8si, "vlsseg4buv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_mask_v96qi, "vlsseg3buv_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_V96QIx3_UQIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_mask_v96qi, "vlsseg6buv_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_V96QIx6_UQIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v10di, "vlsseg5buv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v10si, "vlsseg5buv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v112qi, "vlsseg7buv_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_UQIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v128qi, "vlsseg2buv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_UQIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v128qi, "vlsseg4buv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_UQIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v128qi, "vlsseg8buv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_UQIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v12di, "vlsseg3buv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v12di, "vlsseg6buv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v12hi, "vlsseg3buv_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v12si, "vlsseg3buv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v12si, "vlsseg3buv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v12si, "vlsseg6buv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v14di, "vlsseg7buv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v14si, "vlsseg7buv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v16di, "vlsseg2buv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v16di, "vlsseg4buv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v16di, "vlsseg8buv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v16hi, "vlsseg2buv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v16hi, "vlsseg2buv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v16hi, "vlsseg4buv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v16qi, "vlsseg2buv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_UQIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v16si, "vlsseg2buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v16si, "vlsseg2buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v16si, "vlsseg4buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v16si, "vlsseg4buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v16si, "vlsseg8buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v20hi, "vlsseg5buv_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v20si, "vlsseg5buv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v24hi, "vlsseg3buv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v24hi, "vlsseg3buv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v24hi, "vlsseg6buv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v24qi, "vlsseg3buv_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_UQIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v24si, "vlsseg3buv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v24si, "vlsseg6buv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v28hi, "vlsseg7buv_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v28si, "vlsseg7buv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v2di, "vlsseg2buv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v32hi, "vlsseg2buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v32hi, "vlsseg2buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v32hi, "vlsseg4buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v32hi, "vlsseg4buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v32hi, "vlsseg8buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v32qi, "vlsseg2buv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_UQIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v32qi, "vlsseg2buv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_UQIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v32qi, "vlsseg4buv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_UQIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v32si, "vlsseg2buv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v32si, "vlsseg4buv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v32si, "vlsseg8buv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v3di, "vlsseg3buv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v40hi, "vlsseg5buv_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v40qi, "vlsseg5buv_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_UQIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v48hi, "vlsseg3buv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v48hi, "vlsseg6buv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v48qi, "vlsseg3buv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_UQIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v48qi, "vlsseg3buv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_UQIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v48qi, "vlsseg6buv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_UQIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v4di, "vlsseg2buv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v4di, "vlsseg2buv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v4di, "vlsseg4buv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v4si, "vlsseg2buv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v56hi, "vlsseg7buv_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v56qi, "vlsseg7buv_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_UQIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v5di, "vlsseg5buv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v64hi, "vlsseg2buv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v64hi, "vlsseg4buv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v64hi, "vlsseg8buv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v64qi, "vlsseg2buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_UQIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v64qi, "vlsseg2buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_UQIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v64qi, "vlsseg4buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_UQIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v64qi, "vlsseg4buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_UQIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v64qi, "vlsseg8buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_UQIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v6di, "vlsseg3buv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v6di, "vlsseg3buv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v6di, "vlsseg6buv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v6si, "vlsseg3buv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v7di, "vlsseg7buv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v80qi, "vlsseg5buv_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_UQIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v8di, "vlsseg2buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v8di, "vlsseg2buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v8di, "vlsseg4buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v8di, "vlsseg4buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v8di, "vlsseg8buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v8hi, "vlsseg2buv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v8si, "vlsseg2buv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v8si, "vlsseg2buv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v8si, "vlsseg4buv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbuv_v96qi, "vlsseg3buv_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_UQIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbuv_v96qi, "vlsseg6buv_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_UQIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v10di, "vlsseg5bv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v10si, "vlsseg5bv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v112qi, "vlsseg7bv_mask_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_V112QIx7_QIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v128qi, "vlsseg2bv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_V128QIx2_QIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v128qi, "vlsseg4bv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_V128QIx4_QIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v128qi, "vlsseg8bv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_V128QIx8_QIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v12di, "vlsseg3bv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v12di, "vlsseg6bv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v12hi, "vlsseg3bv_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v12si, "vlsseg3bv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v12si, "vlsseg3bv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v12si, "vlsseg6bv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v14di, "vlsseg7bv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v14si, "vlsseg7bv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v16di, "vlsseg2bv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v16di, "vlsseg4bv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v16di, "vlsseg8bv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v16hi, "vlsseg2bv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v16hi, "vlsseg2bv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v16hi, "vlsseg4bv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v16qi, "vlsseg2bv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_V16QIx2_QIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v16si, "vlsseg2bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v16si, "vlsseg2bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v16si, "vlsseg4bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v16si, "vlsseg4bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v16si, "vlsseg8bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v20hi, "vlsseg5bv_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v20si, "vlsseg5bv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v24hi, "vlsseg3bv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v24hi, "vlsseg3bv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v24hi, "vlsseg6bv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v24qi, "vlsseg3bv_mask_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_V24QIx3_QIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v24si, "vlsseg3bv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v24si, "vlsseg6bv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v28hi, "vlsseg7bv_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v28si, "vlsseg7bv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v2di, "vlsseg2bv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v32hi, "vlsseg2bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v32hi, "vlsseg2bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v32hi, "vlsseg4bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v32hi, "vlsseg4bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v32hi, "vlsseg8bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v32qi, "vlsseg2bv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_QIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v32qi, "vlsseg2bv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_QIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v32qi, "vlsseg4bv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_V32QIx4_QIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v32si, "vlsseg2bv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v32si, "vlsseg4bv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v32si, "vlsseg8bv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v3di, "vlsseg3bv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v40hi, "vlsseg5bv_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v40qi, "vlsseg5bv_mask_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_V40QIx5_QIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v48hi, "vlsseg3bv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v48hi, "vlsseg6bv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v48qi, "vlsseg3bv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_QIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v48qi, "vlsseg3bv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_QIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v48qi, "vlsseg6bv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_V48QIx6_QIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v4di, "vlsseg2bv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v4di, "vlsseg2bv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v4di, "vlsseg4bv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v4si, "vlsseg2bv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v56hi, "vlsseg7bv_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v56qi, "vlsseg7bv_mask_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_V56QIx7_QIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v5di, "vlsseg5bv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v64hi, "vlsseg2bv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v64hi, "vlsseg4bv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v64hi, "vlsseg8bv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v64qi, "vlsseg2bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_QIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v64qi, "vlsseg2bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_QIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v64qi, "vlsseg4bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_QIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v64qi, "vlsseg4bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_QIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v64qi, "vlsseg8bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_V64QIx8_QIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v6di, "vlsseg3bv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v6di, "vlsseg3bv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v6di, "vlsseg6bv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v6si, "vlsseg3bv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v7di, "vlsseg7bv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v80qi, "vlsseg5bv_mask_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_V80QIx5_QIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v8di, "vlsseg2bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v8di, "vlsseg2bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v8di, "vlsseg4bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v8di, "vlsseg4bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v8di, "vlsseg8bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v8hi, "vlsseg2bv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v8si, "vlsseg2bv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v8si, "vlsseg2bv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v8si, "vlsseg4bv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_mask_v96qi, "vlsseg3bv_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_V96QIx3_QIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_mask_v96qi, "vlsseg6bv_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_V96QIx6_QIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v10di, "vlsseg5bv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v10si, "vlsseg5bv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v112qi, "vlsseg7bv_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_QIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v128qi, "vlsseg2bv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_QIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v128qi, "vlsseg4bv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_QIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v128qi, "vlsseg8bv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_QIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v12di, "vlsseg3bv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v12di, "vlsseg6bv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v12hi, "vlsseg3bv_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v12si, "vlsseg3bv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v12si, "vlsseg3bv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v12si, "vlsseg6bv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v14di, "vlsseg7bv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v14si, "vlsseg7bv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v16di, "vlsseg2bv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v16di, "vlsseg4bv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v16di, "vlsseg8bv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v16hi, "vlsseg2bv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v16hi, "vlsseg2bv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v16hi, "vlsseg4bv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v16qi, "vlsseg2bv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_QIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v16si, "vlsseg2bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v16si, "vlsseg2bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v16si, "vlsseg4bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v16si, "vlsseg4bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v16si, "vlsseg8bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v20hi, "vlsseg5bv_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v20si, "vlsseg5bv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v24hi, "vlsseg3bv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v24hi, "vlsseg3bv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v24hi, "vlsseg6bv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v24qi, "vlsseg3bv_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_QIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v24si, "vlsseg3bv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v24si, "vlsseg6bv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v28hi, "vlsseg7bv_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v28si, "vlsseg7bv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v2di, "vlsseg2bv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v32hi, "vlsseg2bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v32hi, "vlsseg2bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v32hi, "vlsseg4bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v32hi, "vlsseg4bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v32hi, "vlsseg8bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v32qi, "vlsseg2bv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_QIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v32qi, "vlsseg2bv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_QIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v32qi, "vlsseg4bv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_QIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v32si, "vlsseg2bv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v32si, "vlsseg4bv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v32si, "vlsseg8bv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v3di, "vlsseg3bv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v40hi, "vlsseg5bv_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v40qi, "vlsseg5bv_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_QIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v48hi, "vlsseg3bv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v48hi, "vlsseg6bv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v48qi, "vlsseg3bv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_QIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v48qi, "vlsseg3bv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_QIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v48qi, "vlsseg6bv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_QIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v4di, "vlsseg2bv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v4di, "vlsseg2bv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v4di, "vlsseg4bv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v4si, "vlsseg2bv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v56hi, "vlsseg7bv_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v56qi, "vlsseg7bv_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_QIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v5di, "vlsseg5bv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v64hi, "vlsseg2bv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v64hi, "vlsseg4bv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v64hi, "vlsseg8bv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v64qi, "vlsseg2bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_QIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v64qi, "vlsseg2bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_QIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v64qi, "vlsseg4bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_QIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v64qi, "vlsseg4bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_QIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v64qi, "vlsseg8bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_QIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v6di, "vlsseg3bv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v6di, "vlsseg3bv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v6di, "vlsseg6bv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v6si, "vlsseg3bv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v7di, "vlsseg7bv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v80qi, "vlsseg5bv_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_QIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v8di, "vlsseg2bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v8di, "vlsseg2bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v8di, "vlsseg4bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v8di, "vlsseg4bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v8di, "vlsseg8bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v8hi, "vlsseg2bv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v8si, "vlsseg2bv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v8si, "vlsseg2bv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v8si, "vlsseg4bv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegbv_v96qi, "vlsseg3bv_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_QIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegbv_v96qi, "vlsseg6bv_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_QIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegev_mask_v10df, "vlsseg5ev_mask_v10df", RISCV_BUILTIN_DIRECT, RISCV_V10DFx5_FTYPE_V10DFx5_DFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v10di, "vlsseg5ev_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_DIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v10sf, "vlsseg5ev_mask_v10sf", RISCV_BUILTIN_DIRECT, RISCV_V10SFx5_FTYPE_V10SFx5_SFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v10si, "vlsseg5ev_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_SIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v112qi, "vlsseg7ev_mask_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_V112QIx7_QIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v128qi, "vlsseg2ev_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_V128QIx2_QIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v128qi, "vlsseg4ev_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_V128QIx4_QIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v128qi, "vlsseg8ev_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_V128QIx8_QIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v12df, "vlsseg3ev_mask_v12df", RISCV_BUILTIN_DIRECT, RISCV_V12DFx3_FTYPE_V12DFx3_DFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v12df, "vlsseg6ev_mask_v12df", RISCV_BUILTIN_DIRECT, RISCV_V12DFx6_FTYPE_V12DFx6_DFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v12di, "vlsseg3ev_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_DIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v12di, "vlsseg6ev_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_DIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v12hi, "vlsseg3ev_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_HIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v12sf, "vlsseg3ev_mask_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx3_FTYPE_V12SFx3_SFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v12sf, "vlsseg3ev_mask_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx3_FTYPE_V12SFx3_SFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v12sf, "vlsseg6ev_mask_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx6_FTYPE_V12SFx6_SFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v12si, "vlsseg3ev_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v12si, "vlsseg3ev_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v12si, "vlsseg6ev_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_SIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v14df, "vlsseg7ev_mask_v14df", RISCV_BUILTIN_DIRECT, RISCV_V14DFx7_FTYPE_V14DFx7_DFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v14di, "vlsseg7ev_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_DIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v14sf, "vlsseg7ev_mask_v14sf", RISCV_BUILTIN_DIRECT, RISCV_V14SFx7_FTYPE_V14SFx7_SFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v14si, "vlsseg7ev_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_SIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v16df, "vlsseg2ev_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx2_FTYPE_V16DFx2_DFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v16df, "vlsseg4ev_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx4_FTYPE_V16DFx4_DFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v16df, "vlsseg8ev_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx8_FTYPE_V16DFx8_DFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v16di, "vlsseg2ev_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_DIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v16di, "vlsseg4ev_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_DIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v16di, "vlsseg8ev_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_DIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v16hi, "vlsseg2ev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v16hi, "vlsseg2ev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v16hi, "vlsseg4ev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_HIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v16qi, "vlsseg2ev_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_V16QIx2_QIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v16sf, "vlsseg2ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx2_FTYPE_V16SFx2_SFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v16sf, "vlsseg2ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx2_FTYPE_V16SFx2_SFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v16sf, "vlsseg4ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx4_FTYPE_V16SFx4_SFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v16sf, "vlsseg4ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx4_FTYPE_V16SFx4_SFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v16sf, "vlsseg8ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx8_FTYPE_V16SFx8_SFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v16si, "vlsseg2ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v16si, "vlsseg2ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v16si, "vlsseg4ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v16si, "vlsseg4ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v16si, "vlsseg8ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_SIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v20hi, "vlsseg5ev_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_HIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v20sf, "vlsseg5ev_mask_v20sf", RISCV_BUILTIN_DIRECT, RISCV_V20SFx5_FTYPE_V20SFx5_SFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v20si, "vlsseg5ev_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_SIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v24hi, "vlsseg3ev_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v24hi, "vlsseg3ev_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v24hi, "vlsseg6ev_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_HIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v24qi, "vlsseg3ev_mask_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_V24QIx3_QIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v24sf, "vlsseg3ev_mask_v24sf", RISCV_BUILTIN_DIRECT, RISCV_V24SFx3_FTYPE_V24SFx3_SFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v24sf, "vlsseg6ev_mask_v24sf", RISCV_BUILTIN_DIRECT, RISCV_V24SFx6_FTYPE_V24SFx6_SFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v24si, "vlsseg3ev_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_SIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v24si, "vlsseg6ev_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_SIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v28hi, "vlsseg7ev_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_HIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v28sf, "vlsseg7ev_mask_v28sf", RISCV_BUILTIN_DIRECT, RISCV_V28SFx7_FTYPE_V28SFx7_SFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v28si, "vlsseg7ev_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_SIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v2df, "vlsseg2ev_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DFx2_FTYPE_V2DFx2_DFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v2di, "vlsseg2ev_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_DIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v32hi, "vlsseg2ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v32hi, "vlsseg2ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v32hi, "vlsseg4ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v32hi, "vlsseg4ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v32hi, "vlsseg8ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_HIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v32qi, "vlsseg2ev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_QIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v32qi, "vlsseg2ev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_QIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v32qi, "vlsseg4ev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_V32QIx4_QIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v32sf, "vlsseg2ev_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx2_FTYPE_V32SFx2_SFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v32sf, "vlsseg4ev_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx4_FTYPE_V32SFx4_SFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v32sf, "vlsseg8ev_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx8_FTYPE_V32SFx8_SFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v32si, "vlsseg2ev_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_SIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v32si, "vlsseg4ev_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_SIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v32si, "vlsseg8ev_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_SIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v3df, "vlsseg3ev_mask_v3df", RISCV_BUILTIN_DIRECT, RISCV_V3DFx3_FTYPE_V3DFx3_DFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v3di, "vlsseg3ev_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_DIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v40hi, "vlsseg5ev_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_HIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v40qi, "vlsseg5ev_mask_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_V40QIx5_QIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v48hi, "vlsseg3ev_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_HIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v48hi, "vlsseg6ev_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_HIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v48qi, "vlsseg3ev_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_QIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v48qi, "vlsseg3ev_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_QIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v48qi, "vlsseg6ev_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_V48QIx6_QIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v4df, "vlsseg2ev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx2_FTYPE_V4DFx2_DFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v4df, "vlsseg2ev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx2_FTYPE_V4DFx2_DFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v4df, "vlsseg4ev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx4_FTYPE_V4DFx4_DFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v4di, "vlsseg2ev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v4di, "vlsseg2ev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v4di, "vlsseg4ev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_DIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v4sf, "vlsseg2ev_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SFx2_FTYPE_V4SFx2_SFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v4si, "vlsseg2ev_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_SIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v56hi, "vlsseg7ev_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_HIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v56qi, "vlsseg7ev_mask_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_V56QIx7_QIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v5df, "vlsseg5ev_mask_v5df", RISCV_BUILTIN_DIRECT, RISCV_V5DFx5_FTYPE_V5DFx5_DFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v5di, "vlsseg5ev_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_DIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v64hi, "vlsseg2ev_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_HIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v64hi, "vlsseg4ev_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_HIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v64hi, "vlsseg8ev_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_HIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v64qi, "vlsseg2ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_QIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v64qi, "vlsseg2ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_QIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v64qi, "vlsseg4ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_QIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v64qi, "vlsseg4ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_QIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v64qi, "vlsseg8ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_V64QIx8_QIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v6df, "vlsseg3ev_mask_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx3_FTYPE_V6DFx3_DFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v6df, "vlsseg3ev_mask_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx3_FTYPE_V6DFx3_DFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v6df, "vlsseg6ev_mask_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx6_FTYPE_V6DFx6_DFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v6di, "vlsseg3ev_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v6di, "vlsseg3ev_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v6di, "vlsseg6ev_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_DIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v6sf, "vlsseg3ev_mask_v6sf", RISCV_BUILTIN_DIRECT, RISCV_V6SFx3_FTYPE_V6SFx3_SFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v6si, "vlsseg3ev_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_SIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v7df, "vlsseg7ev_mask_v7df", RISCV_BUILTIN_DIRECT, RISCV_V7DFx7_FTYPE_V7DFx7_DFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v7di, "vlsseg7ev_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_DIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v80qi, "vlsseg5ev_mask_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_V80QIx5_QIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v8df, "vlsseg2ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx2_FTYPE_V8DFx2_DFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v8df, "vlsseg2ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx2_FTYPE_V8DFx2_DFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v8df, "vlsseg4ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx4_FTYPE_V8DFx4_DFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v8df, "vlsseg4ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx4_FTYPE_V8DFx4_DFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v8df, "vlsseg8ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx8_FTYPE_V8DFx8_DFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v8di, "vlsseg2ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v8di, "vlsseg2ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v8di, "vlsseg4ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v8di, "vlsseg4ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v8di, "vlsseg8ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_DIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v8hi, "vlsseg2ev_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_HIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v8sf, "vlsseg2ev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx2_FTYPE_V8SFx2_SFPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v8sf, "vlsseg2ev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx2_FTYPE_V8SFx2_SFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v8sf, "vlsseg4ev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx4_FTYPE_V8SFx4_SFPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v8si, "vlsseg2ev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v8si, "vlsseg2ev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v8si, "vlsseg4ev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_SIPTR_DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_mask_v96qi, "vlsseg3ev_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_V96QIx3_QIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_mask_v96qi, "vlsseg6ev_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_V96QIx6_QIPTR_DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v10df, "vlsseg5ev_v10df", RISCV_BUILTIN_DIRECT, RISCV_V10DFx5_FTYPE_DFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v10di, "vlsseg5ev_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_DIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v10sf, "vlsseg5ev_v10sf", RISCV_BUILTIN_DIRECT, RISCV_V10SFx5_FTYPE_SFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v10si, "vlsseg5ev_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_SIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v112qi, "vlsseg7ev_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_QIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v128qi, "vlsseg2ev_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_QIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v128qi, "vlsseg4ev_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_QIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v128qi, "vlsseg8ev_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_QIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v12df, "vlsseg3ev_v12df", RISCV_BUILTIN_DIRECT, RISCV_V12DFx3_FTYPE_DFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v12df, "vlsseg6ev_v12df", RISCV_BUILTIN_DIRECT, RISCV_V12DFx6_FTYPE_DFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v12di, "vlsseg3ev_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_DIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v12di, "vlsseg6ev_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_DIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v12hi, "vlsseg3ev_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_HIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v12sf, "vlsseg3ev_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx3_FTYPE_SFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v12sf, "vlsseg3ev_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx3_FTYPE_SFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v12sf, "vlsseg6ev_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx6_FTYPE_SFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v12si, "vlsseg3ev_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v12si, "vlsseg3ev_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v12si, "vlsseg6ev_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_SIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v14df, "vlsseg7ev_v14df", RISCV_BUILTIN_DIRECT, RISCV_V14DFx7_FTYPE_DFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v14di, "vlsseg7ev_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_DIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v14sf, "vlsseg7ev_v14sf", RISCV_BUILTIN_DIRECT, RISCV_V14SFx7_FTYPE_SFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v14si, "vlsseg7ev_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_SIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v16df, "vlsseg2ev_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx2_FTYPE_DFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v16df, "vlsseg4ev_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx4_FTYPE_DFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v16df, "vlsseg8ev_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx8_FTYPE_DFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v16di, "vlsseg2ev_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_DIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v16di, "vlsseg4ev_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_DIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v16di, "vlsseg8ev_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_DIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v16hi, "vlsseg2ev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v16hi, "vlsseg2ev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v16hi, "vlsseg4ev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_HIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v16qi, "vlsseg2ev_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_QIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v16sf, "vlsseg2ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx2_FTYPE_SFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v16sf, "vlsseg2ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx2_FTYPE_SFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v16sf, "vlsseg4ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx4_FTYPE_SFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v16sf, "vlsseg4ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx4_FTYPE_SFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v16sf, "vlsseg8ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx8_FTYPE_SFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v16si, "vlsseg2ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v16si, "vlsseg2ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v16si, "vlsseg4ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v16si, "vlsseg4ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v16si, "vlsseg8ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_SIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v20hi, "vlsseg5ev_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_HIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v20sf, "vlsseg5ev_v20sf", RISCV_BUILTIN_DIRECT, RISCV_V20SFx5_FTYPE_SFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v20si, "vlsseg5ev_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_SIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v24hi, "vlsseg3ev_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v24hi, "vlsseg3ev_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v24hi, "vlsseg6ev_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_HIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v24qi, "vlsseg3ev_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_QIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v24sf, "vlsseg3ev_v24sf", RISCV_BUILTIN_DIRECT, RISCV_V24SFx3_FTYPE_SFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v24sf, "vlsseg6ev_v24sf", RISCV_BUILTIN_DIRECT, RISCV_V24SFx6_FTYPE_SFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v24si, "vlsseg3ev_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_SIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v24si, "vlsseg6ev_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_SIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v28hi, "vlsseg7ev_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_HIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v28sf, "vlsseg7ev_v28sf", RISCV_BUILTIN_DIRECT, RISCV_V28SFx7_FTYPE_SFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v28si, "vlsseg7ev_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_SIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v2df, "vlsseg2ev_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DFx2_FTYPE_DFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v2di, "vlsseg2ev_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_DIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v32hi, "vlsseg2ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v32hi, "vlsseg2ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v32hi, "vlsseg4ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v32hi, "vlsseg4ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v32hi, "vlsseg8ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_HIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v32qi, "vlsseg2ev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_QIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v32qi, "vlsseg2ev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_QIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v32qi, "vlsseg4ev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_QIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v32sf, "vlsseg2ev_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx2_FTYPE_SFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v32sf, "vlsseg4ev_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx4_FTYPE_SFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v32sf, "vlsseg8ev_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx8_FTYPE_SFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v32si, "vlsseg2ev_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_SIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v32si, "vlsseg4ev_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_SIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v32si, "vlsseg8ev_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_SIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v3df, "vlsseg3ev_v3df", RISCV_BUILTIN_DIRECT, RISCV_V3DFx3_FTYPE_DFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v3di, "vlsseg3ev_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_DIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v40hi, "vlsseg5ev_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_HIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v40qi, "vlsseg5ev_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_QIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v48hi, "vlsseg3ev_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_HIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v48hi, "vlsseg6ev_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_HIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v48qi, "vlsseg3ev_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_QIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v48qi, "vlsseg3ev_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_QIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v48qi, "vlsseg6ev_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_QIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v4df, "vlsseg2ev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx2_FTYPE_DFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v4df, "vlsseg2ev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx2_FTYPE_DFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v4df, "vlsseg4ev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx4_FTYPE_DFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v4di, "vlsseg2ev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v4di, "vlsseg2ev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v4di, "vlsseg4ev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_DIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v4sf, "vlsseg2ev_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SFx2_FTYPE_SFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v4si, "vlsseg2ev_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_SIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v56hi, "vlsseg7ev_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_HIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v56qi, "vlsseg7ev_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_QIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v5df, "vlsseg5ev_v5df", RISCV_BUILTIN_DIRECT, RISCV_V5DFx5_FTYPE_DFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v5di, "vlsseg5ev_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_DIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v64hi, "vlsseg2ev_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_HIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v64hi, "vlsseg4ev_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_HIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v64hi, "vlsseg8ev_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_HIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v64qi, "vlsseg2ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_QIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v64qi, "vlsseg2ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_QIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v64qi, "vlsseg4ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_QIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v64qi, "vlsseg4ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_QIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v64qi, "vlsseg8ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_QIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v6df, "vlsseg3ev_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx3_FTYPE_DFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v6df, "vlsseg3ev_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx3_FTYPE_DFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v6df, "vlsseg6ev_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx6_FTYPE_DFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v6di, "vlsseg3ev_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v6di, "vlsseg3ev_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v6di, "vlsseg6ev_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_DIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v6sf, "vlsseg3ev_v6sf", RISCV_BUILTIN_DIRECT, RISCV_V6SFx3_FTYPE_SFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v6si, "vlsseg3ev_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_SIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v7df, "vlsseg7ev_v7df", RISCV_BUILTIN_DIRECT, RISCV_V7DFx7_FTYPE_DFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v7di, "vlsseg7ev_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_DIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v80qi, "vlsseg5ev_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_QIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v8df, "vlsseg2ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx2_FTYPE_DFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v8df, "vlsseg2ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx2_FTYPE_DFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v8df, "vlsseg4ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx4_FTYPE_DFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v8df, "vlsseg4ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx4_FTYPE_DFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v8df, "vlsseg8ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx8_FTYPE_DFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v8di, "vlsseg2ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v8di, "vlsseg2ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v8di, "vlsseg4ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v8di, "vlsseg4ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v8di, "vlsseg8ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_DIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v8hi, "vlsseg2ev_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_HIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v8sf, "vlsseg2ev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx2_FTYPE_SFPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v8sf, "vlsseg2ev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx2_FTYPE_SFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v8sf, "vlsseg4ev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx4_FTYPE_SFPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v8si, "vlsseg2ev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v8si, "vlsseg2ev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v8si, "vlsseg4ev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_SIPTR_DI_SI_SI, vector64),
RISCV_BUILTIN (vlssegev_v96qi, "vlsseg3ev_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_QIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlssegev_v96qi, "vlsseg6ev_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_QIPTR_DI_SI_SI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v10di, "vlsseg5huv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v10si, "vlsseg5huv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v12di, "vlsseg3huv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v12di, "vlsseg6huv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v12hi, "vlsseg3huv_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v12si, "vlsseg3huv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v12si, "vlsseg3huv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v12si, "vlsseg6huv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v14di, "vlsseg7huv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v14si, "vlsseg7huv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v16di, "vlsseg2huv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v16di, "vlsseg4huv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v16di, "vlsseg8huv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v16hi, "vlsseg2huv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v16hi, "vlsseg2huv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v16hi, "vlsseg4huv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v16si, "vlsseg2huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v16si, "vlsseg2huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v16si, "vlsseg4huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v16si, "vlsseg4huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v16si, "vlsseg8huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v20hi, "vlsseg5huv_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v20si, "vlsseg5huv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v24hi, "vlsseg3huv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v24hi, "vlsseg3huv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v24hi, "vlsseg6huv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v24si, "vlsseg3huv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v24si, "vlsseg6huv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v28hi, "vlsseg7huv_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v28si, "vlsseg7huv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v2di, "vlsseg2huv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v32hi, "vlsseg2huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v32hi, "vlsseg2huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v32hi, "vlsseg4huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v32hi, "vlsseg4huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v32hi, "vlsseg8huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v32si, "vlsseg2huv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v32si, "vlsseg4huv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v32si, "vlsseg8huv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v3di, "vlsseg3huv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v40hi, "vlsseg5huv_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v48hi, "vlsseg3huv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v48hi, "vlsseg6huv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v4di, "vlsseg2huv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v4di, "vlsseg2huv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v4di, "vlsseg4huv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v4si, "vlsseg2huv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v56hi, "vlsseg7huv_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v5di, "vlsseg5huv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v64hi, "vlsseg2huv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v64hi, "vlsseg4huv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v64hi, "vlsseg8huv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_UHIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v6di, "vlsseg3huv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v6di, "vlsseg3huv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v6di, "vlsseg6huv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v6si, "vlsseg3huv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v7di, "vlsseg7huv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v8di, "vlsseg2huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v8di, "vlsseg2huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v8di, "vlsseg4huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v8di, "vlsseg4huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v8di, "vlsseg8huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v8hi, "vlsseg2huv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_UHIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v8si, "vlsseg2huv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_mask_v8si, "vlsseg2huv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_mask_v8si, "vlsseg4huv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v10di, "vlsseg5huv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v10si, "vlsseg5huv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v12di, "vlsseg3huv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v12di, "vlsseg6huv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v12hi, "vlsseg3huv_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v12si, "vlsseg3huv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v12si, "vlsseg3huv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v12si, "vlsseg6huv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v14di, "vlsseg7huv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v14si, "vlsseg7huv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v16di, "vlsseg2huv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v16di, "vlsseg4huv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v16di, "vlsseg8huv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v16hi, "vlsseg2huv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v16hi, "vlsseg2huv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v16hi, "vlsseg4huv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v16si, "vlsseg2huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v16si, "vlsseg2huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v16si, "vlsseg4huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v16si, "vlsseg4huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v16si, "vlsseg8huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v20hi, "vlsseg5huv_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v20si, "vlsseg5huv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v24hi, "vlsseg3huv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v24hi, "vlsseg3huv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v24hi, "vlsseg6huv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v24si, "vlsseg3huv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v24si, "vlsseg6huv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v28hi, "vlsseg7huv_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v28si, "vlsseg7huv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v2di, "vlsseg2huv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v32hi, "vlsseg2huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v32hi, "vlsseg2huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v32hi, "vlsseg4huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v32hi, "vlsseg4huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v32hi, "vlsseg8huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v32si, "vlsseg2huv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v32si, "vlsseg4huv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v32si, "vlsseg8huv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v3di, "vlsseg3huv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v40hi, "vlsseg5huv_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v48hi, "vlsseg3huv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v48hi, "vlsseg6huv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v4di, "vlsseg2huv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v4di, "vlsseg2huv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v4di, "vlsseg4huv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v4si, "vlsseg2huv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v56hi, "vlsseg7huv_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v5di, "vlsseg5huv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v64hi, "vlsseg2huv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v64hi, "vlsseg4huv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v64hi, "vlsseg8huv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_UHIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v6di, "vlsseg3huv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v6di, "vlsseg3huv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v6di, "vlsseg6huv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v6si, "vlsseg3huv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v7di, "vlsseg7huv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v8di, "vlsseg2huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v8di, "vlsseg2huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v8di, "vlsseg4huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v8di, "vlsseg4huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v8di, "vlsseg8huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v8hi, "vlsseg2huv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_UHIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v8si, "vlsseg2huv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghuv_v8si, "vlsseg2huv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghuv_v8si, "vlsseg4huv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v10di, "vlsseg5hv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v10si, "vlsseg5hv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v12di, "vlsseg3hv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v12di, "vlsseg6hv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v12hi, "vlsseg3hv_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v12si, "vlsseg3hv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v12si, "vlsseg3hv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v12si, "vlsseg6hv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v14di, "vlsseg7hv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v14si, "vlsseg7hv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v16di, "vlsseg2hv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v16di, "vlsseg4hv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v16di, "vlsseg8hv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v16hi, "vlsseg2hv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v16hi, "vlsseg2hv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v16hi, "vlsseg4hv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v16si, "vlsseg2hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v16si, "vlsseg2hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v16si, "vlsseg4hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v16si, "vlsseg4hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v16si, "vlsseg8hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v20hi, "vlsseg5hv_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v20si, "vlsseg5hv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v24hi, "vlsseg3hv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v24hi, "vlsseg3hv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v24hi, "vlsseg6hv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v24si, "vlsseg3hv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v24si, "vlsseg6hv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v28hi, "vlsseg7hv_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v28si, "vlsseg7hv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v2di, "vlsseg2hv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v32hi, "vlsseg2hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v32hi, "vlsseg2hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v32hi, "vlsseg4hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v32hi, "vlsseg4hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v32hi, "vlsseg8hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v32si, "vlsseg2hv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v32si, "vlsseg4hv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v32si, "vlsseg8hv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v3di, "vlsseg3hv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v40hi, "vlsseg5hv_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v48hi, "vlsseg3hv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v48hi, "vlsseg6hv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v4di, "vlsseg2hv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v4di, "vlsseg2hv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v4di, "vlsseg4hv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v4si, "vlsseg2hv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v56hi, "vlsseg7hv_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v5di, "vlsseg5hv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v64hi, "vlsseg2hv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v64hi, "vlsseg4hv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v64hi, "vlsseg8hv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_HIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v6di, "vlsseg3hv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v6di, "vlsseg3hv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v6di, "vlsseg6hv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v6si, "vlsseg3hv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v7di, "vlsseg7hv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v8di, "vlsseg2hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v8di, "vlsseg2hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v8di, "vlsseg4hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v8di, "vlsseg4hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v8di, "vlsseg8hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v8hi, "vlsseg2hv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_HIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v8si, "vlsseg2hv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_mask_v8si, "vlsseg2hv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_mask_v8si, "vlsseg4hv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v10di, "vlsseg5hv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v10si, "vlsseg5hv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v12di, "vlsseg3hv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v12di, "vlsseg6hv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v12hi, "vlsseg3hv_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v12si, "vlsseg3hv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v12si, "vlsseg3hv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v12si, "vlsseg6hv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v14di, "vlsseg7hv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v14si, "vlsseg7hv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v16di, "vlsseg2hv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v16di, "vlsseg4hv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v16di, "vlsseg8hv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v16hi, "vlsseg2hv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v16hi, "vlsseg2hv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v16hi, "vlsseg4hv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v16si, "vlsseg2hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v16si, "vlsseg2hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v16si, "vlsseg4hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v16si, "vlsseg4hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v16si, "vlsseg8hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v20hi, "vlsseg5hv_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v20si, "vlsseg5hv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v24hi, "vlsseg3hv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v24hi, "vlsseg3hv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v24hi, "vlsseg6hv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v24si, "vlsseg3hv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v24si, "vlsseg6hv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v28hi, "vlsseg7hv_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v28si, "vlsseg7hv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v2di, "vlsseg2hv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v32hi, "vlsseg2hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v32hi, "vlsseg2hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v32hi, "vlsseg4hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v32hi, "vlsseg4hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v32hi, "vlsseg8hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v32si, "vlsseg2hv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v32si, "vlsseg4hv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v32si, "vlsseg8hv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v3di, "vlsseg3hv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v40hi, "vlsseg5hv_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v48hi, "vlsseg3hv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v48hi, "vlsseg6hv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v4di, "vlsseg2hv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v4di, "vlsseg2hv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v4di, "vlsseg4hv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v4si, "vlsseg2hv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v56hi, "vlsseg7hv_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v5di, "vlsseg5hv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v64hi, "vlsseg2hv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v64hi, "vlsseg4hv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v64hi, "vlsseg8hv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_HIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v6di, "vlsseg3hv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v6di, "vlsseg3hv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v6di, "vlsseg6hv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v6si, "vlsseg3hv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v7di, "vlsseg7hv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v8di, "vlsseg2hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v8di, "vlsseg2hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v8di, "vlsseg4hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v8di, "vlsseg4hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v8di, "vlsseg8hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v8hi, "vlsseg2hv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_HIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v8si, "vlsseg2hv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlsseghv_v8si, "vlsseg2hv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlsseghv_v8si, "vlsseg4hv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v10di, "vlsseg5wuv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v10si, "vlsseg5wuv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v12di, "vlsseg3wuv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v12di, "vlsseg6wuv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v12si, "vlsseg3wuv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v12si, "vlsseg3wuv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v12si, "vlsseg6wuv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v14di, "vlsseg7wuv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v14si, "vlsseg7wuv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v16di, "vlsseg2wuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v16di, "vlsseg4wuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v16di, "vlsseg8wuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v16si, "vlsseg2wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v16si, "vlsseg2wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v16si, "vlsseg4wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v16si, "vlsseg4wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v16si, "vlsseg8wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v20si, "vlsseg5wuv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v24si, "vlsseg3wuv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v24si, "vlsseg6wuv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v28si, "vlsseg7wuv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v2di, "vlsseg2wuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v32si, "vlsseg2wuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v32si, "vlsseg4wuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v32si, "vlsseg8wuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v3di, "vlsseg3wuv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v4di, "vlsseg2wuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v4di, "vlsseg2wuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v4di, "vlsseg4wuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v4si, "vlsseg2wuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v5di, "vlsseg5wuv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v6di, "vlsseg3wuv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v6di, "vlsseg3wuv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v6di, "vlsseg6wuv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v6si, "vlsseg3wuv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v7di, "vlsseg7wuv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v8di, "vlsseg2wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v8di, "vlsseg2wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v8di, "vlsseg4wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v8di, "vlsseg4wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v8di, "vlsseg8wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_UDIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v8si, "vlsseg2wuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_mask_v8si, "vlsseg2wuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_mask_v8si, "vlsseg4wuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_USIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v10di, "vlsseg5wuv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v10si, "vlsseg5wuv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v12di, "vlsseg3wuv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v12di, "vlsseg6wuv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v12si, "vlsseg3wuv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v12si, "vlsseg3wuv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v12si, "vlsseg6wuv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v14di, "vlsseg7wuv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v14si, "vlsseg7wuv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v16di, "vlsseg2wuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v16di, "vlsseg4wuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v16di, "vlsseg8wuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v16si, "vlsseg2wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v16si, "vlsseg2wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v16si, "vlsseg4wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v16si, "vlsseg4wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v16si, "vlsseg8wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v20si, "vlsseg5wuv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v24si, "vlsseg3wuv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v24si, "vlsseg6wuv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v28si, "vlsseg7wuv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v2di, "vlsseg2wuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v32si, "vlsseg2wuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v32si, "vlsseg4wuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v32si, "vlsseg8wuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v3di, "vlsseg3wuv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v4di, "vlsseg2wuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v4di, "vlsseg2wuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v4di, "vlsseg4wuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v4si, "vlsseg2wuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v5di, "vlsseg5wuv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v6di, "vlsseg3wuv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v6di, "vlsseg3wuv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v6di, "vlsseg6wuv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v6si, "vlsseg3wuv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v7di, "vlsseg7wuv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v8di, "vlsseg2wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v8di, "vlsseg2wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v8di, "vlsseg4wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v8di, "vlsseg4wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v8di, "vlsseg8wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_UDIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v8si, "vlsseg2wuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwuv_v8si, "vlsseg2wuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwuv_v8si, "vlsseg4wuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_USIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v10di, "vlsseg5wv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v10si, "vlsseg5wv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v12di, "vlsseg3wv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v12di, "vlsseg6wv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v12si, "vlsseg3wv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v12si, "vlsseg3wv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v12si, "vlsseg6wv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v14di, "vlsseg7wv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v14si, "vlsseg7wv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v16di, "vlsseg2wv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v16di, "vlsseg4wv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v16di, "vlsseg8wv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v16si, "vlsseg2wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v16si, "vlsseg2wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v16si, "vlsseg4wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v16si, "vlsseg4wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v16si, "vlsseg8wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v20si, "vlsseg5wv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v24si, "vlsseg3wv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v24si, "vlsseg6wv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v28si, "vlsseg7wv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v2di, "vlsseg2wv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v32si, "vlsseg2wv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v32si, "vlsseg4wv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v32si, "vlsseg8wv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v3di, "vlsseg3wv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v4di, "vlsseg2wv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v4di, "vlsseg2wv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v4di, "vlsseg4wv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v4si, "vlsseg2wv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v5di, "vlsseg5wv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v6di, "vlsseg3wv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v6di, "vlsseg3wv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v6di, "vlsseg6wv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v6si, "vlsseg3wv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v7di, "vlsseg7wv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v8di, "vlsseg2wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v8di, "vlsseg2wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v8di, "vlsseg4wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v8di, "vlsseg4wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v8di, "vlsseg8wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_DIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v8si, "vlsseg2wv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_mask_v8si, "vlsseg2wv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_mask_v8si, "vlsseg4wv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_SIPTR_DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v10di, "vlsseg5wv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v10si, "vlsseg5wv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v12di, "vlsseg3wv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v12di, "vlsseg6wv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v12si, "vlsseg3wv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v12si, "vlsseg3wv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v12si, "vlsseg6wv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v14di, "vlsseg7wv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v14si, "vlsseg7wv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v16di, "vlsseg2wv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v16di, "vlsseg4wv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v16di, "vlsseg8wv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v16si, "vlsseg2wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v16si, "vlsseg2wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v16si, "vlsseg4wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v16si, "vlsseg4wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v16si, "vlsseg8wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v20si, "vlsseg5wv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v24si, "vlsseg3wv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v24si, "vlsseg6wv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v28si, "vlsseg7wv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v2di, "vlsseg2wv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v32si, "vlsseg2wv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v32si, "vlsseg4wv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v32si, "vlsseg8wv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v3di, "vlsseg3wv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v4di, "vlsseg2wv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v4di, "vlsseg2wv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v4di, "vlsseg4wv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v4si, "vlsseg2wv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v5di, "vlsseg5wv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v6di, "vlsseg3wv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v6di, "vlsseg3wv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v6di, "vlsseg6wv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v6si, "vlsseg3wv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v7di, "vlsseg7wv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v8di, "vlsseg2wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v8di, "vlsseg2wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v8di, "vlsseg4wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v8di, "vlsseg4wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v8di, "vlsseg8wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_DIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v8si, "vlsseg2wv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_DI_USI_USI, vector128),
RISCV_BUILTIN (vlssegwv_v8si, "vlsseg2wv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlssegwv_v8si, "vlsseg4wv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_SIPTR_DI_USI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v128qi, "vlswuv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v16di, "vlswuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v16hi, "vlswuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v16hi, "vlswuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v16qi, "vlswuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v16qi, "vlswuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v16si, "vlswuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v16si, "vlswuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v1di, "vlswuv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v2di, "vlswuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v2di, "vlswuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v2si, "vlswuv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v32hi, "vlswuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v32hi, "vlswuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v32qi, "vlswuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v32qi, "vlswuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v32si, "vlswuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v4di, "vlswuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v4di, "vlswuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v4hi, "vlswuv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v4si, "vlswuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v4si, "vlswuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v64hi, "vlswuv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v64qi, "vlswuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v64qi, "vlswuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v8di, "vlswuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v8di, "vlswuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v8hi, "vlswuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v8hi, "vlswuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v8qi, "vlswuv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_mask_v8si, "vlswuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswuv_mask_v8si, "vlswuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswuv_v128qi, "vlswuv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UQIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v16di, "vlswuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UDIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v16hi, "vlswuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v16hi, "vlswuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v16qi, "vlswuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v16qi, "vlswuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v16si, "vlswuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v16si, "vlswuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v1di, "vlswuv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UDIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v2di, "vlswuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v2di, "vlswuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v2si, "vlswuv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_USIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v32hi, "vlswuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v32hi, "vlswuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v32qi, "vlswuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v32qi, "vlswuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v32si, "vlswuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_USIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v4di, "vlswuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v4di, "vlswuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v4hi, "vlswuv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UHIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v4si, "vlswuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v4si, "vlswuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v64hi, "vlswuv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UHIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v64qi, "vlswuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v64qi, "vlswuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v8di, "vlswuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v8di, "vlswuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v8hi, "vlswuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v8hi, "vlswuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v8qi, "vlswuv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UQIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswuv_v8si, "vlswuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswuv_v8si, "vlswuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v128qi, "vlswv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v16di, "vlswv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v16hi, "vlswv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v16hi, "vlswv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v16qi, "vlswv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v16qi, "vlswv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v16si, "vlswv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v16si, "vlswv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v1di, "vlswv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v2di, "vlswv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v2di, "vlswv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v2si, "vlswv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v32hi, "vlswv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v32hi, "vlswv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v32qi, "vlswv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v32qi, "vlswv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v32si, "vlswv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v4di, "vlswv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v4di, "vlswv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v4hi, "vlswv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v4si, "vlswv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v4si, "vlswv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v64hi, "vlswv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v64qi, "vlswv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v64qi, "vlswv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v8di, "vlswv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v8di, "vlswv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v8hi, "vlswv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v8hi, "vlswv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v8qi, "vlswv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_mask_v8si, "vlswv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlswv_mask_v8si, "vlswv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlswv_v128qi, "vlswv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v16di, "vlswv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v16hi, "vlswv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v16hi, "vlswv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v16qi, "vlswv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v16qi, "vlswv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v16si, "vlswv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v16si, "vlswv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v1di, "vlswv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v2di, "vlswv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v2di, "vlswv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v2si, "vlswv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v32hi, "vlswv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v32hi, "vlswv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v32qi, "vlswv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v32qi, "vlswv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v32si, "vlswv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v4di, "vlswv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v4di, "vlswv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v4hi, "vlswv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v4si, "vlswv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v4si, "vlswv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v64hi, "vlswv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v64qi, "vlswv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v64qi, "vlswv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v8di, "vlswv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v8di, "vlswv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v8hi, "vlswv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v8hi, "vlswv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v8qi, "vlswv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlswv_v8si, "vlswv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_DI_USI, vector128),
RISCV_BUILTIN (vlswv_v8si, "vlswv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_DI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v128qi, "vlwuv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v16di, "vlwuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v16hi, "vlwuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v16hi, "vlwuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v16qi, "vlwuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v16qi, "vlwuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v16si, "vlwuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v16si, "vlwuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v1di, "vlwuv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v2di, "vlwuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v2di, "vlwuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v2si, "vlwuv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v32hi, "vlwuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v32hi, "vlwuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v32qi, "vlwuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v32qi, "vlwuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v32si, "vlwuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v4di, "vlwuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v4di, "vlwuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v4hi, "vlwuv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v4si, "vlwuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v4si, "vlwuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v64hi, "vlwuv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v64qi, "vlwuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v64qi, "vlwuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v8di, "vlwuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v8di, "vlwuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v8hi, "vlwuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v8hi, "vlwuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v8qi, "vlwuv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_mask_v8si, "vlwuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwuv_mask_v8si, "vlwuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwuv_v128qi, "vlwuv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UQIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v16di, "vlwuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UDIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v16hi, "vlwuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v16hi, "vlwuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v16qi, "vlwuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v16qi, "vlwuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v16si, "vlwuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v16si, "vlwuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v1di, "vlwuv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UDIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v2di, "vlwuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v2di, "vlwuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v2si, "vlwuv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_USIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v32hi, "vlwuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v32hi, "vlwuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v32qi, "vlwuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v32qi, "vlwuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v32si, "vlwuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_USIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v4di, "vlwuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v4di, "vlwuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v4hi, "vlwuv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UHIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v4si, "vlwuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v4si, "vlwuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v64hi, "vlwuv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UHIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v64qi, "vlwuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v64qi, "vlwuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v8di, "vlwuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v8di, "vlwuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v8hi, "vlwuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v8hi, "vlwuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v8qi, "vlwuv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UQIPTR_USI, vector64),
RISCV_BUILTIN (vlwuv_v8si, "vlwuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_USI, vector128),
RISCV_BUILTIN (vlwuv_v8si, "vlwuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v128qi, "vlwv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v16di, "vlwv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v16hi, "vlwv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v16hi, "vlwv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v16qi, "vlwv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v16qi, "vlwv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v16si, "vlwv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v16si, "vlwv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v1di, "vlwv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v2di, "vlwv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v2di, "vlwv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v2si, "vlwv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v32hi, "vlwv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v32hi, "vlwv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v32qi, "vlwv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v32qi, "vlwv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v32si, "vlwv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v4di, "vlwv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v4di, "vlwv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v4hi, "vlwv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v4si, "vlwv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v4si, "vlwv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v64hi, "vlwv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v64qi, "vlwv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v64qi, "vlwv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v8di, "vlwv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v8di, "vlwv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v8hi, "vlwv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v8hi, "vlwv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v8qi, "vlwv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_mask_v8si, "vlwv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlwv_mask_v8si, "vlwv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlwv_v128qi, "vlwv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v16di, "vlwv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v16hi, "vlwv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v16hi, "vlwv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v16qi, "vlwv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v16qi, "vlwv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v16si, "vlwv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v16si, "vlwv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v1di, "vlwv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v2di, "vlwv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v2di, "vlwv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v2si, "vlwv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v32hi, "vlwv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v32hi, "vlwv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v32qi, "vlwv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v32qi, "vlwv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v32si, "vlwv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v4di, "vlwv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v4di, "vlwv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v4hi, "vlwv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v4si, "vlwv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v4si, "vlwv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v64hi, "vlwv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v64qi, "vlwv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v64qi, "vlwv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v8di, "vlwv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v8di, "vlwv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v8hi, "vlwv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v8hi, "vlwv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v8qi, "vlwv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QIPTR_USI, vector64),
RISCV_BUILTIN (vlwv_v8si, "vlwv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_USI, vector128),
RISCV_BUILTIN (vlwv_v8si, "vlwv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v128qi, "vlxbuv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQIPTR_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v16di, "vlxbuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDIPTR_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v16hi, "vlxbuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v16hi, "vlxbuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v16qi, "vlxbuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v16qi, "vlxbuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v16si, "vlxbuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v16si, "vlxbuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v1di, "vlxbuv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDIPTR_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v2di, "vlxbuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v2di, "vlxbuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v2si, "vlxbuv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USIPTR_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v32hi, "vlxbuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v32hi, "vlxbuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v32qi, "vlxbuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v32qi, "vlxbuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v32si, "vlxbuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USIPTR_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v4di, "vlxbuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v4di, "vlxbuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v4hi, "vlxbuv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHIPTR_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v4si, "vlxbuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v4si, "vlxbuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v64hi, "vlxbuv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHIPTR_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v64qi, "vlxbuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v64qi, "vlxbuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v8di, "vlxbuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v8di, "vlxbuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v8hi, "vlxbuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v8hi, "vlxbuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v8qi, "vlxbuv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQIPTR_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_mask_v8si, "vlxbuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_mask_v8si, "vlxbuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v128qi, "vlxbuv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UQIPTR_UV128QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v16di, "vlxbuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UDIPTR_UV16DI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v16hi, "vlxbuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_UV16HI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v16hi, "vlxbuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_UV16HI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v16qi, "vlxbuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v16qi, "vlxbuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_UV16QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v16si, "vlxbuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_UV16SI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v16si, "vlxbuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_UV16SI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v1di, "vlxbuv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UDIPTR_UV1DI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v2di, "vlxbuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_UV2DI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v2di, "vlxbuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_UV2DI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v2si, "vlxbuv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_USIPTR_UV2SI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v32hi, "vlxbuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_UV32HI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v32hi, "vlxbuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_UV32HI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v32qi, "vlxbuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_UV32QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v32qi, "vlxbuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_UV32QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v32si, "vlxbuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_USIPTR_UV32SI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v4di, "vlxbuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_UV4DI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v4di, "vlxbuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_UV4DI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v4hi, "vlxbuv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UHIPTR_UV4HI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v4si, "vlxbuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_UV4SI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v4si, "vlxbuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_UV4SI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v64hi, "vlxbuv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UHIPTR_UV64HI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v64qi, "vlxbuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_UV64QI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v64qi, "vlxbuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_UV64QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v8di, "vlxbuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_UV8DI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v8di, "vlxbuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_UV8DI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v8hi, "vlxbuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_UV8HI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v8hi, "vlxbuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_UV8HI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v8qi, "vlxbuv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbuv_v8si, "vlxbuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_UV8SI_USI, vector128),
RISCV_BUILTIN (vlxbuv_v8si, "vlxbuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_UV8SI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v128qi, "vlxbv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QIPTR_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v16di, "vlxbv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DIPTR_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v16hi, "vlxbv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v16hi, "vlxbv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v16qi, "vlxbv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v16qi, "vlxbv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v16si, "vlxbv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v16si, "vlxbv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v1di, "vlxbv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DIPTR_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v2di, "vlxbv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v2di, "vlxbv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v2si, "vlxbv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SIPTR_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v32hi, "vlxbv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v32hi, "vlxbv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v32qi, "vlxbv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v32qi, "vlxbv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v32si, "vlxbv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SIPTR_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v4di, "vlxbv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v4di, "vlxbv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v4hi, "vlxbv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HIPTR_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v4si, "vlxbv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v4si, "vlxbv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v64hi, "vlxbv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HIPTR_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v64qi, "vlxbv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v64qi, "vlxbv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v8di, "vlxbv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v8di, "vlxbv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v8hi, "vlxbv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v8hi, "vlxbv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v8qi, "vlxbv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QIPTR_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_mask_v8si, "vlxbv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_mask_v8si, "vlxbv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_v128qi, "vlxbv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QIPTR_V128QI_USI, vector128),
RISCV_BUILTIN (vlxbv_v16di, "vlxbv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DIPTR_V16DI_USI, vector128),
RISCV_BUILTIN (vlxbv_v16hi, "vlxbv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_V16HI_USI, vector128),
RISCV_BUILTIN (vlxbv_v16hi, "vlxbv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_V16HI_USI, vector64),
RISCV_BUILTIN (vlxbv_v16qi, "vlxbv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_V16QI_USI, vector128),
RISCV_BUILTIN (vlxbv_v16qi, "vlxbv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_V16QI_USI, vector64),
RISCV_BUILTIN (vlxbv_v16si, "vlxbv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_V16SI_USI, vector128),
RISCV_BUILTIN (vlxbv_v16si, "vlxbv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_V16SI_USI, vector64),
RISCV_BUILTIN (vlxbv_v1di, "vlxbv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DIPTR_V1DI_USI, vector64),
RISCV_BUILTIN (vlxbv_v2di, "vlxbv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_V2DI_USI, vector128),
RISCV_BUILTIN (vlxbv_v2di, "vlxbv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_V2DI_USI, vector64),
RISCV_BUILTIN (vlxbv_v2si, "vlxbv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SIPTR_V2SI_USI, vector64),
RISCV_BUILTIN (vlxbv_v32hi, "vlxbv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_V32HI_USI, vector128),
RISCV_BUILTIN (vlxbv_v32hi, "vlxbv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_V32HI_USI, vector64),
RISCV_BUILTIN (vlxbv_v32qi, "vlxbv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_V32QI_USI, vector128),
RISCV_BUILTIN (vlxbv_v32qi, "vlxbv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_V32QI_USI, vector64),
RISCV_BUILTIN (vlxbv_v32si, "vlxbv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SIPTR_V32SI_USI, vector128),
RISCV_BUILTIN (vlxbv_v4di, "vlxbv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_V4DI_USI, vector128),
RISCV_BUILTIN (vlxbv_v4di, "vlxbv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_V4DI_USI, vector64),
RISCV_BUILTIN (vlxbv_v4hi, "vlxbv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HIPTR_V4HI_USI, vector64),
RISCV_BUILTIN (vlxbv_v4si, "vlxbv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_V4SI_USI, vector128),
RISCV_BUILTIN (vlxbv_v4si, "vlxbv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_V4SI_USI, vector64),
RISCV_BUILTIN (vlxbv_v64hi, "vlxbv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HIPTR_V64HI_USI, vector128),
RISCV_BUILTIN (vlxbv_v64qi, "vlxbv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_V64QI_USI, vector128),
RISCV_BUILTIN (vlxbv_v64qi, "vlxbv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_V64QI_USI, vector64),
RISCV_BUILTIN (vlxbv_v8di, "vlxbv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_V8DI_USI, vector128),
RISCV_BUILTIN (vlxbv_v8di, "vlxbv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_V8DI_USI, vector64),
RISCV_BUILTIN (vlxbv_v8hi, "vlxbv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_V8HI_USI, vector128),
RISCV_BUILTIN (vlxbv_v8hi, "vlxbv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_V8HI_USI, vector64),
RISCV_BUILTIN (vlxbv_v8qi, "vlxbv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QIPTR_V8QI_USI, vector64),
RISCV_BUILTIN (vlxbv_v8si, "vlxbv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_V8SI_USI, vector128),
RISCV_BUILTIN (vlxbv_v8si, "vlxbv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_V8SI_USI, vector64),
RISCV_BUILTIN (vlxev_mask_v128qi, "vlxev_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QIPTR_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v16df, "vlxev_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DFPTR_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v16di, "vlxev_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DIPTR_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v16hi, "vlxev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v16hi, "vlxev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v16qi, "vlxev_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v16qi, "vlxev_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v16sf, "vlxev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SFPTR_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v16sf, "vlxev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SFPTR_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v16si, "vlxev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v16si, "vlxev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v1df, "vlxev_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DFPTR_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v1di, "vlxev_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DIPTR_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v2df, "vlxev_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DFPTR_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v2df, "vlxev_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DFPTR_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v2di, "vlxev_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v2di, "vlxev_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v2sf, "vlxev_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SFPTR_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v2si, "vlxev_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SIPTR_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v32hi, "vlxev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v32hi, "vlxev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v32qi, "vlxev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v32qi, "vlxev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v32sf, "vlxev_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SFPTR_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v32si, "vlxev_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SIPTR_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v4df, "vlxev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DFPTR_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v4df, "vlxev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DFPTR_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v4di, "vlxev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v4di, "vlxev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v4hi, "vlxev_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HIPTR_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v4sf, "vlxev_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SFPTR_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v4sf, "vlxev_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SFPTR_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v4si, "vlxev_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v4si, "vlxev_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v64hi, "vlxev_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HIPTR_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v64qi, "vlxev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v64qi, "vlxev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v8df, "vlxev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DFPTR_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v8df, "vlxev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DFPTR_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v8di, "vlxev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v8di, "vlxev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v8hi, "vlxev_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v8hi, "vlxev_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v8qi, "vlxev_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QIPTR_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v8sf, "vlxev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SFPTR_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v8sf, "vlxev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SFPTR_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_mask_v8si, "vlxev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vlxev_mask_v8si, "vlxev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vlxev_v128qi, "vlxev_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QIPTR_V128QI_SI, vector128),
RISCV_BUILTIN (vlxev_v16df, "vlxev_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_DFPTR_V16DI_SI, vector128),
RISCV_BUILTIN (vlxev_v16di, "vlxev_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DIPTR_V16DI_SI, vector128),
RISCV_BUILTIN (vlxev_v16hi, "vlxev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_V16HI_SI, vector128),
RISCV_BUILTIN (vlxev_v16hi, "vlxev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_V16HI_SI, vector64),
RISCV_BUILTIN (vlxev_v16qi, "vlxev_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_V16QI_SI, vector128),
RISCV_BUILTIN (vlxev_v16qi, "vlxev_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_V16QI_SI, vector64),
RISCV_BUILTIN (vlxev_v16sf, "vlxev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_SFPTR_V16SI_SI, vector128),
RISCV_BUILTIN (vlxev_v16sf, "vlxev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_SFPTR_V16SI_SI, vector64),
RISCV_BUILTIN (vlxev_v16si, "vlxev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_V16SI_SI, vector128),
RISCV_BUILTIN (vlxev_v16si, "vlxev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_V16SI_SI, vector64),
RISCV_BUILTIN (vlxev_v1df, "vlxev_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_DFPTR_V1DI_SI, vector64),
RISCV_BUILTIN (vlxev_v1di, "vlxev_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DIPTR_V1DI_SI, vector64),
RISCV_BUILTIN (vlxev_v2df, "vlxev_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_DFPTR_V2DI_SI, vector128),
RISCV_BUILTIN (vlxev_v2df, "vlxev_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_DFPTR_V2DI_SI, vector64),
RISCV_BUILTIN (vlxev_v2di, "vlxev_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_V2DI_SI, vector128),
RISCV_BUILTIN (vlxev_v2di, "vlxev_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_V2DI_SI, vector64),
RISCV_BUILTIN (vlxev_v2sf, "vlxev_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_SFPTR_V2SI_SI, vector64),
RISCV_BUILTIN (vlxev_v2si, "vlxev_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SIPTR_V2SI_SI, vector64),
RISCV_BUILTIN (vlxev_v32hi, "vlxev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_V32HI_SI, vector128),
RISCV_BUILTIN (vlxev_v32hi, "vlxev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_V32HI_SI, vector64),
RISCV_BUILTIN (vlxev_v32qi, "vlxev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_V32QI_SI, vector128),
RISCV_BUILTIN (vlxev_v32qi, "vlxev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_V32QI_SI, vector64),
RISCV_BUILTIN (vlxev_v32sf, "vlxev_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_SFPTR_V32SI_SI, vector128),
RISCV_BUILTIN (vlxev_v32si, "vlxev_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SIPTR_V32SI_SI, vector128),
RISCV_BUILTIN (vlxev_v4df, "vlxev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_DFPTR_V4DI_SI, vector128),
RISCV_BUILTIN (vlxev_v4df, "vlxev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_DFPTR_V4DI_SI, vector64),
RISCV_BUILTIN (vlxev_v4di, "vlxev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_V4DI_SI, vector128),
RISCV_BUILTIN (vlxev_v4di, "vlxev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_V4DI_SI, vector64),
RISCV_BUILTIN (vlxev_v4hi, "vlxev_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HIPTR_V4HI_SI, vector64),
RISCV_BUILTIN (vlxev_v4sf, "vlxev_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_SFPTR_V4SI_SI, vector128),
RISCV_BUILTIN (vlxev_v4sf, "vlxev_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_SFPTR_V4SI_SI, vector64),
RISCV_BUILTIN (vlxev_v4si, "vlxev_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_V4SI_SI, vector128),
RISCV_BUILTIN (vlxev_v4si, "vlxev_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_V4SI_SI, vector64),
RISCV_BUILTIN (vlxev_v64hi, "vlxev_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HIPTR_V64HI_SI, vector128),
RISCV_BUILTIN (vlxev_v64qi, "vlxev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_V64QI_SI, vector128),
RISCV_BUILTIN (vlxev_v64qi, "vlxev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_V64QI_SI, vector64),
RISCV_BUILTIN (vlxev_v8df, "vlxev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_DFPTR_V8DI_SI, vector128),
RISCV_BUILTIN (vlxev_v8df, "vlxev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_DFPTR_V8DI_SI, vector64),
RISCV_BUILTIN (vlxev_v8di, "vlxev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_V8DI_SI, vector128),
RISCV_BUILTIN (vlxev_v8di, "vlxev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_V8DI_SI, vector64),
RISCV_BUILTIN (vlxev_v8hi, "vlxev_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_V8HI_SI, vector128),
RISCV_BUILTIN (vlxev_v8hi, "vlxev_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_V8HI_SI, vector64),
RISCV_BUILTIN (vlxev_v8qi, "vlxev_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QIPTR_V8QI_SI, vector64),
RISCV_BUILTIN (vlxev_v8sf, "vlxev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_SFPTR_V8SI_SI, vector128),
RISCV_BUILTIN (vlxev_v8sf, "vlxev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_SFPTR_V8SI_SI, vector64),
RISCV_BUILTIN (vlxev_v8si, "vlxev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_V8SI_SI, vector128),
RISCV_BUILTIN (vlxev_v8si, "vlxev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_V8SI_SI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v128qi, "vlxhuv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQIPTR_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v16di, "vlxhuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDIPTR_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v16hi, "vlxhuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v16hi, "vlxhuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v16qi, "vlxhuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v16qi, "vlxhuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v16si, "vlxhuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v16si, "vlxhuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v1di, "vlxhuv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDIPTR_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v2di, "vlxhuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v2di, "vlxhuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v2si, "vlxhuv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USIPTR_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v32hi, "vlxhuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v32hi, "vlxhuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v32qi, "vlxhuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v32qi, "vlxhuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v32si, "vlxhuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USIPTR_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v4di, "vlxhuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v4di, "vlxhuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v4hi, "vlxhuv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHIPTR_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v4si, "vlxhuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v4si, "vlxhuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v64hi, "vlxhuv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHIPTR_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v64qi, "vlxhuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v64qi, "vlxhuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v8di, "vlxhuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v8di, "vlxhuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v8hi, "vlxhuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v8hi, "vlxhuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v8qi, "vlxhuv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQIPTR_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_mask_v8si, "vlxhuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_mask_v8si, "vlxhuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v128qi, "vlxhuv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UQIPTR_UV128QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v16di, "vlxhuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UDIPTR_UV16DI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v16hi, "vlxhuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_UV16HI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v16hi, "vlxhuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_UV16HI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v16qi, "vlxhuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v16qi, "vlxhuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_UV16QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v16si, "vlxhuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_UV16SI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v16si, "vlxhuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_UV16SI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v1di, "vlxhuv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UDIPTR_UV1DI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v2di, "vlxhuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_UV2DI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v2di, "vlxhuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_UV2DI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v2si, "vlxhuv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_USIPTR_UV2SI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v32hi, "vlxhuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_UV32HI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v32hi, "vlxhuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_UV32HI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v32qi, "vlxhuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_UV32QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v32qi, "vlxhuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_UV32QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v32si, "vlxhuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_USIPTR_UV32SI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v4di, "vlxhuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_UV4DI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v4di, "vlxhuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_UV4DI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v4hi, "vlxhuv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UHIPTR_UV4HI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v4si, "vlxhuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_UV4SI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v4si, "vlxhuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_UV4SI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v64hi, "vlxhuv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UHIPTR_UV64HI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v64qi, "vlxhuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_UV64QI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v64qi, "vlxhuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_UV64QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v8di, "vlxhuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_UV8DI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v8di, "vlxhuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_UV8DI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v8hi, "vlxhuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_UV8HI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v8hi, "vlxhuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_UV8HI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v8qi, "vlxhuv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhuv_v8si, "vlxhuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_UV8SI_USI, vector128),
RISCV_BUILTIN (vlxhuv_v8si, "vlxhuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_UV8SI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v128qi, "vlxhv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QIPTR_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v16di, "vlxhv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DIPTR_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v16hi, "vlxhv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v16hi, "vlxhv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v16qi, "vlxhv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v16qi, "vlxhv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v16si, "vlxhv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v16si, "vlxhv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v1di, "vlxhv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DIPTR_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v2di, "vlxhv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v2di, "vlxhv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v2si, "vlxhv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SIPTR_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v32hi, "vlxhv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v32hi, "vlxhv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v32qi, "vlxhv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v32qi, "vlxhv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v32si, "vlxhv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SIPTR_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v4di, "vlxhv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v4di, "vlxhv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v4hi, "vlxhv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HIPTR_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v4si, "vlxhv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v4si, "vlxhv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v64hi, "vlxhv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HIPTR_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v64qi, "vlxhv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v64qi, "vlxhv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v8di, "vlxhv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v8di, "vlxhv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v8hi, "vlxhv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v8hi, "vlxhv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v8qi, "vlxhv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QIPTR_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_mask_v8si, "vlxhv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_mask_v8si, "vlxhv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_v128qi, "vlxhv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QIPTR_V128QI_USI, vector128),
RISCV_BUILTIN (vlxhv_v16di, "vlxhv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DIPTR_V16DI_USI, vector128),
RISCV_BUILTIN (vlxhv_v16hi, "vlxhv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_V16HI_USI, vector128),
RISCV_BUILTIN (vlxhv_v16hi, "vlxhv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_V16HI_USI, vector64),
RISCV_BUILTIN (vlxhv_v16qi, "vlxhv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_V16QI_USI, vector128),
RISCV_BUILTIN (vlxhv_v16qi, "vlxhv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_V16QI_USI, vector64),
RISCV_BUILTIN (vlxhv_v16si, "vlxhv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_V16SI_USI, vector128),
RISCV_BUILTIN (vlxhv_v16si, "vlxhv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_V16SI_USI, vector64),
RISCV_BUILTIN (vlxhv_v1di, "vlxhv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DIPTR_V1DI_USI, vector64),
RISCV_BUILTIN (vlxhv_v2di, "vlxhv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_V2DI_USI, vector128),
RISCV_BUILTIN (vlxhv_v2di, "vlxhv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_V2DI_USI, vector64),
RISCV_BUILTIN (vlxhv_v2si, "vlxhv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SIPTR_V2SI_USI, vector64),
RISCV_BUILTIN (vlxhv_v32hi, "vlxhv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_V32HI_USI, vector128),
RISCV_BUILTIN (vlxhv_v32hi, "vlxhv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_V32HI_USI, vector64),
RISCV_BUILTIN (vlxhv_v32qi, "vlxhv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_V32QI_USI, vector128),
RISCV_BUILTIN (vlxhv_v32qi, "vlxhv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_V32QI_USI, vector64),
RISCV_BUILTIN (vlxhv_v32si, "vlxhv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SIPTR_V32SI_USI, vector128),
RISCV_BUILTIN (vlxhv_v4di, "vlxhv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_V4DI_USI, vector128),
RISCV_BUILTIN (vlxhv_v4di, "vlxhv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_V4DI_USI, vector64),
RISCV_BUILTIN (vlxhv_v4hi, "vlxhv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HIPTR_V4HI_USI, vector64),
RISCV_BUILTIN (vlxhv_v4si, "vlxhv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_V4SI_USI, vector128),
RISCV_BUILTIN (vlxhv_v4si, "vlxhv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_V4SI_USI, vector64),
RISCV_BUILTIN (vlxhv_v64hi, "vlxhv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HIPTR_V64HI_USI, vector128),
RISCV_BUILTIN (vlxhv_v64qi, "vlxhv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_V64QI_USI, vector128),
RISCV_BUILTIN (vlxhv_v64qi, "vlxhv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_V64QI_USI, vector64),
RISCV_BUILTIN (vlxhv_v8di, "vlxhv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_V8DI_USI, vector128),
RISCV_BUILTIN (vlxhv_v8di, "vlxhv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_V8DI_USI, vector64),
RISCV_BUILTIN (vlxhv_v8hi, "vlxhv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_V8HI_USI, vector128),
RISCV_BUILTIN (vlxhv_v8hi, "vlxhv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_V8HI_USI, vector64),
RISCV_BUILTIN (vlxhv_v8qi, "vlxhv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QIPTR_V8QI_USI, vector64),
RISCV_BUILTIN (vlxhv_v8si, "vlxhv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_V8SI_USI, vector128),
RISCV_BUILTIN (vlxhv_v8si, "vlxhv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_V8SI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v10di, "vlxseg5buv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v10si, "vlxseg5buv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v112qi, "vlxseg7buv_mask_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_V112QIx7_UQIPTR_UV16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v128qi, "vlxseg2buv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_V128QIx2_UQIPTR_UV64QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v128qi, "vlxseg4buv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_V128QIx4_UQIPTR_UV32QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v128qi, "vlxseg8buv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_V128QIx8_UQIPTR_UV16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v12di, "vlxseg3buv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_UDIPTR_UV4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v12di, "vlxseg6buv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v12hi, "vlxseg3buv_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v12si, "vlxseg3buv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v12si, "vlxseg3buv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_UV4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v12si, "vlxseg6buv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v14di, "vlxseg7buv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v14si, "vlxseg7buv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v16di, "vlxseg2buv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_UDIPTR_UV8DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v16di, "vlxseg4buv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_UDIPTR_UV4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v16di, "vlxseg8buv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v16hi, "vlxseg2buv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v16hi, "vlxseg2buv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_UHIPTR_UV8HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v16hi, "vlxseg4buv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v16qi, "vlxseg2buv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_V16QIx2_UQIPTR_UV8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v16si, "vlxseg2buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_UV8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v16si, "vlxseg2buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_UV8SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v16si, "vlxseg4buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v16si, "vlxseg4buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_UV4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v16si, "vlxseg8buv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v20hi, "vlxseg5buv_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v20si, "vlxseg5buv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v24hi, "vlxseg3buv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v24hi, "vlxseg3buv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_UHIPTR_UV8HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v24hi, "vlxseg6buv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v24qi, "vlxseg3buv_mask_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_V24QIx3_UQIPTR_UV8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v24si, "vlxseg3buv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_USIPTR_UV8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v24si, "vlxseg6buv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v28hi, "vlxseg7buv_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v28si, "vlxseg7buv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v2di, "vlxseg2buv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v32hi, "vlxseg2buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_UHIPTR_UV16HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v32hi, "vlxseg2buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_UHIPTR_UV16HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v32hi, "vlxseg4buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v32hi, "vlxseg4buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_UHIPTR_UV8HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v32hi, "vlxseg8buv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v32qi, "vlxseg2buv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_UQIPTR_UV16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v32qi, "vlxseg2buv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_UQIPTR_UV16QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v32qi, "vlxseg4buv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_V32QIx4_UQIPTR_UV8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v32si, "vlxseg2buv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_USIPTR_UV16SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v32si, "vlxseg4buv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_USIPTR_UV8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v32si, "vlxseg8buv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v3di, "vlxseg3buv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v40hi, "vlxseg5buv_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v40qi, "vlxseg5buv_mask_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_V40QIx5_UQIPTR_UV8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v48hi, "vlxseg3buv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_UHIPTR_UV16HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v48hi, "vlxseg6buv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v48qi, "vlxseg3buv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_UQIPTR_UV16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v48qi, "vlxseg3buv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_UQIPTR_UV16QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v48qi, "vlxseg6buv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_V48QIx6_UQIPTR_UV8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v4di, "vlxseg2buv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v4di, "vlxseg2buv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_UV2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v4di, "vlxseg4buv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v4si, "vlxseg2buv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v56hi, "vlxseg7buv_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v56qi, "vlxseg7buv_mask_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_V56QIx7_UQIPTR_UV8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v5di, "vlxseg5buv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v64hi, "vlxseg2buv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_UHIPTR_UV32HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v64hi, "vlxseg4buv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_UHIPTR_UV16HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v64hi, "vlxseg8buv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v64qi, "vlxseg2buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_UQIPTR_UV32QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v64qi, "vlxseg2buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_UQIPTR_UV32QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v64qi, "vlxseg4buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_UQIPTR_UV16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v64qi, "vlxseg4buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_UQIPTR_UV16QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v64qi, "vlxseg8buv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_V64QIx8_UQIPTR_UV8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v6di, "vlxseg3buv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v6di, "vlxseg3buv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_UV2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v6di, "vlxseg6buv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v6si, "vlxseg3buv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v7di, "vlxseg7buv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v80qi, "vlxseg5buv_mask_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_V80QIx5_UQIPTR_UV16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v8di, "vlxseg2buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_UV4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v8di, "vlxseg2buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_UV4DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v8di, "vlxseg4buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v8di, "vlxseg4buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_UV2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v8di, "vlxseg8buv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v8hi, "vlxseg2buv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v8si, "vlxseg2buv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v8si, "vlxseg2buv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_UV4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v8si, "vlxseg4buv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_mask_v96qi, "vlxseg3buv_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_V96QIx3_UQIPTR_UV32QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_mask_v96qi, "vlxseg6buv_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_V96QIx6_UQIPTR_UV16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v10di, "vlxseg5buv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v10si, "vlxseg5buv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v112qi, "vlxseg7buv_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v128qi, "vlxseg2buv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_UQIPTR_UV64QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v128qi, "vlxseg4buv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_UQIPTR_UV32QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v128qi, "vlxseg8buv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v12di, "vlxseg3buv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_UDIPTR_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v12di, "vlxseg6buv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v12hi, "vlxseg3buv_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v12si, "vlxseg3buv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v12si, "vlxseg3buv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v12si, "vlxseg6buv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v14di, "vlxseg7buv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v14si, "vlxseg7buv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v16di, "vlxseg2buv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_UDIPTR_UV8DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v16di, "vlxseg4buv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_UDIPTR_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v16di, "vlxseg8buv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v16hi, "vlxseg2buv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v16hi, "vlxseg2buv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_UHIPTR_UV8HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v16hi, "vlxseg4buv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v16qi, "vlxseg2buv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v16si, "vlxseg2buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v16si, "vlxseg2buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v16si, "vlxseg4buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v16si, "vlxseg4buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v16si, "vlxseg8buv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v20hi, "vlxseg5buv_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v20si, "vlxseg5buv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v24hi, "vlxseg3buv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v24hi, "vlxseg3buv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_UHIPTR_UV8HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v24hi, "vlxseg6buv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v24qi, "vlxseg3buv_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v24si, "vlxseg3buv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_USIPTR_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v24si, "vlxseg6buv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v28hi, "vlxseg7buv_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v28si, "vlxseg7buv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v2di, "vlxseg2buv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v32hi, "vlxseg2buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_UHIPTR_UV16HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v32hi, "vlxseg2buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_UHIPTR_UV16HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v32hi, "vlxseg4buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v32hi, "vlxseg4buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_UHIPTR_UV8HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v32hi, "vlxseg8buv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v32qi, "vlxseg2buv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v32qi, "vlxseg2buv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_UQIPTR_UV16QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v32qi, "vlxseg4buv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v32si, "vlxseg2buv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_USIPTR_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v32si, "vlxseg4buv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_USIPTR_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v32si, "vlxseg8buv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v3di, "vlxseg3buv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v40hi, "vlxseg5buv_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v40qi, "vlxseg5buv_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v48hi, "vlxseg3buv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_UHIPTR_UV16HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v48hi, "vlxseg6buv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v48qi, "vlxseg3buv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v48qi, "vlxseg3buv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_UQIPTR_UV16QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v48qi, "vlxseg6buv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v4di, "vlxseg2buv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v4di, "vlxseg2buv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v4di, "vlxseg4buv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v4si, "vlxseg2buv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v56hi, "vlxseg7buv_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v56qi, "vlxseg7buv_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v5di, "vlxseg5buv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v64hi, "vlxseg2buv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_UHIPTR_UV32HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v64hi, "vlxseg4buv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_UHIPTR_UV16HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v64hi, "vlxseg8buv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v64qi, "vlxseg2buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_UQIPTR_UV32QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v64qi, "vlxseg2buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_UQIPTR_UV32QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v64qi, "vlxseg4buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v64qi, "vlxseg4buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_UQIPTR_UV16QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v64qi, "vlxseg8buv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_UQIPTR_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v6di, "vlxseg3buv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v6di, "vlxseg3buv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v6di, "vlxseg6buv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v6si, "vlxseg3buv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v7di, "vlxseg7buv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v80qi, "vlxseg5buv_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v8di, "vlxseg2buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v8di, "vlxseg2buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_UV4DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v8di, "vlxseg4buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v8di, "vlxseg4buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v8di, "vlxseg8buv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v8hi, "vlxseg2buv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v8si, "vlxseg2buv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v8si, "vlxseg2buv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v8si, "vlxseg4buv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbuv_v96qi, "vlxseg3buv_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_UQIPTR_UV32QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbuv_v96qi, "vlxseg6buv_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_UQIPTR_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v10di, "vlxseg5bv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v10si, "vlxseg5bv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v112qi, "vlxseg7bv_mask_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_V112QIx7_QIPTR_V16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v128qi, "vlxseg2bv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_V128QIx2_QIPTR_V64QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v128qi, "vlxseg4bv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_V128QIx4_QIPTR_V32QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v128qi, "vlxseg8bv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_V128QIx8_QIPTR_V16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v12di, "vlxseg3bv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_DIPTR_V4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v12di, "vlxseg6bv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v12hi, "vlxseg3bv_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v12si, "vlxseg3bv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v12si, "vlxseg3bv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_V4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v12si, "vlxseg6bv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v14di, "vlxseg7bv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v14si, "vlxseg7bv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v16di, "vlxseg2bv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_DIPTR_V8DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v16di, "vlxseg4bv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_DIPTR_V4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v16di, "vlxseg8bv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v16hi, "vlxseg2bv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v16hi, "vlxseg2bv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_V8HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v16hi, "vlxseg4bv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v16qi, "vlxseg2bv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_V16QIx2_QIPTR_V8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v16si, "vlxseg2bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_V8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v16si, "vlxseg2bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_V8SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v16si, "vlxseg4bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v16si, "vlxseg4bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_V4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v16si, "vlxseg8bv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v20hi, "vlxseg5bv_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v20si, "vlxseg5bv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v24hi, "vlxseg3bv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v24hi, "vlxseg3bv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_V8HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v24hi, "vlxseg6bv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v24qi, "vlxseg3bv_mask_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_V24QIx3_QIPTR_V8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v24si, "vlxseg3bv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_SIPTR_V8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v24si, "vlxseg6bv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v28hi, "vlxseg7bv_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v28si, "vlxseg7bv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v2di, "vlxseg2bv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v32hi, "vlxseg2bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_V16HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v32hi, "vlxseg2bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_V16HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v32hi, "vlxseg4bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v32hi, "vlxseg4bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_V8HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v32hi, "vlxseg8bv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v32qi, "vlxseg2bv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_QIPTR_V16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v32qi, "vlxseg2bv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_QIPTR_V16QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v32qi, "vlxseg4bv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_V32QIx4_QIPTR_V8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v32si, "vlxseg2bv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_SIPTR_V16SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v32si, "vlxseg4bv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_SIPTR_V8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v32si, "vlxseg8bv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v3di, "vlxseg3bv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v40hi, "vlxseg5bv_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v40qi, "vlxseg5bv_mask_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_V40QIx5_QIPTR_V8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v48hi, "vlxseg3bv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_HIPTR_V16HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v48hi, "vlxseg6bv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v48qi, "vlxseg3bv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_QIPTR_V16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v48qi, "vlxseg3bv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_QIPTR_V16QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v48qi, "vlxseg6bv_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_V48QIx6_QIPTR_V8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v4di, "vlxseg2bv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v4di, "vlxseg2bv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_V2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v4di, "vlxseg4bv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v4si, "vlxseg2bv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v56hi, "vlxseg7bv_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v56qi, "vlxseg7bv_mask_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_V56QIx7_QIPTR_V8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v5di, "vlxseg5bv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v64hi, "vlxseg2bv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_HIPTR_V32HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v64hi, "vlxseg4bv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_HIPTR_V16HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v64hi, "vlxseg8bv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v64qi, "vlxseg2bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_QIPTR_V32QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v64qi, "vlxseg2bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_QIPTR_V32QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v64qi, "vlxseg4bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_QIPTR_V16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v64qi, "vlxseg4bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_QIPTR_V16QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v64qi, "vlxseg8bv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_V64QIx8_QIPTR_V8QI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v6di, "vlxseg3bv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v6di, "vlxseg3bv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_V2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v6di, "vlxseg6bv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v6si, "vlxseg3bv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v7di, "vlxseg7bv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v80qi, "vlxseg5bv_mask_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_V80QIx5_QIPTR_V16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v8di, "vlxseg2bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_V4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v8di, "vlxseg2bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_V4DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v8di, "vlxseg4bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v8di, "vlxseg4bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_V2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v8di, "vlxseg8bv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v8hi, "vlxseg2bv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v8si, "vlxseg2bv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v8si, "vlxseg2bv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_V4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v8si, "vlxseg4bv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_mask_v96qi, "vlxseg3bv_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_V96QIx3_QIPTR_V32QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_mask_v96qi, "vlxseg6bv_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_V96QIx6_QIPTR_V16QI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v10di, "vlxseg5bv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v10si, "vlxseg5bv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v112qi, "vlxseg7bv_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_QIPTR_V16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v128qi, "vlxseg2bv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_QIPTR_V64QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v128qi, "vlxseg4bv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_QIPTR_V32QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v128qi, "vlxseg8bv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_QIPTR_V16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v12di, "vlxseg3bv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_DIPTR_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v12di, "vlxseg6bv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v12hi, "vlxseg3bv_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v12si, "vlxseg3bv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v12si, "vlxseg3bv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v12si, "vlxseg6bv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v14di, "vlxseg7bv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v14si, "vlxseg7bv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v16di, "vlxseg2bv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_DIPTR_V8DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v16di, "vlxseg4bv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_DIPTR_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v16di, "vlxseg8bv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v16hi, "vlxseg2bv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v16hi, "vlxseg2bv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_V8HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v16hi, "vlxseg4bv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v16qi, "vlxseg2bv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_QIPTR_V8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v16si, "vlxseg2bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v16si, "vlxseg2bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_V8SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v16si, "vlxseg4bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v16si, "vlxseg4bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v16si, "vlxseg8bv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v20hi, "vlxseg5bv_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v20si, "vlxseg5bv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v24hi, "vlxseg3bv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v24hi, "vlxseg3bv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_V8HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v24hi, "vlxseg6bv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v24qi, "vlxseg3bv_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_QIPTR_V8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v24si, "vlxseg3bv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_SIPTR_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v24si, "vlxseg6bv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v28hi, "vlxseg7bv_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v28si, "vlxseg7bv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v2di, "vlxseg2bv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v32hi, "vlxseg2bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_V16HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v32hi, "vlxseg2bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_V16HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v32hi, "vlxseg4bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v32hi, "vlxseg4bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_V8HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v32hi, "vlxseg8bv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v32qi, "vlxseg2bv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_QIPTR_V16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v32qi, "vlxseg2bv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_QIPTR_V16QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v32qi, "vlxseg4bv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_QIPTR_V8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v32si, "vlxseg2bv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_SIPTR_V16SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v32si, "vlxseg4bv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_SIPTR_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v32si, "vlxseg8bv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v3di, "vlxseg3bv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v40hi, "vlxseg5bv_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v40qi, "vlxseg5bv_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_QIPTR_V8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v48hi, "vlxseg3bv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_HIPTR_V16HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v48hi, "vlxseg6bv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v48qi, "vlxseg3bv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_QIPTR_V16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v48qi, "vlxseg3bv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_QIPTR_V16QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v48qi, "vlxseg6bv_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_QIPTR_V8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v4di, "vlxseg2bv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v4di, "vlxseg2bv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v4di, "vlxseg4bv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v4si, "vlxseg2bv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v56hi, "vlxseg7bv_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v56qi, "vlxseg7bv_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_QIPTR_V8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v5di, "vlxseg5bv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v64hi, "vlxseg2bv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_HIPTR_V32HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v64hi, "vlxseg4bv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_HIPTR_V16HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v64hi, "vlxseg8bv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v64qi, "vlxseg2bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_QIPTR_V32QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v64qi, "vlxseg2bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_QIPTR_V32QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v64qi, "vlxseg4bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_QIPTR_V16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v64qi, "vlxseg4bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_QIPTR_V16QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v64qi, "vlxseg8bv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_QIPTR_V8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v6di, "vlxseg3bv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v6di, "vlxseg3bv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v6di, "vlxseg6bv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v6si, "vlxseg3bv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v7di, "vlxseg7bv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v80qi, "vlxseg5bv_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_QIPTR_V16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v8di, "vlxseg2bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v8di, "vlxseg2bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_V4DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v8di, "vlxseg4bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v8di, "vlxseg4bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v8di, "vlxseg8bv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v8hi, "vlxseg2bv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v8si, "vlxseg2bv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v8si, "vlxseg2bv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v8si, "vlxseg4bv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegbv_v96qi, "vlxseg3bv_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_QIPTR_V32QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegbv_v96qi, "vlxseg6bv_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_QIPTR_V16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v10df, "vlxseg5ev_mask_v10df", RISCV_BUILTIN_DIRECT, RISCV_V10DFx5_FTYPE_V10DFx5_DFPTR_V2DF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v10di, "vlxseg5ev_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_DIPTR_V2DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v10sf, "vlxseg5ev_mask_v10sf", RISCV_BUILTIN_DIRECT, RISCV_V10SFx5_FTYPE_V10SFx5_SFPTR_V2SF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v10si, "vlxseg5ev_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_SIPTR_V2SI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v112qi, "vlxseg7ev_mask_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_V112QIx7_QIPTR_V16QI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v128qi, "vlxseg2ev_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_V128QIx2_QIPTR_V64QI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v128qi, "vlxseg4ev_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_V128QIx4_QIPTR_V32QI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v128qi, "vlxseg8ev_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_V128QIx8_QIPTR_V16QI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v12df, "vlxseg3ev_mask_v12df", RISCV_BUILTIN_DIRECT, RISCV_V12DFx3_FTYPE_V12DFx3_DFPTR_V4DF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v12df, "vlxseg6ev_mask_v12df", RISCV_BUILTIN_DIRECT, RISCV_V12DFx6_FTYPE_V12DFx6_DFPTR_V2DF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v12di, "vlxseg3ev_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_DIPTR_V4DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v12di, "vlxseg6ev_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_DIPTR_V2DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v12hi, "vlxseg3ev_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_HIPTR_V4HI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v12sf, "vlxseg3ev_mask_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx3_FTYPE_V12SFx3_SFPTR_V4SF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v12sf, "vlxseg3ev_mask_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx3_FTYPE_V12SFx3_SFPTR_V4SF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v12sf, "vlxseg6ev_mask_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx6_FTYPE_V12SFx6_SFPTR_V2SF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v12si, "vlxseg3ev_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_V4SI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v12si, "vlxseg3ev_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_V4SI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v12si, "vlxseg6ev_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_SIPTR_V2SI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v14df, "vlxseg7ev_mask_v14df", RISCV_BUILTIN_DIRECT, RISCV_V14DFx7_FTYPE_V14DFx7_DFPTR_V2DF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v14di, "vlxseg7ev_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_DIPTR_V2DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v14sf, "vlxseg7ev_mask_v14sf", RISCV_BUILTIN_DIRECT, RISCV_V14SFx7_FTYPE_V14SFx7_SFPTR_V2SF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v14si, "vlxseg7ev_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_SIPTR_V2SI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v16df, "vlxseg2ev_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx2_FTYPE_V16DFx2_DFPTR_V8DF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v16df, "vlxseg4ev_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx4_FTYPE_V16DFx4_DFPTR_V4DF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v16df, "vlxseg8ev_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx8_FTYPE_V16DFx8_DFPTR_V2DF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v16di, "vlxseg2ev_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_DIPTR_V8DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v16di, "vlxseg4ev_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_DIPTR_V4DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v16di, "vlxseg8ev_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_DIPTR_V2DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v16hi, "vlxseg2ev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_V8HI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v16hi, "vlxseg2ev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_V8HI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v16hi, "vlxseg4ev_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_HIPTR_V4HI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v16qi, "vlxseg2ev_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_V16QIx2_QIPTR_V8QI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v16sf, "vlxseg2ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx2_FTYPE_V16SFx2_SFPTR_V8SF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v16sf, "vlxseg2ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx2_FTYPE_V16SFx2_SFPTR_V8SF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v16sf, "vlxseg4ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx4_FTYPE_V16SFx4_SFPTR_V4SF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v16sf, "vlxseg4ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx4_FTYPE_V16SFx4_SFPTR_V4SF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v16sf, "vlxseg8ev_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx8_FTYPE_V16SFx8_SFPTR_V2SF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v16si, "vlxseg2ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_V8SI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v16si, "vlxseg2ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_V8SI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v16si, "vlxseg4ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_V4SI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v16si, "vlxseg4ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_V4SI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v16si, "vlxseg8ev_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_SIPTR_V2SI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v20hi, "vlxseg5ev_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_HIPTR_V4HI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v20sf, "vlxseg5ev_mask_v20sf", RISCV_BUILTIN_DIRECT, RISCV_V20SFx5_FTYPE_V20SFx5_SFPTR_V4SF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v20si, "vlxseg5ev_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_SIPTR_V4SI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v24hi, "vlxseg3ev_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_V8HI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v24hi, "vlxseg3ev_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_V8HI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v24hi, "vlxseg6ev_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_HIPTR_V4HI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v24qi, "vlxseg3ev_mask_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_V24QIx3_QIPTR_V8QI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v24sf, "vlxseg3ev_mask_v24sf", RISCV_BUILTIN_DIRECT, RISCV_V24SFx3_FTYPE_V24SFx3_SFPTR_V8SF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v24sf, "vlxseg6ev_mask_v24sf", RISCV_BUILTIN_DIRECT, RISCV_V24SFx6_FTYPE_V24SFx6_SFPTR_V4SF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v24si, "vlxseg3ev_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_SIPTR_V8SI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v24si, "vlxseg6ev_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_SIPTR_V4SI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v28hi, "vlxseg7ev_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_HIPTR_V4HI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v28sf, "vlxseg7ev_mask_v28sf", RISCV_BUILTIN_DIRECT, RISCV_V28SFx7_FTYPE_V28SFx7_SFPTR_V4SF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v28si, "vlxseg7ev_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_SIPTR_V4SI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v2df, "vlxseg2ev_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DFx2_FTYPE_V2DFx2_DFPTR_V1DF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v2di, "vlxseg2ev_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_DIPTR_V1DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v32hi, "vlxseg2ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_V16HI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v32hi, "vlxseg2ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_V16HI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v32hi, "vlxseg4ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_V8HI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v32hi, "vlxseg4ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_V8HI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v32hi, "vlxseg8ev_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_HIPTR_V4HI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v32qi, "vlxseg2ev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_QIPTR_V16QI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v32qi, "vlxseg2ev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_V32QIx2_QIPTR_V16QI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v32qi, "vlxseg4ev_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_V32QIx4_QIPTR_V8QI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v32sf, "vlxseg2ev_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx2_FTYPE_V32SFx2_SFPTR_V16SF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v32sf, "vlxseg4ev_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx4_FTYPE_V32SFx4_SFPTR_V8SF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v32sf, "vlxseg8ev_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx8_FTYPE_V32SFx8_SFPTR_V4SF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v32si, "vlxseg2ev_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_SIPTR_V16SI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v32si, "vlxseg4ev_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_SIPTR_V8SI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v32si, "vlxseg8ev_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_SIPTR_V4SI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v3df, "vlxseg3ev_mask_v3df", RISCV_BUILTIN_DIRECT, RISCV_V3DFx3_FTYPE_V3DFx3_DFPTR_V1DF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v3di, "vlxseg3ev_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_DIPTR_V1DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v40hi, "vlxseg5ev_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_HIPTR_V8HI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v40qi, "vlxseg5ev_mask_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_V40QIx5_QIPTR_V8QI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v48hi, "vlxseg3ev_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_HIPTR_V16HI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v48hi, "vlxseg6ev_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_HIPTR_V8HI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v48qi, "vlxseg3ev_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_QIPTR_V16QI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v48qi, "vlxseg3ev_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_V48QIx3_QIPTR_V16QI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v48qi, "vlxseg6ev_mask_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_V48QIx6_QIPTR_V8QI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v4df, "vlxseg2ev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx2_FTYPE_V4DFx2_DFPTR_V2DF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v4df, "vlxseg2ev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx2_FTYPE_V4DFx2_DFPTR_V2DF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v4df, "vlxseg4ev_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx4_FTYPE_V4DFx4_DFPTR_V1DF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v4di, "vlxseg2ev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_V2DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v4di, "vlxseg2ev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_V2DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v4di, "vlxseg4ev_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_DIPTR_V1DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v4sf, "vlxseg2ev_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SFx2_FTYPE_V4SFx2_SFPTR_V2SF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v4si, "vlxseg2ev_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_SIPTR_V2SI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v56hi, "vlxseg7ev_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_HIPTR_V8HI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v56qi, "vlxseg7ev_mask_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_V56QIx7_QIPTR_V8QI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v5df, "vlxseg5ev_mask_v5df", RISCV_BUILTIN_DIRECT, RISCV_V5DFx5_FTYPE_V5DFx5_DFPTR_V1DF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v5di, "vlxseg5ev_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_DIPTR_V1DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v64hi, "vlxseg2ev_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_HIPTR_V32HI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v64hi, "vlxseg4ev_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_HIPTR_V16HI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v64hi, "vlxseg8ev_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_HIPTR_V8HI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v64qi, "vlxseg2ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_QIPTR_V32QI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v64qi, "vlxseg2ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_V64QIx2_QIPTR_V32QI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v64qi, "vlxseg4ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_QIPTR_V16QI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v64qi, "vlxseg4ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_V64QIx4_QIPTR_V16QI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v64qi, "vlxseg8ev_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_V64QIx8_QIPTR_V8QI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v6df, "vlxseg3ev_mask_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx3_FTYPE_V6DFx3_DFPTR_V2DF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v6df, "vlxseg3ev_mask_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx3_FTYPE_V6DFx3_DFPTR_V2DF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v6df, "vlxseg6ev_mask_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx6_FTYPE_V6DFx6_DFPTR_V1DF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v6di, "vlxseg3ev_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_V2DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v6di, "vlxseg3ev_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_V2DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v6di, "vlxseg6ev_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_DIPTR_V1DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v6sf, "vlxseg3ev_mask_v6sf", RISCV_BUILTIN_DIRECT, RISCV_V6SFx3_FTYPE_V6SFx3_SFPTR_V2SF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v6si, "vlxseg3ev_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_SIPTR_V2SI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v7df, "vlxseg7ev_mask_v7df", RISCV_BUILTIN_DIRECT, RISCV_V7DFx7_FTYPE_V7DFx7_DFPTR_V1DF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v7di, "vlxseg7ev_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_DIPTR_V1DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v80qi, "vlxseg5ev_mask_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_V80QIx5_QIPTR_V16QI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v8df, "vlxseg2ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx2_FTYPE_V8DFx2_DFPTR_V4DF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v8df, "vlxseg2ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx2_FTYPE_V8DFx2_DFPTR_V4DF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v8df, "vlxseg4ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx4_FTYPE_V8DFx4_DFPTR_V2DF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v8df, "vlxseg4ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx4_FTYPE_V8DFx4_DFPTR_V2DF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v8df, "vlxseg8ev_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx8_FTYPE_V8DFx8_DFPTR_V1DF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v8di, "vlxseg2ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_V4DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v8di, "vlxseg2ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_V4DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v8di, "vlxseg4ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_V2DI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v8di, "vlxseg4ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_V2DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v8di, "vlxseg8ev_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_DIPTR_V1DI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v8hi, "vlxseg2ev_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_HIPTR_V4HI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v8sf, "vlxseg2ev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx2_FTYPE_V8SFx2_SFPTR_V4SF_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v8sf, "vlxseg2ev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx2_FTYPE_V8SFx2_SFPTR_V4SF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v8sf, "vlxseg4ev_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx4_FTYPE_V8SFx4_SFPTR_V2SF_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v8si, "vlxseg2ev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_V4SI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v8si, "vlxseg2ev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_V4SI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v8si, "vlxseg4ev_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_SIPTR_V2SI_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_mask_v96qi, "vlxseg3ev_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_V96QIx3_QIPTR_V32QI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_mask_v96qi, "vlxseg6ev_mask_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_V96QIx6_QIPTR_V16QI_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v10df, "vlxseg5ev_v10df", RISCV_BUILTIN_DIRECT, RISCV_V10DFx5_FTYPE_DFPTR_V2DF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v10di, "vlxseg5ev_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_DIPTR_V2DI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v10sf, "vlxseg5ev_v10sf", RISCV_BUILTIN_DIRECT, RISCV_V10SFx5_FTYPE_SFPTR_V2SF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v10si, "vlxseg5ev_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_SIPTR_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v112qi, "vlxseg7ev_v112qi", RISCV_BUILTIN_DIRECT, RISCV_V112QIx7_FTYPE_QIPTR_V16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v128qi, "vlxseg2ev_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx2_FTYPE_QIPTR_V64QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v128qi, "vlxseg4ev_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx4_FTYPE_QIPTR_V32QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v128qi, "vlxseg8ev_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QIx8_FTYPE_QIPTR_V16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v12df, "vlxseg3ev_v12df", RISCV_BUILTIN_DIRECT, RISCV_V12DFx3_FTYPE_DFPTR_V4DF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v12df, "vlxseg6ev_v12df", RISCV_BUILTIN_DIRECT, RISCV_V12DFx6_FTYPE_DFPTR_V2DF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v12di, "vlxseg3ev_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_DIPTR_V4DI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v12di, "vlxseg6ev_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_DIPTR_V2DI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v12hi, "vlxseg3ev_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_HIPTR_V4HI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v12sf, "vlxseg3ev_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx3_FTYPE_SFPTR_V4SF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v12sf, "vlxseg3ev_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx3_FTYPE_SFPTR_V4SF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v12sf, "vlxseg6ev_v12sf", RISCV_BUILTIN_DIRECT, RISCV_V12SFx6_FTYPE_SFPTR_V2SF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v12si, "vlxseg3ev_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v12si, "vlxseg3ev_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v12si, "vlxseg6ev_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_SIPTR_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v14df, "vlxseg7ev_v14df", RISCV_BUILTIN_DIRECT, RISCV_V14DFx7_FTYPE_DFPTR_V2DF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v14di, "vlxseg7ev_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_DIPTR_V2DI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v14sf, "vlxseg7ev_v14sf", RISCV_BUILTIN_DIRECT, RISCV_V14SFx7_FTYPE_SFPTR_V2SF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v14si, "vlxseg7ev_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_SIPTR_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v16df, "vlxseg2ev_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx2_FTYPE_DFPTR_V8DF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v16df, "vlxseg4ev_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx4_FTYPE_DFPTR_V4DF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v16df, "vlxseg8ev_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DFx8_FTYPE_DFPTR_V2DF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v16di, "vlxseg2ev_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_DIPTR_V8DI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v16di, "vlxseg4ev_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_DIPTR_V4DI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v16di, "vlxseg8ev_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_DIPTR_V2DI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v16hi, "vlxseg2ev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_V8HI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v16hi, "vlxseg2ev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_V8HI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v16hi, "vlxseg4ev_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_HIPTR_V4HI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v16qi, "vlxseg2ev_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QIx2_FTYPE_QIPTR_V8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v16sf, "vlxseg2ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx2_FTYPE_SFPTR_V8SF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v16sf, "vlxseg2ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx2_FTYPE_SFPTR_V8SF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v16sf, "vlxseg4ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx4_FTYPE_SFPTR_V4SF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v16sf, "vlxseg4ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx4_FTYPE_SFPTR_V4SF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v16sf, "vlxseg8ev_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SFx8_FTYPE_SFPTR_V2SF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v16si, "vlxseg2ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v16si, "vlxseg2ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v16si, "vlxseg4ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v16si, "vlxseg4ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v16si, "vlxseg8ev_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_SIPTR_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v20hi, "vlxseg5ev_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_HIPTR_V4HI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v20sf, "vlxseg5ev_v20sf", RISCV_BUILTIN_DIRECT, RISCV_V20SFx5_FTYPE_SFPTR_V4SF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v20si, "vlxseg5ev_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_SIPTR_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v24hi, "vlxseg3ev_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_V8HI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v24hi, "vlxseg3ev_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_V8HI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v24hi, "vlxseg6ev_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_HIPTR_V4HI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v24qi, "vlxseg3ev_v24qi", RISCV_BUILTIN_DIRECT, RISCV_V24QIx3_FTYPE_QIPTR_V8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v24sf, "vlxseg3ev_v24sf", RISCV_BUILTIN_DIRECT, RISCV_V24SFx3_FTYPE_SFPTR_V8SF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v24sf, "vlxseg6ev_v24sf", RISCV_BUILTIN_DIRECT, RISCV_V24SFx6_FTYPE_SFPTR_V4SF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v24si, "vlxseg3ev_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_SIPTR_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v24si, "vlxseg6ev_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_SIPTR_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v28hi, "vlxseg7ev_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_HIPTR_V4HI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v28sf, "vlxseg7ev_v28sf", RISCV_BUILTIN_DIRECT, RISCV_V28SFx7_FTYPE_SFPTR_V4SF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v28si, "vlxseg7ev_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_SIPTR_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v2df, "vlxseg2ev_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DFx2_FTYPE_DFPTR_V1DF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v2di, "vlxseg2ev_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_DIPTR_V1DI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v32hi, "vlxseg2ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_V16HI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v32hi, "vlxseg2ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_V16HI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v32hi, "vlxseg4ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_V8HI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v32hi, "vlxseg4ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_V8HI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v32hi, "vlxseg8ev_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_HIPTR_V4HI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v32qi, "vlxseg2ev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_QIPTR_V16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v32qi, "vlxseg2ev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx2_FTYPE_QIPTR_V16QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v32qi, "vlxseg4ev_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QIx4_FTYPE_QIPTR_V8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v32sf, "vlxseg2ev_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx2_FTYPE_SFPTR_V16SF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v32sf, "vlxseg4ev_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx4_FTYPE_SFPTR_V8SF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v32sf, "vlxseg8ev_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SFx8_FTYPE_SFPTR_V4SF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v32si, "vlxseg2ev_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_SIPTR_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v32si, "vlxseg4ev_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_SIPTR_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v32si, "vlxseg8ev_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_SIPTR_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v3df, "vlxseg3ev_v3df", RISCV_BUILTIN_DIRECT, RISCV_V3DFx3_FTYPE_DFPTR_V1DF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v3di, "vlxseg3ev_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_DIPTR_V1DI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v40hi, "vlxseg5ev_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_HIPTR_V8HI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v40qi, "vlxseg5ev_v40qi", RISCV_BUILTIN_DIRECT, RISCV_V40QIx5_FTYPE_QIPTR_V8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v48hi, "vlxseg3ev_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_HIPTR_V16HI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v48hi, "vlxseg6ev_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_HIPTR_V8HI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v48qi, "vlxseg3ev_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_QIPTR_V16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v48qi, "vlxseg3ev_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx3_FTYPE_QIPTR_V16QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v48qi, "vlxseg6ev_v48qi", RISCV_BUILTIN_DIRECT, RISCV_V48QIx6_FTYPE_QIPTR_V8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v4df, "vlxseg2ev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx2_FTYPE_DFPTR_V2DF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v4df, "vlxseg2ev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx2_FTYPE_DFPTR_V2DF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v4df, "vlxseg4ev_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DFx4_FTYPE_DFPTR_V1DF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v4di, "vlxseg2ev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_V2DI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v4di, "vlxseg2ev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_V2DI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v4di, "vlxseg4ev_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_DIPTR_V1DI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v4sf, "vlxseg2ev_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SFx2_FTYPE_SFPTR_V2SF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v4si, "vlxseg2ev_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_SIPTR_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v56hi, "vlxseg7ev_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_HIPTR_V8HI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v56qi, "vlxseg7ev_v56qi", RISCV_BUILTIN_DIRECT, RISCV_V56QIx7_FTYPE_QIPTR_V8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v5df, "vlxseg5ev_v5df", RISCV_BUILTIN_DIRECT, RISCV_V5DFx5_FTYPE_DFPTR_V1DF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v5di, "vlxseg5ev_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_DIPTR_V1DI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v64hi, "vlxseg2ev_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_HIPTR_V32HI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v64hi, "vlxseg4ev_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_HIPTR_V16HI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v64hi, "vlxseg8ev_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_HIPTR_V8HI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v64qi, "vlxseg2ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_QIPTR_V32QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v64qi, "vlxseg2ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx2_FTYPE_QIPTR_V32QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v64qi, "vlxseg4ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_QIPTR_V16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v64qi, "vlxseg4ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx4_FTYPE_QIPTR_V16QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v64qi, "vlxseg8ev_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QIx8_FTYPE_QIPTR_V8QI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v6df, "vlxseg3ev_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx3_FTYPE_DFPTR_V2DF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v6df, "vlxseg3ev_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx3_FTYPE_DFPTR_V2DF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v6df, "vlxseg6ev_v6df", RISCV_BUILTIN_DIRECT, RISCV_V6DFx6_FTYPE_DFPTR_V1DF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v6di, "vlxseg3ev_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_V2DI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v6di, "vlxseg3ev_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_V2DI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v6di, "vlxseg6ev_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_DIPTR_V1DI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v6sf, "vlxseg3ev_v6sf", RISCV_BUILTIN_DIRECT, RISCV_V6SFx3_FTYPE_SFPTR_V2SF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v6si, "vlxseg3ev_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_SIPTR_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v7df, "vlxseg7ev_v7df", RISCV_BUILTIN_DIRECT, RISCV_V7DFx7_FTYPE_DFPTR_V1DF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v7di, "vlxseg7ev_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_DIPTR_V1DI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v80qi, "vlxseg5ev_v80qi", RISCV_BUILTIN_DIRECT, RISCV_V80QIx5_FTYPE_QIPTR_V16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v8df, "vlxseg2ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx2_FTYPE_DFPTR_V4DF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v8df, "vlxseg2ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx2_FTYPE_DFPTR_V4DF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v8df, "vlxseg4ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx4_FTYPE_DFPTR_V2DF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v8df, "vlxseg4ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx4_FTYPE_DFPTR_V2DF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v8df, "vlxseg8ev_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DFx8_FTYPE_DFPTR_V1DF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v8di, "vlxseg2ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_V4DI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v8di, "vlxseg2ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_V4DI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v8di, "vlxseg4ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_V2DI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v8di, "vlxseg4ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_V2DI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v8di, "vlxseg8ev_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_DIPTR_V1DI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v8hi, "vlxseg2ev_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_HIPTR_V4HI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v8sf, "vlxseg2ev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx2_FTYPE_SFPTR_V4SF_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v8sf, "vlxseg2ev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx2_FTYPE_SFPTR_V4SF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v8sf, "vlxseg4ev_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SFx4_FTYPE_SFPTR_V2SF_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v8si, "vlxseg2ev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v8si, "vlxseg2ev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v8si, "vlxseg4ev_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_SIPTR_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vlxsegev_v96qi, "vlxseg3ev_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx3_FTYPE_QIPTR_V32QI_SI_SI, vector128),
RISCV_BUILTIN (vlxsegev_v96qi, "vlxseg6ev_v96qi", RISCV_BUILTIN_DIRECT, RISCV_V96QIx6_FTYPE_QIPTR_V16QI_SI_SI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v10di, "vlxseg5huv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v10si, "vlxseg5huv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v12di, "vlxseg3huv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_UDIPTR_UV4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v12di, "vlxseg6huv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v12hi, "vlxseg3huv_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v12si, "vlxseg3huv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v12si, "vlxseg3huv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_UV4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v12si, "vlxseg6huv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v14di, "vlxseg7huv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v14si, "vlxseg7huv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v16di, "vlxseg2huv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_UDIPTR_UV8DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v16di, "vlxseg4huv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_UDIPTR_UV4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v16di, "vlxseg8huv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v16hi, "vlxseg2huv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v16hi, "vlxseg2huv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_UHIPTR_UV8HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v16hi, "vlxseg4huv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v16si, "vlxseg2huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_UV8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v16si, "vlxseg2huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_UV8SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v16si, "vlxseg4huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v16si, "vlxseg4huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_UV4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v16si, "vlxseg8huv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v20hi, "vlxseg5huv_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v20si, "vlxseg5huv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v24hi, "vlxseg3huv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v24hi, "vlxseg3huv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_UHIPTR_UV8HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v24hi, "vlxseg6huv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v24si, "vlxseg3huv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_USIPTR_UV8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v24si, "vlxseg6huv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v28hi, "vlxseg7huv_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v28si, "vlxseg7huv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v2di, "vlxseg2huv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v32hi, "vlxseg2huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_UHIPTR_UV16HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v32hi, "vlxseg2huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_UHIPTR_UV16HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v32hi, "vlxseg4huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v32hi, "vlxseg4huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_UHIPTR_UV8HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v32hi, "vlxseg8huv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v32si, "vlxseg2huv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_USIPTR_UV16SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v32si, "vlxseg4huv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_USIPTR_UV8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v32si, "vlxseg8huv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v3di, "vlxseg3huv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v40hi, "vlxseg5huv_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v48hi, "vlxseg3huv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_UHIPTR_UV16HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v48hi, "vlxseg6huv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v4di, "vlxseg2huv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v4di, "vlxseg2huv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_UV2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v4di, "vlxseg4huv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v4si, "vlxseg2huv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v56hi, "vlxseg7huv_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v5di, "vlxseg5huv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v64hi, "vlxseg2huv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_UHIPTR_UV32HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v64hi, "vlxseg4huv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_UHIPTR_UV16HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v64hi, "vlxseg8huv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_UHIPTR_UV8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v6di, "vlxseg3huv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v6di, "vlxseg3huv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_UV2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v6di, "vlxseg6huv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v6si, "vlxseg3huv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v7di, "vlxseg7huv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v8di, "vlxseg2huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_UV4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v8di, "vlxseg2huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_UV4DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v8di, "vlxseg4huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v8di, "vlxseg4huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_UV2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v8di, "vlxseg8huv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v8hi, "vlxseg2huv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_UHIPTR_UV4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v8si, "vlxseg2huv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_mask_v8si, "vlxseg2huv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_UV4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_mask_v8si, "vlxseg4huv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v10di, "vlxseg5huv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v10si, "vlxseg5huv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v12di, "vlxseg3huv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_UDIPTR_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v12di, "vlxseg6huv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v12hi, "vlxseg3huv_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v12si, "vlxseg3huv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v12si, "vlxseg3huv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v12si, "vlxseg6huv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v14di, "vlxseg7huv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v14si, "vlxseg7huv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v16di, "vlxseg2huv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_UDIPTR_UV8DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v16di, "vlxseg4huv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_UDIPTR_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v16di, "vlxseg8huv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v16hi, "vlxseg2huv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v16hi, "vlxseg2huv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_UHIPTR_UV8HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v16hi, "vlxseg4huv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v16si, "vlxseg2huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v16si, "vlxseg2huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v16si, "vlxseg4huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v16si, "vlxseg4huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v16si, "vlxseg8huv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v20hi, "vlxseg5huv_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v20si, "vlxseg5huv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v24hi, "vlxseg3huv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v24hi, "vlxseg3huv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_UHIPTR_UV8HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v24hi, "vlxseg6huv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v24si, "vlxseg3huv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_USIPTR_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v24si, "vlxseg6huv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v28hi, "vlxseg7huv_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v28si, "vlxseg7huv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v2di, "vlxseg2huv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v32hi, "vlxseg2huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_UHIPTR_UV16HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v32hi, "vlxseg2huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_UHIPTR_UV16HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v32hi, "vlxseg4huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v32hi, "vlxseg4huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_UHIPTR_UV8HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v32hi, "vlxseg8huv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v32si, "vlxseg2huv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_USIPTR_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v32si, "vlxseg4huv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_USIPTR_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v32si, "vlxseg8huv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v3di, "vlxseg3huv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v40hi, "vlxseg5huv_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v48hi, "vlxseg3huv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_UHIPTR_UV16HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v48hi, "vlxseg6huv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v4di, "vlxseg2huv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v4di, "vlxseg2huv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v4di, "vlxseg4huv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v4si, "vlxseg2huv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v56hi, "vlxseg7huv_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v5di, "vlxseg5huv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v64hi, "vlxseg2huv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_UHIPTR_UV32HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v64hi, "vlxseg4huv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_UHIPTR_UV16HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v64hi, "vlxseg8huv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_UHIPTR_UV8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v6di, "vlxseg3huv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v6di, "vlxseg3huv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v6di, "vlxseg6huv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v6si, "vlxseg3huv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v7di, "vlxseg7huv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v8di, "vlxseg2huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v8di, "vlxseg2huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_UV4DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v8di, "vlxseg4huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v8di, "vlxseg4huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v8di, "vlxseg8huv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v8hi, "vlxseg2huv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_UHIPTR_UV4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v8si, "vlxseg2huv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghuv_v8si, "vlxseg2huv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghuv_v8si, "vlxseg4huv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v10di, "vlxseg5hv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v10si, "vlxseg5hv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v12di, "vlxseg3hv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_DIPTR_V4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v12di, "vlxseg6hv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v12hi, "vlxseg3hv_mask_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_V12HIx3_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v12si, "vlxseg3hv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v12si, "vlxseg3hv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_V4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v12si, "vlxseg6hv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v14di, "vlxseg7hv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v14si, "vlxseg7hv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v16di, "vlxseg2hv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_DIPTR_V8DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v16di, "vlxseg4hv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_DIPTR_V4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v16di, "vlxseg8hv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v16hi, "vlxseg2hv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v16hi, "vlxseg2hv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_V16HIx2_HIPTR_V8HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v16hi, "vlxseg4hv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_V16HIx4_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v16si, "vlxseg2hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_V8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v16si, "vlxseg2hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_V8SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v16si, "vlxseg4hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v16si, "vlxseg4hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_V4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v16si, "vlxseg8hv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v20hi, "vlxseg5hv_mask_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_V20HIx5_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v20si, "vlxseg5hv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v24hi, "vlxseg3hv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v24hi, "vlxseg3hv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_V24HIx3_HIPTR_V8HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v24hi, "vlxseg6hv_mask_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_V24HIx6_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v24si, "vlxseg3hv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_SIPTR_V8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v24si, "vlxseg6hv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v28hi, "vlxseg7hv_mask_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_V28HIx7_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v28si, "vlxseg7hv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v2di, "vlxseg2hv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v32hi, "vlxseg2hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_V16HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v32hi, "vlxseg2hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_V32HIx2_HIPTR_V16HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v32hi, "vlxseg4hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v32hi, "vlxseg4hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_V32HIx4_HIPTR_V8HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v32hi, "vlxseg8hv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_V32HIx8_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v32si, "vlxseg2hv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_SIPTR_V16SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v32si, "vlxseg4hv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_SIPTR_V8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v32si, "vlxseg8hv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v3di, "vlxseg3hv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v40hi, "vlxseg5hv_mask_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_V40HIx5_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v48hi, "vlxseg3hv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_V48HIx3_HIPTR_V16HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v48hi, "vlxseg6hv_mask_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_V48HIx6_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v4di, "vlxseg2hv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v4di, "vlxseg2hv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_V2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v4di, "vlxseg4hv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v4si, "vlxseg2hv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v56hi, "vlxseg7hv_mask_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_V56HIx7_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v5di, "vlxseg5hv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v64hi, "vlxseg2hv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_V64HIx2_HIPTR_V32HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v64hi, "vlxseg4hv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_V64HIx4_HIPTR_V16HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v64hi, "vlxseg8hv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_V64HIx8_HIPTR_V8HI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v6di, "vlxseg3hv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v6di, "vlxseg3hv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_V2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v6di, "vlxseg6hv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v6si, "vlxseg3hv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v7di, "vlxseg7hv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v8di, "vlxseg2hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_V4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v8di, "vlxseg2hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_V4DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v8di, "vlxseg4hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v8di, "vlxseg4hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_V2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v8di, "vlxseg8hv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v8hi, "vlxseg2hv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_V8HIx2_HIPTR_V4HI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v8si, "vlxseg2hv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_mask_v8si, "vlxseg2hv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_V4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_mask_v8si, "vlxseg4hv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v10di, "vlxseg5hv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v10si, "vlxseg5hv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v12di, "vlxseg3hv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_DIPTR_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v12di, "vlxseg6hv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v12hi, "vlxseg3hv_v12hi", RISCV_BUILTIN_DIRECT, RISCV_V12HIx3_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v12si, "vlxseg3hv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v12si, "vlxseg3hv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v12si, "vlxseg6hv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v14di, "vlxseg7hv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v14si, "vlxseg7hv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v16di, "vlxseg2hv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_DIPTR_V8DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v16di, "vlxseg4hv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_DIPTR_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v16di, "vlxseg8hv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v16hi, "vlxseg2hv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v16hi, "vlxseg2hv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx2_FTYPE_HIPTR_V8HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v16hi, "vlxseg4hv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HIx4_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v16si, "vlxseg2hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v16si, "vlxseg2hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_V8SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v16si, "vlxseg4hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v16si, "vlxseg4hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v16si, "vlxseg8hv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v20hi, "vlxseg5hv_v20hi", RISCV_BUILTIN_DIRECT, RISCV_V20HIx5_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v20si, "vlxseg5hv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v24hi, "vlxseg3hv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v24hi, "vlxseg3hv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx3_FTYPE_HIPTR_V8HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v24hi, "vlxseg6hv_v24hi", RISCV_BUILTIN_DIRECT, RISCV_V24HIx6_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v24si, "vlxseg3hv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_SIPTR_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v24si, "vlxseg6hv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v28hi, "vlxseg7hv_v28hi", RISCV_BUILTIN_DIRECT, RISCV_V28HIx7_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v28si, "vlxseg7hv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v2di, "vlxseg2hv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v32hi, "vlxseg2hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_V16HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v32hi, "vlxseg2hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx2_FTYPE_HIPTR_V16HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v32hi, "vlxseg4hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v32hi, "vlxseg4hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx4_FTYPE_HIPTR_V8HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v32hi, "vlxseg8hv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HIx8_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v32si, "vlxseg2hv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_SIPTR_V16SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v32si, "vlxseg4hv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_SIPTR_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v32si, "vlxseg8hv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v3di, "vlxseg3hv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v40hi, "vlxseg5hv_v40hi", RISCV_BUILTIN_DIRECT, RISCV_V40HIx5_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v48hi, "vlxseg3hv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx3_FTYPE_HIPTR_V16HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v48hi, "vlxseg6hv_v48hi", RISCV_BUILTIN_DIRECT, RISCV_V48HIx6_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v4di, "vlxseg2hv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v4di, "vlxseg2hv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v4di, "vlxseg4hv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v4si, "vlxseg2hv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v56hi, "vlxseg7hv_v56hi", RISCV_BUILTIN_DIRECT, RISCV_V56HIx7_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v5di, "vlxseg5hv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v64hi, "vlxseg2hv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx2_FTYPE_HIPTR_V32HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v64hi, "vlxseg4hv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx4_FTYPE_HIPTR_V16HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v64hi, "vlxseg8hv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HIx8_FTYPE_HIPTR_V8HI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v6di, "vlxseg3hv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v6di, "vlxseg3hv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v6di, "vlxseg6hv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v6si, "vlxseg3hv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v7di, "vlxseg7hv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v8di, "vlxseg2hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v8di, "vlxseg2hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_V4DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v8di, "vlxseg4hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v8di, "vlxseg4hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v8di, "vlxseg8hv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v8hi, "vlxseg2hv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HIx2_FTYPE_HIPTR_V4HI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v8si, "vlxseg2hv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxseghv_v8si, "vlxseg2hv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxseghv_v8si, "vlxseg4hv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v10di, "vlxseg5wuv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v10si, "vlxseg5wuv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v12di, "vlxseg3wuv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_UDIPTR_UV4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v12di, "vlxseg6wuv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v12si, "vlxseg3wuv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v12si, "vlxseg3wuv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_USIPTR_UV4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v12si, "vlxseg6wuv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v14di, "vlxseg7wuv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v14si, "vlxseg7wuv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v16di, "vlxseg2wuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_UDIPTR_UV8DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v16di, "vlxseg4wuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_UDIPTR_UV4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v16di, "vlxseg8wuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v16si, "vlxseg2wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_UV8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v16si, "vlxseg2wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_USIPTR_UV8SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v16si, "vlxseg4wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v16si, "vlxseg4wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_USIPTR_UV4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v16si, "vlxseg8wuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v20si, "vlxseg5wuv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v24si, "vlxseg3wuv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_USIPTR_UV8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v24si, "vlxseg6wuv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v28si, "vlxseg7wuv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v2di, "vlxseg2wuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v32si, "vlxseg2wuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_USIPTR_UV16SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v32si, "vlxseg4wuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_USIPTR_UV8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v32si, "vlxseg8wuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v3di, "vlxseg3wuv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v4di, "vlxseg2wuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v4di, "vlxseg2wuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_UDIPTR_UV2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v4di, "vlxseg4wuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v4si, "vlxseg2wuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v5di, "vlxseg5wuv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v6di, "vlxseg3wuv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v6di, "vlxseg3wuv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_UDIPTR_UV2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v6di, "vlxseg6wuv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v6si, "vlxseg3wuv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v7di, "vlxseg7wuv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v8di, "vlxseg2wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_UV4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v8di, "vlxseg2wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_UDIPTR_UV4DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v8di, "vlxseg4wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_UV2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v8di, "vlxseg4wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_UDIPTR_UV2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v8di, "vlxseg8wuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_UDIPTR_UV1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v8si, "vlxseg2wuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_UV4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_mask_v8si, "vlxseg2wuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_USIPTR_UV4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_mask_v8si, "vlxseg4wuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_USIPTR_UV2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v10di, "vlxseg5wuv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v10si, "vlxseg5wuv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v12di, "vlxseg3wuv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_UDIPTR_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v12di, "vlxseg6wuv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v12si, "vlxseg3wuv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v12si, "vlxseg3wuv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_USIPTR_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v12si, "vlxseg6wuv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v14di, "vlxseg7wuv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v14si, "vlxseg7wuv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v16di, "vlxseg2wuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_UDIPTR_UV8DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v16di, "vlxseg4wuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_UDIPTR_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v16di, "vlxseg8wuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v16si, "vlxseg2wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v16si, "vlxseg2wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_USIPTR_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v16si, "vlxseg4wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v16si, "vlxseg4wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_USIPTR_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v16si, "vlxseg8wuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v20si, "vlxseg5wuv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v24si, "vlxseg3wuv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_USIPTR_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v24si, "vlxseg6wuv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v28si, "vlxseg7wuv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v2di, "vlxseg2wuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v32si, "vlxseg2wuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_USIPTR_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v32si, "vlxseg4wuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_USIPTR_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v32si, "vlxseg8wuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v3di, "vlxseg3wuv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v4di, "vlxseg2wuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v4di, "vlxseg2wuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_UDIPTR_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v4di, "vlxseg4wuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v4si, "vlxseg2wuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v5di, "vlxseg5wuv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v6di, "vlxseg3wuv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v6di, "vlxseg3wuv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_UDIPTR_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v6di, "vlxseg6wuv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v6si, "vlxseg3wuv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v7di, "vlxseg7wuv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v8di, "vlxseg2wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v8di, "vlxseg2wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_UDIPTR_UV4DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v8di, "vlxseg4wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_UV2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v8di, "vlxseg4wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_UDIPTR_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v8di, "vlxseg8wuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_UDIPTR_UV1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v8si, "vlxseg2wuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwuv_v8si, "vlxseg2wuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_USIPTR_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwuv_v8si, "vlxseg4wuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_USIPTR_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v10di, "vlxseg5wv_mask_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_V10DIx5_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v10si, "vlxseg5wv_mask_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_V10SIx5_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v12di, "vlxseg3wv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_V12DIx3_DIPTR_V4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v12di, "vlxseg6wv_mask_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_V12DIx6_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v12si, "vlxseg3wv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v12si, "vlxseg3wv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_V12SIx3_SIPTR_V4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v12si, "vlxseg6wv_mask_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_V12SIx6_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v14di, "vlxseg7wv_mask_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_V14DIx7_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v14si, "vlxseg7wv_mask_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_V14SIx7_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v16di, "vlxseg2wv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_V16DIx2_DIPTR_V8DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v16di, "vlxseg4wv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_V16DIx4_DIPTR_V4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v16di, "vlxseg8wv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_V16DIx8_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v16si, "vlxseg2wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_V8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v16si, "vlxseg2wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_V16SIx2_SIPTR_V8SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v16si, "vlxseg4wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v16si, "vlxseg4wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_V16SIx4_SIPTR_V4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v16si, "vlxseg8wv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_V16SIx8_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v20si, "vlxseg5wv_mask_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_V20SIx5_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v24si, "vlxseg3wv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_V24SIx3_SIPTR_V8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v24si, "vlxseg6wv_mask_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_V24SIx6_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v28si, "vlxseg7wv_mask_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_V28SIx7_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v2di, "vlxseg2wv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_V2DIx2_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v32si, "vlxseg2wv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_V32SIx2_SIPTR_V16SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v32si, "vlxseg4wv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_V32SIx4_SIPTR_V8SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v32si, "vlxseg8wv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_V32SIx8_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v3di, "vlxseg3wv_mask_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_V3DIx3_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v4di, "vlxseg2wv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v4di, "vlxseg2wv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_V4DIx2_DIPTR_V2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v4di, "vlxseg4wv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_V4DIx4_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v4si, "vlxseg2wv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_V4SIx2_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v5di, "vlxseg5wv_mask_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_V5DIx5_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v6di, "vlxseg3wv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v6di, "vlxseg3wv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_V6DIx3_DIPTR_V2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v6di, "vlxseg6wv_mask_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_V6DIx6_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v6si, "vlxseg3wv_mask_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_V6SIx3_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v7di, "vlxseg7wv_mask_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_V7DIx7_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v8di, "vlxseg2wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_V4DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v8di, "vlxseg2wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_V8DIx2_DIPTR_V4DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v8di, "vlxseg4wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_V2DI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v8di, "vlxseg4wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_V8DIx4_DIPTR_V2DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v8di, "vlxseg8wv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_V8DIx8_DIPTR_V1DI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v8si, "vlxseg2wv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_V4SI_UV16QI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_mask_v8si, "vlxseg2wv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_V8SIx2_SIPTR_V4SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_mask_v8si, "vlxseg4wv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_V8SIx4_SIPTR_V2SI_UV8QI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v10di, "vlxseg5wv_v10di", RISCV_BUILTIN_DIRECT, RISCV_V10DIx5_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v10si, "vlxseg5wv_v10si", RISCV_BUILTIN_DIRECT, RISCV_V10SIx5_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v12di, "vlxseg3wv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx3_FTYPE_DIPTR_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v12di, "vlxseg6wv_v12di", RISCV_BUILTIN_DIRECT, RISCV_V12DIx6_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v12si, "vlxseg3wv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v12si, "vlxseg3wv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx3_FTYPE_SIPTR_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v12si, "vlxseg6wv_v12si", RISCV_BUILTIN_DIRECT, RISCV_V12SIx6_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v14di, "vlxseg7wv_v14di", RISCV_BUILTIN_DIRECT, RISCV_V14DIx7_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v14si, "vlxseg7wv_v14si", RISCV_BUILTIN_DIRECT, RISCV_V14SIx7_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v16di, "vlxseg2wv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx2_FTYPE_DIPTR_V8DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v16di, "vlxseg4wv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx4_FTYPE_DIPTR_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v16di, "vlxseg8wv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DIx8_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v16si, "vlxseg2wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v16si, "vlxseg2wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx2_FTYPE_SIPTR_V8SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v16si, "vlxseg4wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v16si, "vlxseg4wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx4_FTYPE_SIPTR_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v16si, "vlxseg8wv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SIx8_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v20si, "vlxseg5wv_v20si", RISCV_BUILTIN_DIRECT, RISCV_V20SIx5_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v24si, "vlxseg3wv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx3_FTYPE_SIPTR_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v24si, "vlxseg6wv_v24si", RISCV_BUILTIN_DIRECT, RISCV_V24SIx6_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v28si, "vlxseg7wv_v28si", RISCV_BUILTIN_DIRECT, RISCV_V28SIx7_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v2di, "vlxseg2wv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DIx2_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v32si, "vlxseg2wv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx2_FTYPE_SIPTR_V16SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v32si, "vlxseg4wv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx4_FTYPE_SIPTR_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v32si, "vlxseg8wv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SIx8_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v3di, "vlxseg3wv_v3di", RISCV_BUILTIN_DIRECT, RISCV_V3DIx3_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v4di, "vlxseg2wv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v4di, "vlxseg2wv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx2_FTYPE_DIPTR_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v4di, "vlxseg4wv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DIx4_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v4si, "vlxseg2wv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SIx2_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v5di, "vlxseg5wv_v5di", RISCV_BUILTIN_DIRECT, RISCV_V5DIx5_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v6di, "vlxseg3wv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v6di, "vlxseg3wv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx3_FTYPE_DIPTR_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v6di, "vlxseg6wv_v6di", RISCV_BUILTIN_DIRECT, RISCV_V6DIx6_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v6si, "vlxseg3wv_v6si", RISCV_BUILTIN_DIRECT, RISCV_V6SIx3_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v7di, "vlxseg7wv_v7di", RISCV_BUILTIN_DIRECT, RISCV_V7DIx7_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v8di, "vlxseg2wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v8di, "vlxseg2wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx2_FTYPE_DIPTR_V4DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v8di, "vlxseg4wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_V2DI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v8di, "vlxseg4wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx4_FTYPE_DIPTR_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v8di, "vlxseg8wv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DIx8_FTYPE_DIPTR_V1DI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v8si, "vlxseg2wv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vlxsegwv_v8si, "vlxseg2wv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx2_FTYPE_SIPTR_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vlxsegwv_v8si, "vlxseg4wv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SIx4_FTYPE_SIPTR_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v128qi, "vlxwuv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQIPTR_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v16di, "vlxwuv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDIPTR_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v16hi, "vlxwuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v16hi, "vlxwuv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHIPTR_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v16qi, "vlxwuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v16qi, "vlxwuv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQIPTR_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v16si, "vlxwuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v16si, "vlxwuv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USIPTR_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v1di, "vlxwuv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDIPTR_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v2di, "vlxwuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v2di, "vlxwuv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDIPTR_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v2si, "vlxwuv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USIPTR_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v32hi, "vlxwuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v32hi, "vlxwuv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHIPTR_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v32qi, "vlxwuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v32qi, "vlxwuv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQIPTR_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v32si, "vlxwuv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USIPTR_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v4di, "vlxwuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v4di, "vlxwuv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDIPTR_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v4hi, "vlxwuv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHIPTR_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v4si, "vlxwuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v4si, "vlxwuv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USIPTR_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v64hi, "vlxwuv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHIPTR_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v64qi, "vlxwuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v64qi, "vlxwuv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQIPTR_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v8di, "vlxwuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v8di, "vlxwuv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDIPTR_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v8hi, "vlxwuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v8hi, "vlxwuv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHIPTR_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v8qi, "vlxwuv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQIPTR_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_mask_v8si, "vlxwuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_mask_v8si, "vlxwuv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USIPTR_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v128qi, "vlxwuv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UQIPTR_UV128QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v16di, "vlxwuv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UDIPTR_UV16DI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v16hi, "vlxwuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_UV16HI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v16hi, "vlxwuv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UHIPTR_UV16HI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v16qi, "vlxwuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v16qi, "vlxwuv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UQIPTR_UV16QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v16si, "vlxwuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_UV16SI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v16si, "vlxwuv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_USIPTR_UV16SI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v1di, "vlxwuv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UDIPTR_UV1DI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v2di, "vlxwuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_UV2DI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v2di, "vlxwuv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UDIPTR_UV2DI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v2si, "vlxwuv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_USIPTR_UV2SI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v32hi, "vlxwuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_UV32HI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v32hi, "vlxwuv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UHIPTR_UV32HI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v32qi, "vlxwuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_UV32QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v32qi, "vlxwuv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UQIPTR_UV32QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v32si, "vlxwuv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_USIPTR_UV32SI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v4di, "vlxwuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_UV4DI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v4di, "vlxwuv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UDIPTR_UV4DI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v4hi, "vlxwuv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UHIPTR_UV4HI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v4si, "vlxwuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_UV4SI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v4si, "vlxwuv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_USIPTR_UV4SI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v64hi, "vlxwuv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UHIPTR_UV64HI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v64qi, "vlxwuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_UV64QI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v64qi, "vlxwuv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UQIPTR_UV64QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v8di, "vlxwuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_UV8DI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v8di, "vlxwuv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UDIPTR_UV8DI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v8hi, "vlxwuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_UV8HI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v8hi, "vlxwuv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UHIPTR_UV8HI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v8qi, "vlxwuv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UQIPTR_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwuv_v8si, "vlxwuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_UV8SI_USI, vector128),
RISCV_BUILTIN (vlxwuv_v8si, "vlxwuv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_USIPTR_UV8SI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v128qi, "vlxwv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QIPTR_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v16di, "vlxwv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DIPTR_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v16hi, "vlxwv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v16hi, "vlxwv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HIPTR_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v16qi, "vlxwv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v16qi, "vlxwv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QIPTR_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v16si, "vlxwv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v16si, "vlxwv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SIPTR_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v1di, "vlxwv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DIPTR_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v2di, "vlxwv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v2di, "vlxwv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DIPTR_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v2si, "vlxwv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SIPTR_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v32hi, "vlxwv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v32hi, "vlxwv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HIPTR_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v32qi, "vlxwv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v32qi, "vlxwv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QIPTR_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v32si, "vlxwv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SIPTR_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v4di, "vlxwv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v4di, "vlxwv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DIPTR_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v4hi, "vlxwv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HIPTR_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v4si, "vlxwv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v4si, "vlxwv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SIPTR_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v64hi, "vlxwv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HIPTR_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v64qi, "vlxwv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v64qi, "vlxwv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QIPTR_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v8di, "vlxwv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v8di, "vlxwv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DIPTR_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v8hi, "vlxwv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v8hi, "vlxwv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HIPTR_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v8qi, "vlxwv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QIPTR_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_mask_v8si, "vlxwv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_mask_v8si, "vlxwv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SIPTR_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_v128qi, "vlxwv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QIPTR_V128QI_USI, vector128),
RISCV_BUILTIN (vlxwv_v16di, "vlxwv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DIPTR_V16DI_USI, vector128),
RISCV_BUILTIN (vlxwv_v16hi, "vlxwv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_V16HI_USI, vector128),
RISCV_BUILTIN (vlxwv_v16hi, "vlxwv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HIPTR_V16HI_USI, vector64),
RISCV_BUILTIN (vlxwv_v16qi, "vlxwv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_V16QI_USI, vector128),
RISCV_BUILTIN (vlxwv_v16qi, "vlxwv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QIPTR_V16QI_USI, vector64),
RISCV_BUILTIN (vlxwv_v16si, "vlxwv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_V16SI_USI, vector128),
RISCV_BUILTIN (vlxwv_v16si, "vlxwv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SIPTR_V16SI_USI, vector64),
RISCV_BUILTIN (vlxwv_v1di, "vlxwv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DIPTR_V1DI_USI, vector64),
RISCV_BUILTIN (vlxwv_v2di, "vlxwv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_V2DI_USI, vector128),
RISCV_BUILTIN (vlxwv_v2di, "vlxwv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DIPTR_V2DI_USI, vector64),
RISCV_BUILTIN (vlxwv_v2si, "vlxwv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SIPTR_V2SI_USI, vector64),
RISCV_BUILTIN (vlxwv_v32hi, "vlxwv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_V32HI_USI, vector128),
RISCV_BUILTIN (vlxwv_v32hi, "vlxwv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HIPTR_V32HI_USI, vector64),
RISCV_BUILTIN (vlxwv_v32qi, "vlxwv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_V32QI_USI, vector128),
RISCV_BUILTIN (vlxwv_v32qi, "vlxwv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QIPTR_V32QI_USI, vector64),
RISCV_BUILTIN (vlxwv_v32si, "vlxwv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SIPTR_V32SI_USI, vector128),
RISCV_BUILTIN (vlxwv_v4di, "vlxwv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_V4DI_USI, vector128),
RISCV_BUILTIN (vlxwv_v4di, "vlxwv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DIPTR_V4DI_USI, vector64),
RISCV_BUILTIN (vlxwv_v4hi, "vlxwv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HIPTR_V4HI_USI, vector64),
RISCV_BUILTIN (vlxwv_v4si, "vlxwv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_V4SI_USI, vector128),
RISCV_BUILTIN (vlxwv_v4si, "vlxwv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SIPTR_V4SI_USI, vector64),
RISCV_BUILTIN (vlxwv_v64hi, "vlxwv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HIPTR_V64HI_USI, vector128),
RISCV_BUILTIN (vlxwv_v64qi, "vlxwv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_V64QI_USI, vector128),
RISCV_BUILTIN (vlxwv_v64qi, "vlxwv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QIPTR_V64QI_USI, vector64),
RISCV_BUILTIN (vlxwv_v8di, "vlxwv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_V8DI_USI, vector128),
RISCV_BUILTIN (vlxwv_v8di, "vlxwv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DIPTR_V8DI_USI, vector64),
RISCV_BUILTIN (vlxwv_v8hi, "vlxwv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_V8HI_USI, vector128),
RISCV_BUILTIN (vlxwv_v8hi, "vlxwv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HIPTR_V8HI_USI, vector64),
RISCV_BUILTIN (vlxwv_v8qi, "vlxwv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QIPTR_V8QI_USI, vector64),
RISCV_BUILTIN (vlxwv_v8si, "vlxwv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_V8SI_USI, vector128),
RISCV_BUILTIN (vlxwv_v8si, "vlxwv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SIPTR_V8SI_USI, vector64),
RISCV_BUILTIN (vmaccvv_mask_v16hi, "vmaccvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_mask_v16hi, "vmaccvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_mask_v16qi, "vmaccvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_mask_v16qi, "vmaccvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_mask_v16si, "vmaccvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_mask_v1di, "vmaccvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_mask_v2di, "vmaccvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_mask_v2di, "vmaccvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_mask_v2si, "vmaccvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_mask_v32hi, "vmaccvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_mask_v32qi, "vmaccvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_mask_v32qi, "vmaccvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_mask_v4di, "vmaccvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_mask_v4di, "vmaccvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_mask_v4hi, "vmaccvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_mask_v4si, "vmaccvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_mask_v4si, "vmaccvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_mask_v64qi, "vmaccvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_mask_v8di, "vmaccvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_mask_v8hi, "vmaccvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_mask_v8hi, "vmaccvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_mask_v8qi, "vmaccvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_mask_v8si, "vmaccvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_mask_v8si, "vmaccvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v128qi, "vmaccvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v16di, "vmaccvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v16hi, "vmaccvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v16hi, "vmaccvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v16qi, "vmaccvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v16qi, "vmaccvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v16si, "vmaccvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v16si, "vmaccvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v1di, "vmaccvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v2di, "vmaccvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v2di, "vmaccvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v2si, "vmaccvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v32hi, "vmaccvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v32hi, "vmaccvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v32qi, "vmaccvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v32qi, "vmaccvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v32si, "vmaccvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v4di, "vmaccvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v4di, "vmaccvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v4hi, "vmaccvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v4si, "vmaccvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v4si, "vmaccvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v64hi, "vmaccvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v64qi, "vmaccvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v64qi, "vmaccvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v8di, "vmaccvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v8di, "vmaccvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v8hi, "vmaccvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v8hi, "vmaccvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v8qi, "vmaccvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vmaccvv_v8si, "vmaccvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vmaccvv_v8si, "vmaccvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vmaccvx_mask_v16hi, "vmaccvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_mask_v16hi, "vmaccvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_mask_v16qi, "vmaccvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_mask_v16qi, "vmaccvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_mask_v16si, "vmaccvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_mask_v1di, "vmaccvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_mask_v2di, "vmaccvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_mask_v2di, "vmaccvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_mask_v2si, "vmaccvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_mask_v32hi, "vmaccvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_mask_v32qi, "vmaccvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_mask_v32qi, "vmaccvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_mask_v4di, "vmaccvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_mask_v4di, "vmaccvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_mask_v4hi, "vmaccvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_mask_v4si, "vmaccvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_mask_v4si, "vmaccvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_mask_v64qi, "vmaccvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_mask_v8di, "vmaccvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_mask_v8hi, "vmaccvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_mask_v8hi, "vmaccvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_mask_v8qi, "vmaccvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_mask_v8si, "vmaccvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_mask_v8si, "vmaccvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v128qi, "vmaccvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QI_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v16di, "vmaccvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DI_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v16hi, "vmaccvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v16hi, "vmaccvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v16qi, "vmaccvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v16qi, "vmaccvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v16si, "vmaccvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v16si, "vmaccvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v1di, "vmaccvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DI_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v2di, "vmaccvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v2di, "vmaccvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v2si, "vmaccvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SI_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v32hi, "vmaccvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v32hi, "vmaccvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v32qi, "vmaccvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v32qi, "vmaccvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v32si, "vmaccvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SI_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v4di, "vmaccvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v4di, "vmaccvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v4hi, "vmaccvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HI_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v4si, "vmaccvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v4si, "vmaccvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v64hi, "vmaccvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HI_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v64qi, "vmaccvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v64qi, "vmaccvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v8di, "vmaccvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v8di, "vmaccvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v8hi, "vmaccvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v8hi, "vmaccvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v8qi, "vmaccvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QI_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vmaccvx_v8si, "vmaccvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vmaccvx_v8si, "vmaccvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v128qi_v16qi, "vmadcvim_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v16di_v16qi, "vmadcvim_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v16hi_v16qi, "vmadcvim_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v16hi_v8qi, "vmadcvim_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v16qi_v16qi, "vmadcvim_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v16qi_v8qi, "vmadcvim_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v16si_v16qi, "vmadcvim_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v16si_v8qi, "vmadcvim_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v1di_v8qi, "vmadcvim_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v2di_v16qi, "vmadcvim_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v2di_v8qi, "vmadcvim_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v2si_v8qi, "vmadcvim_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v32hi_v16qi, "vmadcvim_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v32hi_v8qi, "vmadcvim_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v32qi_v16qi, "vmadcvim_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v32qi_v8qi, "vmadcvim_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v32si_v16qi, "vmadcvim_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v4di_v16qi, "vmadcvim_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v4di_v8qi, "vmadcvim_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v4hi_v8qi, "vmadcvim_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v4si_v16qi, "vmadcvim_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v4si_v8qi, "vmadcvim_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v64hi_v16qi, "vmadcvim_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v64qi_v16qi, "vmadcvim_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v64qi_v8qi, "vmadcvim_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v8di_v16qi, "vmadcvim_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v8di_v8qi, "vmadcvim_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v8hi_v16qi, "vmadcvim_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v8hi_v8qi, "vmadcvim_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v8qi_v8qi, "vmadcvim_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvim_mask_v8si_v16qi, "vmadcvim_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvim_mask_v8si_v8qi, "vmadcvim_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v128qi_v16qi, "vmadcvvm_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v16di_v16qi, "vmadcvvm_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v16hi_v16qi, "vmadcvvm_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v16hi_v8qi, "vmadcvvm_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v16qi_v16qi, "vmadcvvm_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v16qi_v8qi, "vmadcvvm_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v16si_v16qi, "vmadcvvm_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v16si_v8qi, "vmadcvvm_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v1di_v8qi, "vmadcvvm_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v2di_v16qi, "vmadcvvm_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v2di_v8qi, "vmadcvvm_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v2si_v8qi, "vmadcvvm_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v32hi_v16qi, "vmadcvvm_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v32hi_v8qi, "vmadcvvm_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v32qi_v16qi, "vmadcvvm_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v32qi_v8qi, "vmadcvvm_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v32si_v16qi, "vmadcvvm_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v4di_v16qi, "vmadcvvm_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v4di_v8qi, "vmadcvvm_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v4hi_v8qi, "vmadcvvm_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v4si_v16qi, "vmadcvvm_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v4si_v8qi, "vmadcvvm_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v64hi_v16qi, "vmadcvvm_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v64qi_v16qi, "vmadcvvm_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v64qi_v8qi, "vmadcvvm_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v8di_v16qi, "vmadcvvm_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v8di_v8qi, "vmadcvvm_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v8hi_v16qi, "vmadcvvm_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v8hi_v8qi, "vmadcvvm_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v8qi_v8qi, "vmadcvvm_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvvm_mask_v8si_v16qi, "vmadcvvm_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvvm_mask_v8si_v8qi, "vmadcvvm_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v128qi_v16qi, "vmadcvxm_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v16di_v16qi, "vmadcvxm_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v16hi_v16qi, "vmadcvxm_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v16hi_v8qi, "vmadcvxm_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v16qi_v16qi, "vmadcvxm_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v16qi_v8qi, "vmadcvxm_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v16si_v16qi, "vmadcvxm_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v16si_v8qi, "vmadcvxm_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v1di_v8qi, "vmadcvxm_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v2di_v16qi, "vmadcvxm_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v2di_v8qi, "vmadcvxm_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v2si_v8qi, "vmadcvxm_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v32hi_v16qi, "vmadcvxm_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v32hi_v8qi, "vmadcvxm_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v32qi_v16qi, "vmadcvxm_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v32qi_v8qi, "vmadcvxm_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v32si_v16qi, "vmadcvxm_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v4di_v16qi, "vmadcvxm_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v4di_v8qi, "vmadcvxm_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v4hi_v8qi, "vmadcvxm_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v4si_v16qi, "vmadcvxm_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v4si_v8qi, "vmadcvxm_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v64hi_v16qi, "vmadcvxm_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v64qi_v16qi, "vmadcvxm_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v64qi_v8qi, "vmadcvxm_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v8di_v16qi, "vmadcvxm_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v8di_v8qi, "vmadcvxm_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v8hi_v16qi, "vmadcvxm_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v8hi_v8qi, "vmadcvxm_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v8qi_v8qi, "vmadcvxm_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmadcvxm_mask_v8si_v16qi, "vmadcvxm_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmadcvxm_mask_v8si_v8qi, "vmadcvxm_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_mask_v16hi, "vmaddvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_mask_v16hi, "vmaddvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_mask_v16qi, "vmaddvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_mask_v16qi, "vmaddvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_mask_v16si, "vmaddvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_mask_v1di, "vmaddvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_mask_v2di, "vmaddvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_mask_v2di, "vmaddvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_mask_v2si, "vmaddvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_mask_v32hi, "vmaddvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_mask_v32qi, "vmaddvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_mask_v32qi, "vmaddvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_mask_v4di, "vmaddvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_mask_v4di, "vmaddvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_mask_v4hi, "vmaddvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_mask_v4si, "vmaddvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_mask_v4si, "vmaddvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_mask_v64qi, "vmaddvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_mask_v8di, "vmaddvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_mask_v8hi, "vmaddvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_mask_v8hi, "vmaddvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_mask_v8qi, "vmaddvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_mask_v8si, "vmaddvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_mask_v8si, "vmaddvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v128qi, "vmaddvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v16di, "vmaddvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v16hi, "vmaddvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v16hi, "vmaddvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v16qi, "vmaddvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v16qi, "vmaddvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v16si, "vmaddvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v16si, "vmaddvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v1di, "vmaddvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v2di, "vmaddvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v2di, "vmaddvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v2si, "vmaddvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v32hi, "vmaddvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v32hi, "vmaddvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v32qi, "vmaddvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v32qi, "vmaddvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v32si, "vmaddvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v4di, "vmaddvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v4di, "vmaddvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v4hi, "vmaddvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v4si, "vmaddvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v4si, "vmaddvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v64hi, "vmaddvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v64qi, "vmaddvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v64qi, "vmaddvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v8di, "vmaddvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v8di, "vmaddvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v8hi, "vmaddvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v8hi, "vmaddvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v8qi, "vmaddvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vmaddvv_v8si, "vmaddvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vmaddvv_v8si, "vmaddvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vmaddvx_mask_v16hi, "vmaddvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_mask_v16hi, "vmaddvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_mask_v16qi, "vmaddvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_mask_v16qi, "vmaddvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_mask_v16si, "vmaddvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_mask_v1di, "vmaddvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_mask_v2di, "vmaddvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_mask_v2di, "vmaddvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_mask_v2si, "vmaddvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_mask_v32hi, "vmaddvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_mask_v32qi, "vmaddvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_mask_v32qi, "vmaddvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_mask_v4di, "vmaddvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_mask_v4di, "vmaddvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_mask_v4hi, "vmaddvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_mask_v4si, "vmaddvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_mask_v4si, "vmaddvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_mask_v64qi, "vmaddvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_mask_v8di, "vmaddvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_mask_v8hi, "vmaddvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_mask_v8hi, "vmaddvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_mask_v8qi, "vmaddvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_mask_v8si, "vmaddvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_mask_v8si, "vmaddvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v128qi, "vmaddvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QI_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v16di, "vmaddvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DI_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v16hi, "vmaddvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v16hi, "vmaddvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v16qi, "vmaddvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v16qi, "vmaddvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v16si, "vmaddvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v16si, "vmaddvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v1di, "vmaddvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DI_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v2di, "vmaddvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v2di, "vmaddvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v2si, "vmaddvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SI_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v32hi, "vmaddvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v32hi, "vmaddvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v32qi, "vmaddvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v32qi, "vmaddvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v32si, "vmaddvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SI_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v4di, "vmaddvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v4di, "vmaddvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v4hi, "vmaddvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HI_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v4si, "vmaddvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v4si, "vmaddvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v64hi, "vmaddvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HI_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v64qi, "vmaddvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v64qi, "vmaddvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v8di, "vmaddvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v8di, "vmaddvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v8hi, "vmaddvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v8hi, "vmaddvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v8qi, "vmaddvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QI_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vmaddvx_v8si, "vmaddvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vmaddvx_v8si, "vmaddvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vmandmm_v128qi_v16qi, "vmandmm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v16di_v16qi, "vmandmm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v16hi_v16qi, "vmandmm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v16hi_v8qi, "vmandmm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v16qi_v16qi, "vmandmm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v16qi_v8qi, "vmandmm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v16si_v16qi, "vmandmm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v16si_v8qi, "vmandmm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v1di_v8qi, "vmandmm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v2di_v16qi, "vmandmm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v2di_v8qi, "vmandmm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v2si_v8qi, "vmandmm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v32hi_v16qi, "vmandmm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v32hi_v8qi, "vmandmm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v32qi_v16qi, "vmandmm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v32qi_v8qi, "vmandmm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v32si_v16qi, "vmandmm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v4di_v16qi, "vmandmm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v4di_v8qi, "vmandmm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v4hi_v8qi, "vmandmm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v4si_v16qi, "vmandmm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v4si_v8qi, "vmandmm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v64hi_v16qi, "vmandmm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v64qi_v16qi, "vmandmm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v64qi_v8qi, "vmandmm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v8di_v16qi, "vmandmm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v8di_v8qi, "vmandmm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v8hi_v16qi, "vmandmm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v8hi_v8qi, "vmandmm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v8qi_v8qi, "vmandmm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandmm_v8si_v16qi, "vmandmm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandmm_v8si_v8qi, "vmandmm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v128qi_v16qi, "vmandnotmm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v16di_v16qi, "vmandnotmm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v16hi_v16qi, "vmandnotmm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v16hi_v8qi, "vmandnotmm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v16qi_v16qi, "vmandnotmm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v16qi_v8qi, "vmandnotmm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v16si_v16qi, "vmandnotmm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v16si_v8qi, "vmandnotmm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v1di_v8qi, "vmandnotmm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v2di_v16qi, "vmandnotmm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v2di_v8qi, "vmandnotmm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v2si_v8qi, "vmandnotmm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v32hi_v16qi, "vmandnotmm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v32hi_v8qi, "vmandnotmm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v32qi_v16qi, "vmandnotmm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v32qi_v8qi, "vmandnotmm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v32si_v16qi, "vmandnotmm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v4di_v16qi, "vmandnotmm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v4di_v8qi, "vmandnotmm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v4hi_v8qi, "vmandnotmm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v4si_v16qi, "vmandnotmm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v4si_v8qi, "vmandnotmm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v64hi_v16qi, "vmandnotmm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v64qi_v16qi, "vmandnotmm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v64qi_v8qi, "vmandnotmm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v8di_v16qi, "vmandnotmm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v8di_v8qi, "vmandnotmm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v8hi_v16qi, "vmandnotmm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v8hi_v8qi, "vmandnotmm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v8qi_v8qi, "vmandnotmm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmandnotmm_v8si_v16qi, "vmandnotmm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmandnotmm_v8si_v8qi, "vmandnotmm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v128qi, "vmaxuvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v16di, "vmaxuvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v16hi, "vmaxuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v16hi, "vmaxuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v16qi, "vmaxuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v16qi, "vmaxuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v16si, "vmaxuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v16si, "vmaxuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v1di, "vmaxuvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v2di, "vmaxuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v2di, "vmaxuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v2si, "vmaxuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v32hi, "vmaxuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v32hi, "vmaxuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v32qi, "vmaxuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v32qi, "vmaxuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v32si, "vmaxuvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v4di, "vmaxuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v4di, "vmaxuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v4hi, "vmaxuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v4si, "vmaxuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v4si, "vmaxuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v64hi, "vmaxuvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v64qi, "vmaxuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v64qi, "vmaxuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v8di, "vmaxuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v8di, "vmaxuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v8hi, "vmaxuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v8hi, "vmaxuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v8qi, "vmaxuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_mask_v8si, "vmaxuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_mask_v8si, "vmaxuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v128qi, "vmaxuvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v16di, "vmaxuvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v16hi, "vmaxuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v16hi, "vmaxuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v16qi, "vmaxuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v16qi, "vmaxuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v16si, "vmaxuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v16si, "vmaxuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v1di, "vmaxuvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v2di, "vmaxuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v2di, "vmaxuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v2si, "vmaxuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v32hi, "vmaxuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v32hi, "vmaxuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v32qi, "vmaxuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v32qi, "vmaxuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v32si, "vmaxuvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v4di, "vmaxuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v4di, "vmaxuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v4hi, "vmaxuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v4si, "vmaxuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v4si, "vmaxuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v64hi, "vmaxuvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v64qi, "vmaxuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v64qi, "vmaxuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v8di, "vmaxuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v8di, "vmaxuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v8hi, "vmaxuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v8hi, "vmaxuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v8qi, "vmaxuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvv_v8si, "vmaxuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vmaxuvv_v8si, "vmaxuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v128qi, "vmaxuvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v16di, "vmaxuvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v16hi, "vmaxuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v16hi, "vmaxuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v16qi, "vmaxuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v16qi, "vmaxuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v16si, "vmaxuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v16si, "vmaxuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v1di, "vmaxuvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v2di, "vmaxuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v2di, "vmaxuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v2si, "vmaxuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v32hi, "vmaxuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v32hi, "vmaxuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v32qi, "vmaxuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v32qi, "vmaxuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v32si, "vmaxuvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v4di, "vmaxuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v4di, "vmaxuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v4hi, "vmaxuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v4si, "vmaxuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v4si, "vmaxuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v64hi, "vmaxuvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v64qi, "vmaxuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v64qi, "vmaxuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v8di, "vmaxuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v8di, "vmaxuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v8hi, "vmaxuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v8hi, "vmaxuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v8qi, "vmaxuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_mask_v8si, "vmaxuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_mask_v8si, "vmaxuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v128qi, "vmaxuvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v16di, "vmaxuvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v16hi, "vmaxuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v16hi, "vmaxuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v16qi, "vmaxuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v16qi, "vmaxuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v16si, "vmaxuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v16si, "vmaxuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v1di, "vmaxuvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v2di, "vmaxuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v2di, "vmaxuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v2si, "vmaxuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v32hi, "vmaxuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v32hi, "vmaxuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v32qi, "vmaxuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v32qi, "vmaxuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v32si, "vmaxuvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v4di, "vmaxuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v4di, "vmaxuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v4hi, "vmaxuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v4si, "vmaxuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v4si, "vmaxuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v64hi, "vmaxuvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v64qi, "vmaxuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v64qi, "vmaxuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v8di, "vmaxuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v8di, "vmaxuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v8hi, "vmaxuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v8hi, "vmaxuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v8qi, "vmaxuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vmaxuvx_v8si, "vmaxuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vmaxuvx_v8si, "vmaxuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v128qi, "vmaxvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v16di, "vmaxvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v16hi, "vmaxvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v16hi, "vmaxvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v16qi, "vmaxvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v16qi, "vmaxvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v16si, "vmaxvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v16si, "vmaxvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v1di, "vmaxvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v2di, "vmaxvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v2di, "vmaxvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v2si, "vmaxvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v32hi, "vmaxvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v32hi, "vmaxvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v32qi, "vmaxvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v32qi, "vmaxvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v32si, "vmaxvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v4di, "vmaxvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v4di, "vmaxvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v4hi, "vmaxvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v4si, "vmaxvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v4si, "vmaxvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v64hi, "vmaxvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v64qi, "vmaxvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v64qi, "vmaxvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v8di, "vmaxvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v8di, "vmaxvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v8hi, "vmaxvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v8hi, "vmaxvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v8qi, "vmaxvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_mask_v8si, "vmaxvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_mask_v8si, "vmaxvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v128qi, "vmaxvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v16di, "vmaxvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v16hi, "vmaxvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v16hi, "vmaxvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v16qi, "vmaxvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v16qi, "vmaxvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v16si, "vmaxvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v16si, "vmaxvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v1di, "vmaxvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v2di, "vmaxvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v2di, "vmaxvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v2si, "vmaxvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v32hi, "vmaxvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v32hi, "vmaxvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v32qi, "vmaxvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v32qi, "vmaxvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v32si, "vmaxvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v4di, "vmaxvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v4di, "vmaxvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v4hi, "vmaxvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v4si, "vmaxvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v4si, "vmaxvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v64hi, "vmaxvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v64qi, "vmaxvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v64qi, "vmaxvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v8di, "vmaxvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v8di, "vmaxvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v8hi, "vmaxvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v8hi, "vmaxvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v8qi, "vmaxvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vmaxvv_v8si, "vmaxvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vmaxvv_v8si, "vmaxvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v128qi, "vmaxvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v16di, "vmaxvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v16hi, "vmaxvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v16hi, "vmaxvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v16qi, "vmaxvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v16qi, "vmaxvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v16si, "vmaxvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v16si, "vmaxvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v1di, "vmaxvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v2di, "vmaxvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v2di, "vmaxvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v2si, "vmaxvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v32hi, "vmaxvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v32hi, "vmaxvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v32qi, "vmaxvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v32qi, "vmaxvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v32si, "vmaxvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v4di, "vmaxvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v4di, "vmaxvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v4hi, "vmaxvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v4si, "vmaxvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v4si, "vmaxvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v64hi, "vmaxvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v64qi, "vmaxvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v64qi, "vmaxvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v8di, "vmaxvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v8di, "vmaxvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v8hi, "vmaxvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v8hi, "vmaxvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v8qi, "vmaxvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_mask_v8si, "vmaxvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_mask_v8si, "vmaxvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v128qi, "vmaxvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v16di, "vmaxvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v16hi, "vmaxvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v16hi, "vmaxvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v16qi, "vmaxvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v16qi, "vmaxvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v16si, "vmaxvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v16si, "vmaxvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v1di, "vmaxvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v2di, "vmaxvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v2di, "vmaxvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v2si, "vmaxvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v32hi, "vmaxvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v32hi, "vmaxvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v32qi, "vmaxvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v32qi, "vmaxvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v32si, "vmaxvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v4di, "vmaxvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v4di, "vmaxvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v4hi, "vmaxvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v4si, "vmaxvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v4si, "vmaxvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v64hi, "vmaxvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v64qi, "vmaxvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v64qi, "vmaxvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v8di, "vmaxvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v8di, "vmaxvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v8hi, "vmaxvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v8hi, "vmaxvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v8qi, "vmaxvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vmaxvx_v8si, "vmaxvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vmaxvx_v8si, "vmaxvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vmclrm_v128qi_v16qi, "vmclrm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v16di_v16qi, "vmclrm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v16hi_v16qi, "vmclrm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v16hi_v8qi, "vmclrm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v16qi_v16qi, "vmclrm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v16qi_v8qi, "vmclrm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v16si_v16qi, "vmclrm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v16si_v8qi, "vmclrm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v1di_v8qi, "vmclrm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v2di_v16qi, "vmclrm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v2di_v8qi, "vmclrm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v2si_v8qi, "vmclrm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v32hi_v16qi, "vmclrm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v32hi_v8qi, "vmclrm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v32qi_v16qi, "vmclrm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v32qi_v8qi, "vmclrm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v32si_v16qi, "vmclrm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v4di_v16qi, "vmclrm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v4di_v8qi, "vmclrm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v4hi_v8qi, "vmclrm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v4si_v16qi, "vmclrm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v4si_v8qi, "vmclrm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v64hi_v16qi, "vmclrm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v64qi_v16qi, "vmclrm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v64qi_v8qi, "vmclrm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v8di_v16qi, "vmclrm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v8di_v8qi, "vmclrm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v8hi_v16qi, "vmclrm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v8hi_v8qi, "vmclrm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v8qi_v8qi, "vmclrm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmclrm_v8si_v16qi, "vmclrm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmclrm_v8si_v8qi, "vmclrm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmcpym_v128qi_v16qi, "vmcpym_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v16di_v16qi, "vmcpym_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v16hi_v16qi, "vmcpym_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v16hi_v8qi, "vmcpym_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v16qi_v16qi, "vmcpym_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v16qi_v8qi, "vmcpym_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v16si_v16qi, "vmcpym_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v16si_v8qi, "vmcpym_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v1di_v8qi, "vmcpym_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v2di_v16qi, "vmcpym_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v2di_v8qi, "vmcpym_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v2si_v8qi, "vmcpym_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v32hi_v16qi, "vmcpym_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v32hi_v8qi, "vmcpym_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v32qi_v16qi, "vmcpym_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v32qi_v8qi, "vmcpym_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v32si_v16qi, "vmcpym_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v4di_v16qi, "vmcpym_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v4di_v8qi, "vmcpym_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v4hi_v8qi, "vmcpym_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v4si_v16qi, "vmcpym_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v4si_v8qi, "vmcpym_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v64hi_v16qi, "vmcpym_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v64qi_v16qi, "vmcpym_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v64qi_v8qi, "vmcpym_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v8di_v16qi, "vmcpym_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v8di_v8qi, "vmcpym_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v8hi_v16qi, "vmcpym_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v8hi_v8qi, "vmcpym_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v8qi_v8qi, "vmcpym_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmcpym_v8si_v16qi, "vmcpym_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmcpym_v8si_v8qi, "vmcpym_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmergevim_mask_v128qi, "vmergevim_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v16di, "vmergevim_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v16hi, "vmergevim_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v16hi, "vmergevim_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v16qi, "vmergevim_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v16qi, "vmergevim_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v16si, "vmergevim_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v16si, "vmergevim_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v1di, "vmergevim_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v2di, "vmergevim_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v2di, "vmergevim_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v2si, "vmergevim_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v32hi, "vmergevim_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v32hi, "vmergevim_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v32qi, "vmergevim_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v32qi, "vmergevim_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v32si, "vmergevim_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v4di, "vmergevim_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v4di, "vmergevim_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v4hi, "vmergevim_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v4si, "vmergevim_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v4si, "vmergevim_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v64hi, "vmergevim_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v64qi, "vmergevim_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v64qi, "vmergevim_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v8di, "vmergevim_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v8di, "vmergevim_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v8hi, "vmergevim_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v8hi, "vmergevim_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v8qi, "vmergevim_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevim_mask_v8si, "vmergevim_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevim_mask_v8si, "vmergevim_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v128qi, "vmergevvm_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v16di, "vmergevvm_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v16hi, "vmergevvm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v16hi, "vmergevvm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v16qi, "vmergevvm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v16qi, "vmergevvm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v16si, "vmergevvm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v16si, "vmergevvm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v1di, "vmergevvm_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v2di, "vmergevvm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v2di, "vmergevvm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v2si, "vmergevvm_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v32hi, "vmergevvm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v32hi, "vmergevvm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v32qi, "vmergevvm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v32qi, "vmergevvm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v32si, "vmergevvm_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v4di, "vmergevvm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v4di, "vmergevvm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v4hi, "vmergevvm_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v4si, "vmergevvm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v4si, "vmergevvm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v64hi, "vmergevvm_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v64qi, "vmergevvm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v64qi, "vmergevvm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v8di, "vmergevvm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v8di, "vmergevvm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v8hi, "vmergevvm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v8hi, "vmergevvm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v8qi, "vmergevvm_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevvm_mask_v8si, "vmergevvm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevvm_mask_v8si, "vmergevvm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v128qi, "vmergevxm_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v16di, "vmergevxm_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v16hi, "vmergevxm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v16hi, "vmergevxm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v16qi, "vmergevxm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v16qi, "vmergevxm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v16si, "vmergevxm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v16si, "vmergevxm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v1di, "vmergevxm_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v2di, "vmergevxm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v2di, "vmergevxm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v2si, "vmergevxm_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v32hi, "vmergevxm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v32hi, "vmergevxm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v32qi, "vmergevxm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v32qi, "vmergevxm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v32si, "vmergevxm_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v4di, "vmergevxm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v4di, "vmergevxm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v4hi, "vmergevxm_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v4si, "vmergevxm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v4si, "vmergevxm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v64hi, "vmergevxm_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v64qi, "vmergevxm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v64qi, "vmergevxm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v8di, "vmergevxm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v8di, "vmergevxm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v8hi, "vmergevxm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v8hi, "vmergevxm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v8qi, "vmergevxm_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmergevxm_mask_v8si, "vmergevxm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmergevxm_mask_v8si, "vmergevxm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmfeqvf_mask_v16df_v16qi, "vmfeqvf_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v16sf_v16qi, "vmfeqvf_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v16sf_v8qi, "vmfeqvf_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v1df_v8qi, "vmfeqvf_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v2df_v16qi, "vmfeqvf_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v2df_v8qi, "vmfeqvf_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v2sf_v8qi, "vmfeqvf_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v32sf_v16qi, "vmfeqvf_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v4df_v16qi, "vmfeqvf_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v4df_v8qi, "vmfeqvf_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v4sf_v16qi, "vmfeqvf_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v4sf_v8qi, "vmfeqvf_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v8df_v16qi, "vmfeqvf_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v8df_v8qi, "vmfeqvf_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v8sf_v16qi, "vmfeqvf_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_mask_v8sf_v8qi, "vmfeqvf_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_v16df_v16qi, "vmfeqvf_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_v16sf_v16qi, "vmfeqvf_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_v16sf_v8qi, "vmfeqvf_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_v1df_v8qi, "vmfeqvf_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_v2df_v16qi, "vmfeqvf_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_v2df_v8qi, "vmfeqvf_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_v2sf_v8qi, "vmfeqvf_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_v32sf_v16qi, "vmfeqvf_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_v4df_v16qi, "vmfeqvf_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_v4df_v8qi, "vmfeqvf_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_v4sf_v16qi, "vmfeqvf_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_v4sf_v8qi, "vmfeqvf_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_v8df_v16qi, "vmfeqvf_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_v8df_v8qi, "vmfeqvf_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvf_v8sf_v16qi, "vmfeqvf_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvf_v8sf_v8qi, "vmfeqvf_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v16df_v16qi, "vmfeqvv_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v16sf_v16qi, "vmfeqvv_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v16sf_v8qi, "vmfeqvv_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v1df_v8qi, "vmfeqvv_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v2df_v16qi, "vmfeqvv_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v2df_v8qi, "vmfeqvv_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v2sf_v8qi, "vmfeqvv_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v32sf_v16qi, "vmfeqvv_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v4df_v16qi, "vmfeqvv_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v4df_v8qi, "vmfeqvv_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v4sf_v16qi, "vmfeqvv_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v4sf_v8qi, "vmfeqvv_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v8df_v16qi, "vmfeqvv_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v8df_v8qi, "vmfeqvv_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v8sf_v16qi, "vmfeqvv_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_mask_v8sf_v8qi, "vmfeqvv_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_v16df_v16qi, "vmfeqvv_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_v16sf_v16qi, "vmfeqvv_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_v16sf_v8qi, "vmfeqvv_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_v1df_v8qi, "vmfeqvv_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_v2df_v16qi, "vmfeqvv_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_v2df_v8qi, "vmfeqvv_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_v2sf_v8qi, "vmfeqvv_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_v32sf_v16qi, "vmfeqvv_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_v4df_v16qi, "vmfeqvv_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_v4df_v8qi, "vmfeqvv_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_v4sf_v16qi, "vmfeqvv_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_v4sf_v8qi, "vmfeqvv_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_v8df_v16qi, "vmfeqvv_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_v8df_v8qi, "vmfeqvv_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfeqvv_v8sf_v16qi, "vmfeqvv_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfeqvv_v8sf_v8qi, "vmfeqvv_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v16df_v16qi, "vmfgevf_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v16sf_v16qi, "vmfgevf_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v16sf_v8qi, "vmfgevf_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v1df_v8qi, "vmfgevf_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v2df_v16qi, "vmfgevf_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v2df_v8qi, "vmfgevf_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v2sf_v8qi, "vmfgevf_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v32sf_v16qi, "vmfgevf_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v4df_v16qi, "vmfgevf_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v4df_v8qi, "vmfgevf_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v4sf_v16qi, "vmfgevf_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v4sf_v8qi, "vmfgevf_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v8df_v16qi, "vmfgevf_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v8df_v8qi, "vmfgevf_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v8sf_v16qi, "vmfgevf_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_mask_v8sf_v8qi, "vmfgevf_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_v16df_v16qi, "vmfgevf_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_v16sf_v16qi, "vmfgevf_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_v16sf_v8qi, "vmfgevf_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_v1df_v8qi, "vmfgevf_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_v2df_v16qi, "vmfgevf_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_v2df_v8qi, "vmfgevf_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_v2sf_v8qi, "vmfgevf_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_v32sf_v16qi, "vmfgevf_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_v4df_v16qi, "vmfgevf_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_v4df_v8qi, "vmfgevf_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_v4sf_v16qi, "vmfgevf_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_v4sf_v8qi, "vmfgevf_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_v8df_v16qi, "vmfgevf_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_v8df_v8qi, "vmfgevf_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevf_v8sf_v16qi, "vmfgevf_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevf_v8sf_v8qi, "vmfgevf_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v16df_v16qi, "vmfgevv_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v16sf_v16qi, "vmfgevv_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v16sf_v8qi, "vmfgevv_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v1df_v8qi, "vmfgevv_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v2df_v16qi, "vmfgevv_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v2df_v8qi, "vmfgevv_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v2sf_v8qi, "vmfgevv_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v32sf_v16qi, "vmfgevv_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v4df_v16qi, "vmfgevv_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v4df_v8qi, "vmfgevv_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v4sf_v16qi, "vmfgevv_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v4sf_v8qi, "vmfgevv_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v8df_v16qi, "vmfgevv_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v8df_v8qi, "vmfgevv_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v8sf_v16qi, "vmfgevv_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_mask_v8sf_v8qi, "vmfgevv_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_v16df_v16qi, "vmfgevv_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_v16sf_v16qi, "vmfgevv_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_v16sf_v8qi, "vmfgevv_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_v1df_v8qi, "vmfgevv_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_v2df_v16qi, "vmfgevv_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_v2df_v8qi, "vmfgevv_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_v2sf_v8qi, "vmfgevv_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_v32sf_v16qi, "vmfgevv_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_v4df_v16qi, "vmfgevv_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_v4df_v8qi, "vmfgevv_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_v4sf_v16qi, "vmfgevv_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_v4sf_v8qi, "vmfgevv_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_v8df_v16qi, "vmfgevv_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_v8df_v8qi, "vmfgevv_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgevv_v8sf_v16qi, "vmfgevv_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgevv_v8sf_v8qi, "vmfgevv_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v16df_v16qi, "vmfgtvf_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v16sf_v16qi, "vmfgtvf_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v16sf_v8qi, "vmfgtvf_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v1df_v8qi, "vmfgtvf_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v2df_v16qi, "vmfgtvf_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v2df_v8qi, "vmfgtvf_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v2sf_v8qi, "vmfgtvf_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v32sf_v16qi, "vmfgtvf_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v4df_v16qi, "vmfgtvf_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v4df_v8qi, "vmfgtvf_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v4sf_v16qi, "vmfgtvf_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v4sf_v8qi, "vmfgtvf_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v8df_v16qi, "vmfgtvf_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v8df_v8qi, "vmfgtvf_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v8sf_v16qi, "vmfgtvf_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_mask_v8sf_v8qi, "vmfgtvf_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_v16df_v16qi, "vmfgtvf_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_v16sf_v16qi, "vmfgtvf_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_v16sf_v8qi, "vmfgtvf_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_v1df_v8qi, "vmfgtvf_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_v2df_v16qi, "vmfgtvf_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_v2df_v8qi, "vmfgtvf_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_v2sf_v8qi, "vmfgtvf_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_v32sf_v16qi, "vmfgtvf_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_v4df_v16qi, "vmfgtvf_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_v4df_v8qi, "vmfgtvf_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_v4sf_v16qi, "vmfgtvf_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_v4sf_v8qi, "vmfgtvf_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_v8df_v16qi, "vmfgtvf_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_v8df_v8qi, "vmfgtvf_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvf_v8sf_v16qi, "vmfgtvf_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvf_v8sf_v8qi, "vmfgtvf_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v16df_v16qi, "vmfgtvv_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v16sf_v16qi, "vmfgtvv_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v16sf_v8qi, "vmfgtvv_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v1df_v8qi, "vmfgtvv_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v2df_v16qi, "vmfgtvv_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v2df_v8qi, "vmfgtvv_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v2sf_v8qi, "vmfgtvv_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v32sf_v16qi, "vmfgtvv_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v4df_v16qi, "vmfgtvv_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v4df_v8qi, "vmfgtvv_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v4sf_v16qi, "vmfgtvv_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v4sf_v8qi, "vmfgtvv_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v8df_v16qi, "vmfgtvv_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v8df_v8qi, "vmfgtvv_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v8sf_v16qi, "vmfgtvv_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_mask_v8sf_v8qi, "vmfgtvv_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_v16df_v16qi, "vmfgtvv_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_v16sf_v16qi, "vmfgtvv_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_v16sf_v8qi, "vmfgtvv_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_v1df_v8qi, "vmfgtvv_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_v2df_v16qi, "vmfgtvv_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_v2df_v8qi, "vmfgtvv_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_v2sf_v8qi, "vmfgtvv_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_v32sf_v16qi, "vmfgtvv_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_v4df_v16qi, "vmfgtvv_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_v4df_v8qi, "vmfgtvv_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_v4sf_v16qi, "vmfgtvv_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_v4sf_v8qi, "vmfgtvv_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_v8df_v16qi, "vmfgtvv_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_v8df_v8qi, "vmfgtvv_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfgtvv_v8sf_v16qi, "vmfgtvv_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfgtvv_v8sf_v8qi, "vmfgtvv_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfirstm_mask_v128qi, "vmfirstm_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v16di, "vmfirstm_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v16hi, "vmfirstm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v16hi, "vmfirstm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v16qi, "vmfirstm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v16qi, "vmfirstm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v16si, "vmfirstm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v16si, "vmfirstm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v1di, "vmfirstm_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v2di, "vmfirstm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v2di, "vmfirstm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v2si, "vmfirstm_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v32hi, "vmfirstm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v32hi, "vmfirstm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v32qi, "vmfirstm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v32qi, "vmfirstm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v32si, "vmfirstm_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v4di, "vmfirstm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v4di, "vmfirstm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v4hi, "vmfirstm_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v4si, "vmfirstm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v4si, "vmfirstm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v64hi, "vmfirstm_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v64qi, "vmfirstm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v64qi, "vmfirstm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v8di, "vmfirstm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v8di, "vmfirstm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v8hi, "vmfirstm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v8hi, "vmfirstm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v8qi, "vmfirstm_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_mask_v8si, "vmfirstm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_mask_v8si, "vmfirstm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v128qi, "vmfirstm_v128qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v16di, "vmfirstm_v16di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v16hi, "vmfirstm_v16hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v16hi, "vmfirstm_v16hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v16qi, "vmfirstm_v16qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v16qi, "vmfirstm_v16qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v16si, "vmfirstm_v16si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v16si, "vmfirstm_v16si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v1di, "vmfirstm_v1di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v2di, "vmfirstm_v2di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v2di, "vmfirstm_v2di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v2si, "vmfirstm_v2si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v32hi, "vmfirstm_v32hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v32hi, "vmfirstm_v32hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v32qi, "vmfirstm_v32qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v32qi, "vmfirstm_v32qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v32si, "vmfirstm_v32si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v4di, "vmfirstm_v4di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v4di, "vmfirstm_v4di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v4hi, "vmfirstm_v4hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v4si, "vmfirstm_v4si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v4si, "vmfirstm_v4si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v64hi, "vmfirstm_v64hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v64qi, "vmfirstm_v64qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v64qi, "vmfirstm_v64qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v8di, "vmfirstm_v8di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v8di, "vmfirstm_v8di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v8hi, "vmfirstm_v8hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v8hi, "vmfirstm_v8hi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v8qi, "vmfirstm_v8qi", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmfirstm_v8si, "vmfirstm_v8si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmfirstm_v8si, "vmfirstm_v8si", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmflevf_mask_v16df_v16qi, "vmflevf_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v16sf_v16qi, "vmflevf_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v16sf_v8qi, "vmflevf_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v1df_v8qi, "vmflevf_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v2df_v16qi, "vmflevf_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v2df_v8qi, "vmflevf_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v2sf_v8qi, "vmflevf_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v32sf_v16qi, "vmflevf_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v4df_v16qi, "vmflevf_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v4df_v8qi, "vmflevf_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v4sf_v16qi, "vmflevf_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v4sf_v8qi, "vmflevf_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v8df_v16qi, "vmflevf_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v8df_v8qi, "vmflevf_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v8sf_v16qi, "vmflevf_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_mask_v8sf_v8qi, "vmflevf_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_v16df_v16qi, "vmflevf_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_v16sf_v16qi, "vmflevf_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_v16sf_v8qi, "vmflevf_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_v1df_v8qi, "vmflevf_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_v2df_v16qi, "vmflevf_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_v2df_v8qi, "vmflevf_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_v2sf_v8qi, "vmflevf_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_v32sf_v16qi, "vmflevf_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_v4df_v16qi, "vmflevf_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_v4df_v8qi, "vmflevf_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_v4sf_v16qi, "vmflevf_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_v4sf_v8qi, "vmflevf_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_v8df_v16qi, "vmflevf_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_v8df_v8qi, "vmflevf_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevf_v8sf_v16qi, "vmflevf_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevf_v8sf_v8qi, "vmflevf_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v16df_v16qi, "vmflevv_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v16sf_v16qi, "vmflevv_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v16sf_v8qi, "vmflevv_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v1df_v8qi, "vmflevv_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v2df_v16qi, "vmflevv_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v2df_v8qi, "vmflevv_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v2sf_v8qi, "vmflevv_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v32sf_v16qi, "vmflevv_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v4df_v16qi, "vmflevv_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v4df_v8qi, "vmflevv_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v4sf_v16qi, "vmflevv_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v4sf_v8qi, "vmflevv_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v8df_v16qi, "vmflevv_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v8df_v8qi, "vmflevv_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v8sf_v16qi, "vmflevv_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_mask_v8sf_v8qi, "vmflevv_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_v16df_v16qi, "vmflevv_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_v16sf_v16qi, "vmflevv_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_v16sf_v8qi, "vmflevv_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_v1df_v8qi, "vmflevv_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_v2df_v16qi, "vmflevv_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_v2df_v8qi, "vmflevv_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_v2sf_v8qi, "vmflevv_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_v32sf_v16qi, "vmflevv_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_v4df_v16qi, "vmflevv_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_v4df_v8qi, "vmflevv_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_v4sf_v16qi, "vmflevv_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_v4sf_v8qi, "vmflevv_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_v8df_v16qi, "vmflevv_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_v8df_v8qi, "vmflevv_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmflevv_v8sf_v16qi, "vmflevv_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmflevv_v8sf_v8qi, "vmflevv_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v16df_v16qi, "vmfltvf_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v16sf_v16qi, "vmfltvf_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v16sf_v8qi, "vmfltvf_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v1df_v8qi, "vmfltvf_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v2df_v16qi, "vmfltvf_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v2df_v8qi, "vmfltvf_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v2sf_v8qi, "vmfltvf_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v32sf_v16qi, "vmfltvf_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v4df_v16qi, "vmfltvf_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v4df_v8qi, "vmfltvf_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v4sf_v16qi, "vmfltvf_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v4sf_v8qi, "vmfltvf_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v8df_v16qi, "vmfltvf_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v8df_v8qi, "vmfltvf_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v8sf_v16qi, "vmfltvf_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_mask_v8sf_v8qi, "vmfltvf_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_v16df_v16qi, "vmfltvf_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_v16sf_v16qi, "vmfltvf_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_v16sf_v8qi, "vmfltvf_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_v1df_v8qi, "vmfltvf_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_v2df_v16qi, "vmfltvf_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_v2df_v8qi, "vmfltvf_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_v2sf_v8qi, "vmfltvf_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_v32sf_v16qi, "vmfltvf_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_v4df_v16qi, "vmfltvf_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_v4df_v8qi, "vmfltvf_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_v4sf_v16qi, "vmfltvf_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_v4sf_v8qi, "vmfltvf_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_v8df_v16qi, "vmfltvf_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_v8df_v8qi, "vmfltvf_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvf_v8sf_v16qi, "vmfltvf_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvf_v8sf_v8qi, "vmfltvf_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v16df_v16qi, "vmfltvv_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v16sf_v16qi, "vmfltvv_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v16sf_v8qi, "vmfltvv_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v1df_v8qi, "vmfltvv_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v2df_v16qi, "vmfltvv_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v2df_v8qi, "vmfltvv_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v2sf_v8qi, "vmfltvv_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v32sf_v16qi, "vmfltvv_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v4df_v16qi, "vmfltvv_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v4df_v8qi, "vmfltvv_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v4sf_v16qi, "vmfltvv_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v4sf_v8qi, "vmfltvv_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v8df_v16qi, "vmfltvv_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v8df_v8qi, "vmfltvv_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v8sf_v16qi, "vmfltvv_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_mask_v8sf_v8qi, "vmfltvv_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_v16df_v16qi, "vmfltvv_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_v16sf_v16qi, "vmfltvv_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_v16sf_v8qi, "vmfltvv_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_v1df_v8qi, "vmfltvv_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_v2df_v16qi, "vmfltvv_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_v2df_v8qi, "vmfltvv_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_v2sf_v8qi, "vmfltvv_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_v32sf_v16qi, "vmfltvv_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_v4df_v16qi, "vmfltvv_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_v4df_v8qi, "vmfltvv_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_v4sf_v16qi, "vmfltvv_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_v4sf_v8qi, "vmfltvv_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_v8df_v16qi, "vmfltvv_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_v8df_v8qi, "vmfltvv_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfltvv_v8sf_v16qi, "vmfltvv_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfltvv_v8sf_v8qi, "vmfltvv_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v16df_v16qi, "vmfnevf_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v16sf_v16qi, "vmfnevf_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v16sf_v8qi, "vmfnevf_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v1df_v8qi, "vmfnevf_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v2df_v16qi, "vmfnevf_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v2df_v8qi, "vmfnevf_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v2sf_v8qi, "vmfnevf_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v32sf_v16qi, "vmfnevf_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v4df_v16qi, "vmfnevf_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v4df_v8qi, "vmfnevf_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v4sf_v16qi, "vmfnevf_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v4sf_v8qi, "vmfnevf_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v8df_v16qi, "vmfnevf_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v8df_v8qi, "vmfnevf_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v8sf_v16qi, "vmfnevf_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_mask_v8sf_v8qi, "vmfnevf_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_v16df_v16qi, "vmfnevf_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_v16sf_v16qi, "vmfnevf_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_v16sf_v8qi, "vmfnevf_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_v1df_v8qi, "vmfnevf_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_v2df_v16qi, "vmfnevf_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_v2df_v8qi, "vmfnevf_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_v2sf_v8qi, "vmfnevf_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_v32sf_v16qi, "vmfnevf_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_v4df_v16qi, "vmfnevf_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_v4df_v8qi, "vmfnevf_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_v4sf_v16qi, "vmfnevf_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_v4sf_v8qi, "vmfnevf_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_v8df_v16qi, "vmfnevf_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_v8df_v8qi, "vmfnevf_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevf_v8sf_v16qi, "vmfnevf_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevf_v8sf_v8qi, "vmfnevf_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v16df_v16qi, "vmfnevv_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v16sf_v16qi, "vmfnevv_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v16sf_v8qi, "vmfnevv_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v1df_v8qi, "vmfnevv_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v2df_v16qi, "vmfnevv_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v2df_v8qi, "vmfnevv_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v2sf_v8qi, "vmfnevv_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v32sf_v16qi, "vmfnevv_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v4df_v16qi, "vmfnevv_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v4df_v8qi, "vmfnevv_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v4sf_v16qi, "vmfnevv_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v4sf_v8qi, "vmfnevv_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v8df_v16qi, "vmfnevv_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v8df_v8qi, "vmfnevv_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v8sf_v16qi, "vmfnevv_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_mask_v8sf_v8qi, "vmfnevv_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_v16df_v16qi, "vmfnevv_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_v16sf_v16qi, "vmfnevv_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_v16sf_v8qi, "vmfnevv_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_v1df_v8qi, "vmfnevv_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_v2df_v16qi, "vmfnevv_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_v2df_v8qi, "vmfnevv_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_v2sf_v8qi, "vmfnevv_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_v32sf_v16qi, "vmfnevv_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_v4df_v16qi, "vmfnevv_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_v4df_v8qi, "vmfnevv_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_v4sf_v16qi, "vmfnevv_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_v4sf_v8qi, "vmfnevv_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_v8df_v16qi, "vmfnevv_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_v8df_v8qi, "vmfnevv_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfnevv_v8sf_v16qi, "vmfnevv_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfnevv_v8sf_v8qi, "vmfnevv_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v16df_v16qi, "vmfordvf_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v16sf_v16qi, "vmfordvf_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v16sf_v8qi, "vmfordvf_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v1df_v8qi, "vmfordvf_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v2df_v16qi, "vmfordvf_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v2df_v8qi, "vmfordvf_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v2sf_v8qi, "vmfordvf_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v32sf_v16qi, "vmfordvf_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v4df_v16qi, "vmfordvf_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v4df_v8qi, "vmfordvf_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v4sf_v16qi, "vmfordvf_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v4sf_v8qi, "vmfordvf_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v8df_v16qi, "vmfordvf_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v8df_v8qi, "vmfordvf_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v8sf_v16qi, "vmfordvf_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_mask_v8sf_v8qi, "vmfordvf_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_v16df_v16qi, "vmfordvf_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_v16sf_v16qi, "vmfordvf_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_v16sf_v8qi, "vmfordvf_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_v1df_v8qi, "vmfordvf_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_v2df_v16qi, "vmfordvf_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_v2df_v8qi, "vmfordvf_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_v2sf_v8qi, "vmfordvf_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_v32sf_v16qi, "vmfordvf_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_v4df_v16qi, "vmfordvf_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_v4df_v8qi, "vmfordvf_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_v4sf_v16qi, "vmfordvf_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_v4sf_v8qi, "vmfordvf_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_v8df_v16qi, "vmfordvf_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_v8df_v8qi, "vmfordvf_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvf_v8sf_v16qi, "vmfordvf_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvf_v8sf_v8qi, "vmfordvf_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v16df_v16qi, "vmfordvv_mask_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DF_V16DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v16sf_v16qi, "vmfordvv_mask_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SF_V16SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v16sf_v8qi, "vmfordvv_mask_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SF_V16SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v1df_v8qi, "vmfordvv_mask_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DF_V1DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v2df_v16qi, "vmfordvv_mask_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DF_V2DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v2df_v8qi, "vmfordvv_mask_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DF_V2DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v2sf_v8qi, "vmfordvv_mask_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SF_V2SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v32sf_v16qi, "vmfordvv_mask_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SF_V32SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v4df_v16qi, "vmfordvv_mask_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DF_V4DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v4df_v8qi, "vmfordvv_mask_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DF_V4DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v4sf_v16qi, "vmfordvv_mask_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SF_V4SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v4sf_v8qi, "vmfordvv_mask_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SF_V4SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v8df_v16qi, "vmfordvv_mask_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DF_V8DF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v8df_v8qi, "vmfordvv_mask_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DF_V8DF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v8sf_v16qi, "vmfordvv_mask_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SF_V8SF_UV16QI_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_mask_v8sf_v8qi, "vmfordvv_mask_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SF_V8SF_UV8QI_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_v16df_v16qi, "vmfordvv_v16df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DF_V16DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_v16sf_v16qi, "vmfordvv_v16sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SF_V16SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_v16sf_v8qi, "vmfordvv_v16sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SF_V16SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_v1df_v8qi, "vmfordvv_v1df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DF_V1DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_v2df_v16qi, "vmfordvv_v2df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DF_V2DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_v2df_v8qi, "vmfordvv_v2df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DF_V2DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_v2sf_v8qi, "vmfordvv_v2sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SF_V2SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_v32sf_v16qi, "vmfordvv_v32sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SF_V32SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_v4df_v16qi, "vmfordvv_v4df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DF_V4DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_v4df_v8qi, "vmfordvv_v4df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DF_V4DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_v4sf_v16qi, "vmfordvv_v4sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SF_V4SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_v4sf_v8qi, "vmfordvv_v4sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SF_V4SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_v8df_v16qi, "vmfordvv_v8df_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DF_V8DF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_v8df_v8qi, "vmfordvv_v8df_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DF_V8DF_USI, vector64_hardfloat),
RISCV_BUILTIN (vmfordvv_v8sf_v16qi, "vmfordvv_v8sf_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SF_V8SF_USI, vector128_hardfloat),
RISCV_BUILTIN (vmfordvv_v8sf_v8qi, "vmfordvv_v8sf_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SF_V8SF_USI, vector64_hardfloat),
RISCV_BUILTIN (vminuvv_mask_v128qi, "vminuvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v16di, "vminuvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v16hi, "vminuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v16hi, "vminuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v16qi, "vminuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v16qi, "vminuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v16si, "vminuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v16si, "vminuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v1di, "vminuvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v2di, "vminuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v2di, "vminuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v2si, "vminuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v32hi, "vminuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v32hi, "vminuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v32qi, "vminuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v32qi, "vminuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v32si, "vminuvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v4di, "vminuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v4di, "vminuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v4hi, "vminuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v4si, "vminuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v4si, "vminuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v64hi, "vminuvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v64qi, "vminuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v64qi, "vminuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v8di, "vminuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v8di, "vminuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v8hi, "vminuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v8hi, "vminuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v8qi, "vminuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_mask_v8si, "vminuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_mask_v8si, "vminuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_v128qi, "vminuvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vminuvv_v16di, "vminuvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vminuvv_v16hi, "vminuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vminuvv_v16hi, "vminuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vminuvv_v16qi, "vminuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvv_v16qi, "vminuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vminuvv_v16si, "vminuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vminuvv_v16si, "vminuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vminuvv_v1di, "vminuvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vminuvv_v2di, "vminuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vminuvv_v2di, "vminuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vminuvv_v2si, "vminuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vminuvv_v32hi, "vminuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vminuvv_v32hi, "vminuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vminuvv_v32qi, "vminuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vminuvv_v32qi, "vminuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vminuvv_v32si, "vminuvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vminuvv_v4di, "vminuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vminuvv_v4di, "vminuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vminuvv_v4hi, "vminuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vminuvv_v4si, "vminuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vminuvv_v4si, "vminuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vminuvv_v64hi, "vminuvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vminuvv_v64qi, "vminuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vminuvv_v64qi, "vminuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vminuvv_v8di, "vminuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vminuvv_v8di, "vminuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vminuvv_v8hi, "vminuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vminuvv_v8hi, "vminuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vminuvv_v8qi, "vminuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvv_v8si, "vminuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vminuvv_v8si, "vminuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v128qi, "vminuvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v16di, "vminuvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v16hi, "vminuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v16hi, "vminuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v16qi, "vminuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v16qi, "vminuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v16si, "vminuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v16si, "vminuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v1di, "vminuvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v2di, "vminuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v2di, "vminuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v2si, "vminuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v32hi, "vminuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v32hi, "vminuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v32qi, "vminuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v32qi, "vminuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v32si, "vminuvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v4di, "vminuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v4di, "vminuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v4hi, "vminuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v4si, "vminuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v4si, "vminuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v64hi, "vminuvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v64qi, "vminuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v64qi, "vminuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v8di, "vminuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v8di, "vminuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v8hi, "vminuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v8hi, "vminuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v8qi, "vminuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_mask_v8si, "vminuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminuvx_mask_v8si, "vminuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminuvx_v128qi, "vminuvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vminuvx_v16di, "vminuvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vminuvx_v16hi, "vminuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vminuvx_v16hi, "vminuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vminuvx_v16qi, "vminuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vminuvx_v16qi, "vminuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vminuvx_v16si, "vminuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vminuvx_v16si, "vminuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vminuvx_v1di, "vminuvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vminuvx_v2di, "vminuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vminuvx_v2di, "vminuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vminuvx_v2si, "vminuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vminuvx_v32hi, "vminuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vminuvx_v32hi, "vminuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vminuvx_v32qi, "vminuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vminuvx_v32qi, "vminuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vminuvx_v32si, "vminuvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vminuvx_v4di, "vminuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vminuvx_v4di, "vminuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vminuvx_v4hi, "vminuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vminuvx_v4si, "vminuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vminuvx_v4si, "vminuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vminuvx_v64hi, "vminuvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vminuvx_v64qi, "vminuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vminuvx_v64qi, "vminuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vminuvx_v8di, "vminuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vminuvx_v8di, "vminuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vminuvx_v8hi, "vminuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vminuvx_v8hi, "vminuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vminuvx_v8qi, "vminuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vminuvx_v8si, "vminuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vminuvx_v8si, "vminuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v128qi, "vminvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v16di, "vminvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v16hi, "vminvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v16hi, "vminvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v16qi, "vminvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v16qi, "vminvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v16si, "vminvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v16si, "vminvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v1di, "vminvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v2di, "vminvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v2di, "vminvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v2si, "vminvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v32hi, "vminvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v32hi, "vminvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v32qi, "vminvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v32qi, "vminvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v32si, "vminvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v4di, "vminvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v4di, "vminvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v4hi, "vminvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v4si, "vminvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v4si, "vminvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v64hi, "vminvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v64qi, "vminvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v64qi, "vminvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v8di, "vminvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v8di, "vminvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v8hi, "vminvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v8hi, "vminvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v8qi, "vminvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_mask_v8si, "vminvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvv_mask_v8si, "vminvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvv_v128qi, "vminvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vminvv_v16di, "vminvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vminvv_v16hi, "vminvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vminvv_v16hi, "vminvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vminvv_v16qi, "vminvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vminvv_v16qi, "vminvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vminvv_v16si, "vminvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vminvv_v16si, "vminvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vminvv_v1di, "vminvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vminvv_v2di, "vminvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vminvv_v2di, "vminvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vminvv_v2si, "vminvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vminvv_v32hi, "vminvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vminvv_v32hi, "vminvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vminvv_v32qi, "vminvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vminvv_v32qi, "vminvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vminvv_v32si, "vminvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vminvv_v4di, "vminvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vminvv_v4di, "vminvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vminvv_v4hi, "vminvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vminvv_v4si, "vminvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vminvv_v4si, "vminvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vminvv_v64hi, "vminvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vminvv_v64qi, "vminvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vminvv_v64qi, "vminvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vminvv_v8di, "vminvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vminvv_v8di, "vminvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vminvv_v8hi, "vminvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vminvv_v8hi, "vminvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vminvv_v8qi, "vminvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vminvv_v8si, "vminvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vminvv_v8si, "vminvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v128qi, "vminvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v16di, "vminvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v16hi, "vminvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v16hi, "vminvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v16qi, "vminvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v16qi, "vminvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v16si, "vminvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v16si, "vminvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v1di, "vminvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v2di, "vminvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v2di, "vminvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v2si, "vminvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v32hi, "vminvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v32hi, "vminvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v32qi, "vminvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v32qi, "vminvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v32si, "vminvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v4di, "vminvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v4di, "vminvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v4hi, "vminvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v4si, "vminvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v4si, "vminvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v64hi, "vminvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v64qi, "vminvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v64qi, "vminvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v8di, "vminvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v8di, "vminvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v8hi, "vminvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v8hi, "vminvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v8qi, "vminvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_mask_v8si, "vminvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vminvx_mask_v8si, "vminvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vminvx_v128qi, "vminvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vminvx_v16di, "vminvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vminvx_v16hi, "vminvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vminvx_v16hi, "vminvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vminvx_v16qi, "vminvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vminvx_v16qi, "vminvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vminvx_v16si, "vminvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vminvx_v16si, "vminvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vminvx_v1di, "vminvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vminvx_v2di, "vminvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vminvx_v2di, "vminvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vminvx_v2si, "vminvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vminvx_v32hi, "vminvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vminvx_v32hi, "vminvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vminvx_v32qi, "vminvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vminvx_v32qi, "vminvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vminvx_v32si, "vminvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vminvx_v4di, "vminvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vminvx_v4di, "vminvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vminvx_v4hi, "vminvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vminvx_v4si, "vminvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vminvx_v4si, "vminvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vminvx_v64hi, "vminvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vminvx_v64qi, "vminvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vminvx_v64qi, "vminvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vminvx_v8di, "vminvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vminvx_v8di, "vminvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vminvx_v8hi, "vminvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vminvx_v8hi, "vminvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vminvx_v8qi, "vminvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vminvx_v8si, "vminvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vminvx_v8si, "vminvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v128qi_v16qi, "vmnandmm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v16di_v16qi, "vmnandmm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v16hi_v16qi, "vmnandmm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v16hi_v8qi, "vmnandmm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v16qi_v16qi, "vmnandmm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v16qi_v8qi, "vmnandmm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v16si_v16qi, "vmnandmm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v16si_v8qi, "vmnandmm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v1di_v8qi, "vmnandmm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v2di_v16qi, "vmnandmm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v2di_v8qi, "vmnandmm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v2si_v8qi, "vmnandmm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v32hi_v16qi, "vmnandmm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v32hi_v8qi, "vmnandmm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v32qi_v16qi, "vmnandmm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v32qi_v8qi, "vmnandmm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v32si_v16qi, "vmnandmm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v4di_v16qi, "vmnandmm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v4di_v8qi, "vmnandmm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v4hi_v8qi, "vmnandmm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v4si_v16qi, "vmnandmm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v4si_v8qi, "vmnandmm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v64hi_v16qi, "vmnandmm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v64qi_v16qi, "vmnandmm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v64qi_v8qi, "vmnandmm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v8di_v16qi, "vmnandmm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v8di_v8qi, "vmnandmm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v8hi_v16qi, "vmnandmm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v8hi_v8qi, "vmnandmm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v8qi_v8qi, "vmnandmm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnandmm_v8si_v16qi, "vmnandmm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnandmm_v8si_v8qi, "vmnandmm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v128qi_v16qi, "vmnormm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v16di_v16qi, "vmnormm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v16hi_v16qi, "vmnormm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v16hi_v8qi, "vmnormm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v16qi_v16qi, "vmnormm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v16qi_v8qi, "vmnormm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v16si_v16qi, "vmnormm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v16si_v8qi, "vmnormm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v1di_v8qi, "vmnormm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v2di_v16qi, "vmnormm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v2di_v8qi, "vmnormm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v2si_v8qi, "vmnormm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v32hi_v16qi, "vmnormm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v32hi_v8qi, "vmnormm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v32qi_v16qi, "vmnormm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v32qi_v8qi, "vmnormm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v32si_v16qi, "vmnormm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v4di_v16qi, "vmnormm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v4di_v8qi, "vmnormm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v4hi_v8qi, "vmnormm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v4si_v16qi, "vmnormm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v4si_v8qi, "vmnormm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v64hi_v16qi, "vmnormm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v64qi_v16qi, "vmnormm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v64qi_v8qi, "vmnormm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v8di_v16qi, "vmnormm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v8di_v8qi, "vmnormm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v8hi_v16qi, "vmnormm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v8hi_v8qi, "vmnormm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v8qi_v8qi, "vmnormm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnormm_v8si_v16qi, "vmnormm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnormm_v8si_v8qi, "vmnormm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v128qi_v16qi, "vmnotm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v16di_v16qi, "vmnotm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v16hi_v16qi, "vmnotm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v16hi_v8qi, "vmnotm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v16qi_v16qi, "vmnotm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v16qi_v8qi, "vmnotm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v16si_v16qi, "vmnotm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v16si_v8qi, "vmnotm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v1di_v8qi, "vmnotm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v2di_v16qi, "vmnotm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v2di_v8qi, "vmnotm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v2si_v8qi, "vmnotm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v32hi_v16qi, "vmnotm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v32hi_v8qi, "vmnotm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v32qi_v16qi, "vmnotm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v32qi_v8qi, "vmnotm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v32si_v16qi, "vmnotm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v4di_v16qi, "vmnotm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v4di_v8qi, "vmnotm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v4hi_v8qi, "vmnotm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v4si_v16qi, "vmnotm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v4si_v8qi, "vmnotm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v64hi_v16qi, "vmnotm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v64qi_v16qi, "vmnotm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v64qi_v8qi, "vmnotm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v8di_v16qi, "vmnotm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v8di_v8qi, "vmnotm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v8hi_v16qi, "vmnotm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v8hi_v8qi, "vmnotm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v8qi_v8qi, "vmnotm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmnotm_v8si_v16qi, "vmnotm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmnotm_v8si_v8qi, "vmnotm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v128qi_v16qi, "vmormm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v16di_v16qi, "vmormm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v16hi_v16qi, "vmormm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v16hi_v8qi, "vmormm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v16qi_v16qi, "vmormm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v16qi_v8qi, "vmormm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v16si_v16qi, "vmormm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v16si_v8qi, "vmormm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v1di_v8qi, "vmormm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v2di_v16qi, "vmormm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v2di_v8qi, "vmormm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v2si_v8qi, "vmormm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v32hi_v16qi, "vmormm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v32hi_v8qi, "vmormm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v32qi_v16qi, "vmormm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v32qi_v8qi, "vmormm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v32si_v16qi, "vmormm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v4di_v16qi, "vmormm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v4di_v8qi, "vmormm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v4hi_v8qi, "vmormm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v4si_v16qi, "vmormm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v4si_v8qi, "vmormm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v64hi_v16qi, "vmormm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v64qi_v16qi, "vmormm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v64qi_v8qi, "vmormm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v8di_v16qi, "vmormm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v8di_v8qi, "vmormm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v8hi_v16qi, "vmormm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v8hi_v8qi, "vmormm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v8qi_v8qi, "vmormm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmormm_v8si_v16qi, "vmormm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmormm_v8si_v8qi, "vmormm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v128qi_v16qi, "vmornotmm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v16di_v16qi, "vmornotmm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v16hi_v16qi, "vmornotmm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v16hi_v8qi, "vmornotmm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v16qi_v16qi, "vmornotmm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v16qi_v8qi, "vmornotmm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v16si_v16qi, "vmornotmm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v16si_v8qi, "vmornotmm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v1di_v8qi, "vmornotmm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v2di_v16qi, "vmornotmm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v2di_v8qi, "vmornotmm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v2si_v8qi, "vmornotmm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v32hi_v16qi, "vmornotmm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v32hi_v8qi, "vmornotmm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v32qi_v16qi, "vmornotmm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v32qi_v8qi, "vmornotmm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v32si_v16qi, "vmornotmm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v4di_v16qi, "vmornotmm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v4di_v8qi, "vmornotmm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v4hi_v8qi, "vmornotmm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v4si_v16qi, "vmornotmm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v4si_v8qi, "vmornotmm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v64hi_v16qi, "vmornotmm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v64qi_v16qi, "vmornotmm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v64qi_v8qi, "vmornotmm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v8di_v16qi, "vmornotmm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v8di_v8qi, "vmornotmm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v8hi_v16qi, "vmornotmm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v8hi_v8qi, "vmornotmm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v8qi_v8qi, "vmornotmm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmornotmm_v8si_v16qi, "vmornotmm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmornotmm_v8si_v8qi, "vmornotmm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v128qi, "vmpopcm_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v16di, "vmpopcm_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v16hi, "vmpopcm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v16hi, "vmpopcm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v16qi, "vmpopcm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v16qi, "vmpopcm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v16si, "vmpopcm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v16si, "vmpopcm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v1di, "vmpopcm_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v2di, "vmpopcm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v2di, "vmpopcm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v2si, "vmpopcm_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v32hi, "vmpopcm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v32hi, "vmpopcm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v32qi, "vmpopcm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v32qi, "vmpopcm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v32si, "vmpopcm_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v4di, "vmpopcm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v4di, "vmpopcm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v4hi, "vmpopcm_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v4si, "vmpopcm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v4si, "vmpopcm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v64hi, "vmpopcm_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v64qi, "vmpopcm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v64qi, "vmpopcm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v8di, "vmpopcm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v8di, "vmpopcm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v8hi, "vmpopcm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v8hi, "vmpopcm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v8qi, "vmpopcm_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_mask_v8si, "vmpopcm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_mask_v8si, "vmpopcm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v128qi, "vmpopcm_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v16di, "vmpopcm_v16di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v16hi, "vmpopcm_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v16hi, "vmpopcm_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v16qi, "vmpopcm_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v16qi, "vmpopcm_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v16si, "vmpopcm_v16si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v16si, "vmpopcm_v16si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v1di, "vmpopcm_v1di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v2di, "vmpopcm_v2di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v2di, "vmpopcm_v2di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v2si, "vmpopcm_v2si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v32hi, "vmpopcm_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v32hi, "vmpopcm_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v32qi, "vmpopcm_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v32qi, "vmpopcm_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v32si, "vmpopcm_v32si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v4di, "vmpopcm_v4di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v4di, "vmpopcm_v4di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v4hi, "vmpopcm_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v4si, "vmpopcm_v4si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v4si, "vmpopcm_v4si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v64hi, "vmpopcm_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v64qi, "vmpopcm_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v64qi, "vmpopcm_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v8di, "vmpopcm_v8di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v8di, "vmpopcm_v8di", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v8hi, "vmpopcm_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v8hi, "vmpopcm_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v8qi, "vmpopcm_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmpopcm_v8si, "vmpopcm_v8si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmpopcm_v8si, "vmpopcm_v8si", RISCV_BUILTIN_DIRECT, RISCV_UDI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v128qi_v16qi, "vmsbcvvm_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v16di_v16qi, "vmsbcvvm_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v16hi_v16qi, "vmsbcvvm_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v16hi_v8qi, "vmsbcvvm_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v16qi_v16qi, "vmsbcvvm_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v16qi_v8qi, "vmsbcvvm_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v16si_v16qi, "vmsbcvvm_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v16si_v8qi, "vmsbcvvm_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v1di_v8qi, "vmsbcvvm_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v2di_v16qi, "vmsbcvvm_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v2di_v8qi, "vmsbcvvm_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v2si_v8qi, "vmsbcvvm_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v32hi_v16qi, "vmsbcvvm_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v32hi_v8qi, "vmsbcvvm_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v32qi_v16qi, "vmsbcvvm_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v32qi_v8qi, "vmsbcvvm_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v32si_v16qi, "vmsbcvvm_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v4di_v16qi, "vmsbcvvm_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v4di_v8qi, "vmsbcvvm_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v4hi_v8qi, "vmsbcvvm_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v4si_v16qi, "vmsbcvvm_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v4si_v8qi, "vmsbcvvm_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v64hi_v16qi, "vmsbcvvm_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v64qi_v16qi, "vmsbcvvm_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v64qi_v8qi, "vmsbcvvm_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v8di_v16qi, "vmsbcvvm_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v8di_v8qi, "vmsbcvvm_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v8hi_v16qi, "vmsbcvvm_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v8hi_v8qi, "vmsbcvvm_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v8qi_v8qi, "vmsbcvvm_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvvm_mask_v8si_v16qi, "vmsbcvvm_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvvm_mask_v8si_v8qi, "vmsbcvvm_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v128qi_v16qi, "vmsbcvxm_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v16di_v16qi, "vmsbcvxm_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v16hi_v16qi, "vmsbcvxm_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v16hi_v8qi, "vmsbcvxm_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v16qi_v16qi, "vmsbcvxm_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v16qi_v8qi, "vmsbcvxm_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v16si_v16qi, "vmsbcvxm_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v16si_v8qi, "vmsbcvxm_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v1di_v8qi, "vmsbcvxm_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v2di_v16qi, "vmsbcvxm_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v2di_v8qi, "vmsbcvxm_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v2si_v8qi, "vmsbcvxm_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v32hi_v16qi, "vmsbcvxm_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v32hi_v8qi, "vmsbcvxm_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v32qi_v16qi, "vmsbcvxm_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v32qi_v8qi, "vmsbcvxm_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v32si_v16qi, "vmsbcvxm_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v4di_v16qi, "vmsbcvxm_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v4di_v8qi, "vmsbcvxm_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v4hi_v8qi, "vmsbcvxm_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v4si_v16qi, "vmsbcvxm_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v4si_v8qi, "vmsbcvxm_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v64hi_v16qi, "vmsbcvxm_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v64qi_v16qi, "vmsbcvxm_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v64qi_v8qi, "vmsbcvxm_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v8di_v16qi, "vmsbcvxm_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v8di_v8qi, "vmsbcvxm_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v8hi_v16qi, "vmsbcvxm_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v8hi_v8qi, "vmsbcvxm_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v8qi_v8qi, "vmsbcvxm_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbcvxm_mask_v8si_v16qi, "vmsbcvxm_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsbcvxm_mask_v8si_v8qi, "vmsbcvxm_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v128qi_v16qi, "vmsbfm_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v16di_v16qi, "vmsbfm_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v16hi_v16qi, "vmsbfm_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v16hi_v8qi, "vmsbfm_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v16qi_v16qi, "vmsbfm_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v16qi_v8qi, "vmsbfm_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v16si_v16qi, "vmsbfm_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v16si_v8qi, "vmsbfm_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v1di_v8qi, "vmsbfm_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v2di_v16qi, "vmsbfm_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v2di_v8qi, "vmsbfm_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v2si_v8qi, "vmsbfm_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v32hi_v16qi, "vmsbfm_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v32hi_v8qi, "vmsbfm_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v32qi_v16qi, "vmsbfm_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v32qi_v8qi, "vmsbfm_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v32si_v16qi, "vmsbfm_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v4di_v16qi, "vmsbfm_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v4di_v8qi, "vmsbfm_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v4hi_v8qi, "vmsbfm_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v4si_v16qi, "vmsbfm_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v4si_v8qi, "vmsbfm_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v64hi_v16qi, "vmsbfm_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v64qi_v16qi, "vmsbfm_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v64qi_v8qi, "vmsbfm_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v8di_v16qi, "vmsbfm_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v8di_v8qi, "vmsbfm_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v8hi_v16qi, "vmsbfm_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v8hi_v8qi, "vmsbfm_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v8qi_v8qi, "vmsbfm_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_mask_v8si_v16qi, "vmsbfm_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_mask_v8si_v8qi, "vmsbfm_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v128qi_v16qi, "vmsbfm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v16di_v16qi, "vmsbfm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v16hi_v16qi, "vmsbfm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v16hi_v8qi, "vmsbfm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v16qi_v16qi, "vmsbfm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v16qi_v8qi, "vmsbfm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v16si_v16qi, "vmsbfm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v16si_v8qi, "vmsbfm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v1di_v8qi, "vmsbfm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v2di_v16qi, "vmsbfm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v2di_v8qi, "vmsbfm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v2si_v8qi, "vmsbfm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v32hi_v16qi, "vmsbfm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v32hi_v8qi, "vmsbfm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v32qi_v16qi, "vmsbfm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v32qi_v8qi, "vmsbfm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v32si_v16qi, "vmsbfm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v4di_v16qi, "vmsbfm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v4di_v8qi, "vmsbfm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v4hi_v8qi, "vmsbfm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v4si_v16qi, "vmsbfm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v4si_v8qi, "vmsbfm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v64hi_v16qi, "vmsbfm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v64qi_v16qi, "vmsbfm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v64qi_v8qi, "vmsbfm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v8di_v16qi, "vmsbfm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v8di_v8qi, "vmsbfm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v8hi_v16qi, "vmsbfm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v8hi_v8qi, "vmsbfm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v8qi_v8qi, "vmsbfm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsbfm_v8si_v16qi, "vmsbfm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsbfm_v8si_v8qi, "vmsbfm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v128qi_v16qi, "vmseqvi_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v16di_v16qi, "vmseqvi_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v16hi_v16qi, "vmseqvi_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v16hi_v8qi, "vmseqvi_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v16qi_v16qi, "vmseqvi_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v16qi_v8qi, "vmseqvi_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v16si_v16qi, "vmseqvi_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v16si_v8qi, "vmseqvi_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v1di_v8qi, "vmseqvi_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v2di_v16qi, "vmseqvi_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v2di_v8qi, "vmseqvi_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v2si_v8qi, "vmseqvi_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v32hi_v16qi, "vmseqvi_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v32hi_v8qi, "vmseqvi_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v32qi_v16qi, "vmseqvi_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v32qi_v8qi, "vmseqvi_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v32si_v16qi, "vmseqvi_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v4di_v16qi, "vmseqvi_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v4di_v8qi, "vmseqvi_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v4hi_v8qi, "vmseqvi_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v4si_v16qi, "vmseqvi_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v4si_v8qi, "vmseqvi_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v64hi_v16qi, "vmseqvi_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v64qi_v16qi, "vmseqvi_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v64qi_v8qi, "vmseqvi_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v8di_v16qi, "vmseqvi_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v8di_v8qi, "vmseqvi_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v8hi_v16qi, "vmseqvi_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v8hi_v8qi, "vmseqvi_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v8qi_v8qi, "vmseqvi_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_mask_v8si_v16qi, "vmseqvi_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_mask_v8si_v8qi, "vmseqvi_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v128qi_v16qi, "vmseqvi_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v16di_v16qi, "vmseqvi_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v16hi_v16qi, "vmseqvi_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v16hi_v8qi, "vmseqvi_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v16qi_v16qi, "vmseqvi_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v16qi_v8qi, "vmseqvi_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v16si_v16qi, "vmseqvi_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v16si_v8qi, "vmseqvi_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v1di_v8qi, "vmseqvi_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v2di_v16qi, "vmseqvi_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v2di_v8qi, "vmseqvi_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v2si_v8qi, "vmseqvi_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v32hi_v16qi, "vmseqvi_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v32hi_v8qi, "vmseqvi_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v32qi_v16qi, "vmseqvi_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v32qi_v8qi, "vmseqvi_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v32si_v16qi, "vmseqvi_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v4di_v16qi, "vmseqvi_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v4di_v8qi, "vmseqvi_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v4hi_v8qi, "vmseqvi_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v4si_v16qi, "vmseqvi_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v4si_v8qi, "vmseqvi_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v64hi_v16qi, "vmseqvi_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v64qi_v16qi, "vmseqvi_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v64qi_v8qi, "vmseqvi_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v8di_v16qi, "vmseqvi_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v8di_v8qi, "vmseqvi_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v8hi_v16qi, "vmseqvi_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v8hi_v8qi, "vmseqvi_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v8qi_v8qi, "vmseqvi_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vmseqvi_v8si_v16qi, "vmseqvi_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vmseqvi_v8si_v8qi, "vmseqvi_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v128qi_v16qi, "vmseqvv_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v16di_v16qi, "vmseqvv_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v16hi_v16qi, "vmseqvv_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v16hi_v8qi, "vmseqvv_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v16qi_v16qi, "vmseqvv_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v16qi_v8qi, "vmseqvv_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v16si_v16qi, "vmseqvv_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v16si_v8qi, "vmseqvv_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v1di_v8qi, "vmseqvv_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v2di_v16qi, "vmseqvv_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v2di_v8qi, "vmseqvv_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v2si_v8qi, "vmseqvv_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v32hi_v16qi, "vmseqvv_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v32hi_v8qi, "vmseqvv_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v32qi_v16qi, "vmseqvv_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v32qi_v8qi, "vmseqvv_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v32si_v16qi, "vmseqvv_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v4di_v16qi, "vmseqvv_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v4di_v8qi, "vmseqvv_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v4hi_v8qi, "vmseqvv_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v4si_v16qi, "vmseqvv_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v4si_v8qi, "vmseqvv_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v64hi_v16qi, "vmseqvv_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v64qi_v16qi, "vmseqvv_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v64qi_v8qi, "vmseqvv_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v8di_v16qi, "vmseqvv_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v8di_v8qi, "vmseqvv_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v8hi_v16qi, "vmseqvv_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v8hi_v8qi, "vmseqvv_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v8qi_v8qi, "vmseqvv_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_mask_v8si_v16qi, "vmseqvv_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_mask_v8si_v8qi, "vmseqvv_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v128qi_v16qi, "vmseqvv_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v16di_v16qi, "vmseqvv_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v16hi_v16qi, "vmseqvv_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v16hi_v8qi, "vmseqvv_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v16qi_v16qi, "vmseqvv_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v16qi_v8qi, "vmseqvv_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v16si_v16qi, "vmseqvv_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v16si_v8qi, "vmseqvv_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v1di_v8qi, "vmseqvv_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v2di_v16qi, "vmseqvv_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v2di_v8qi, "vmseqvv_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v2si_v8qi, "vmseqvv_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v32hi_v16qi, "vmseqvv_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v32hi_v8qi, "vmseqvv_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v32qi_v16qi, "vmseqvv_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v32qi_v8qi, "vmseqvv_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v32si_v16qi, "vmseqvv_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v4di_v16qi, "vmseqvv_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v4di_v8qi, "vmseqvv_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v4hi_v8qi, "vmseqvv_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v4si_v16qi, "vmseqvv_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v4si_v8qi, "vmseqvv_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v64hi_v16qi, "vmseqvv_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v64qi_v16qi, "vmseqvv_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v64qi_v8qi, "vmseqvv_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v8di_v16qi, "vmseqvv_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v8di_v8qi, "vmseqvv_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v8hi_v16qi, "vmseqvv_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v8hi_v8qi, "vmseqvv_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v8qi_v8qi, "vmseqvv_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vmseqvv_v8si_v16qi, "vmseqvv_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vmseqvv_v8si_v8qi, "vmseqvv_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v128qi_v16qi, "vmseqvx_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v16di_v16qi, "vmseqvx_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v16hi_v16qi, "vmseqvx_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v16hi_v8qi, "vmseqvx_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v16qi_v16qi, "vmseqvx_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v16qi_v8qi, "vmseqvx_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v16si_v16qi, "vmseqvx_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v16si_v8qi, "vmseqvx_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v1di_v8qi, "vmseqvx_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v2di_v16qi, "vmseqvx_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v2di_v8qi, "vmseqvx_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v2si_v8qi, "vmseqvx_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v32hi_v16qi, "vmseqvx_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v32hi_v8qi, "vmseqvx_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v32qi_v16qi, "vmseqvx_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v32qi_v8qi, "vmseqvx_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v32si_v16qi, "vmseqvx_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v4di_v16qi, "vmseqvx_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v4di_v8qi, "vmseqvx_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v4hi_v8qi, "vmseqvx_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v4si_v16qi, "vmseqvx_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v4si_v8qi, "vmseqvx_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v64hi_v16qi, "vmseqvx_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v64qi_v16qi, "vmseqvx_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v64qi_v8qi, "vmseqvx_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v8di_v16qi, "vmseqvx_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v8di_v8qi, "vmseqvx_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v8hi_v16qi, "vmseqvx_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v8hi_v8qi, "vmseqvx_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v8qi_v8qi, "vmseqvx_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_mask_v8si_v16qi, "vmseqvx_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_mask_v8si_v8qi, "vmseqvx_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v128qi_v16qi, "vmseqvx_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v16di_v16qi, "vmseqvx_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v16hi_v16qi, "vmseqvx_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v16hi_v8qi, "vmseqvx_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v16qi_v16qi, "vmseqvx_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v16qi_v8qi, "vmseqvx_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v16si_v16qi, "vmseqvx_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v16si_v8qi, "vmseqvx_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v1di_v8qi, "vmseqvx_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v2di_v16qi, "vmseqvx_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v2di_v8qi, "vmseqvx_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v2si_v8qi, "vmseqvx_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v32hi_v16qi, "vmseqvx_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v32hi_v8qi, "vmseqvx_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v32qi_v16qi, "vmseqvx_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v32qi_v8qi, "vmseqvx_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v32si_v16qi, "vmseqvx_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v4di_v16qi, "vmseqvx_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v4di_v8qi, "vmseqvx_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v4hi_v8qi, "vmseqvx_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v4si_v16qi, "vmseqvx_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v4si_v8qi, "vmseqvx_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v64hi_v16qi, "vmseqvx_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v64qi_v16qi, "vmseqvx_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v64qi_v8qi, "vmseqvx_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v8di_v16qi, "vmseqvx_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v8di_v8qi, "vmseqvx_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v8hi_v16qi, "vmseqvx_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v8hi_v8qi, "vmseqvx_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v8qi_v8qi, "vmseqvx_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vmseqvx_v8si_v16qi, "vmseqvx_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vmseqvx_v8si_v8qi, "vmseqvx_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vmsetm_v128qi_v16qi, "vmsetm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v16di_v16qi, "vmsetm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v16hi_v16qi, "vmsetm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v16hi_v8qi, "vmsetm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v16qi_v16qi, "vmsetm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v16qi_v8qi, "vmsetm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v16si_v16qi, "vmsetm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v16si_v8qi, "vmsetm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v1di_v8qi, "vmsetm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v2di_v16qi, "vmsetm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v2di_v8qi, "vmsetm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v2si_v8qi, "vmsetm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v32hi_v16qi, "vmsetm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v32hi_v8qi, "vmsetm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v32qi_v16qi, "vmsetm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v32qi_v8qi, "vmsetm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v32si_v16qi, "vmsetm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v4di_v16qi, "vmsetm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v4di_v8qi, "vmsetm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v4hi_v8qi, "vmsetm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v4si_v16qi, "vmsetm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v4si_v8qi, "vmsetm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v64hi_v16qi, "vmsetm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v64qi_v16qi, "vmsetm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v64qi_v8qi, "vmsetm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v8di_v16qi, "vmsetm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v8di_v8qi, "vmsetm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v8hi_v16qi, "vmsetm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v8hi_v8qi, "vmsetm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v8qi_v8qi, "vmsetm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsetm_v8si_v16qi, "vmsetm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_USI, vector128),
RISCV_BUILTIN (vmsetm_v8si_v8qi, "vmsetm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v128qi_v16qi, "vmsgeuvx_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v16di_v16qi, "vmsgeuvx_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v16hi_v16qi, "vmsgeuvx_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v16hi_v8qi, "vmsgeuvx_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v16qi_v16qi, "vmsgeuvx_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v16qi_v8qi, "vmsgeuvx_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v16si_v16qi, "vmsgeuvx_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v16si_v8qi, "vmsgeuvx_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v1di_v8qi, "vmsgeuvx_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v2di_v16qi, "vmsgeuvx_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v2di_v8qi, "vmsgeuvx_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v2si_v8qi, "vmsgeuvx_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v32hi_v16qi, "vmsgeuvx_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v32hi_v8qi, "vmsgeuvx_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v32qi_v16qi, "vmsgeuvx_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v32qi_v8qi, "vmsgeuvx_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v32si_v16qi, "vmsgeuvx_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v4di_v16qi, "vmsgeuvx_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v4di_v8qi, "vmsgeuvx_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v4hi_v8qi, "vmsgeuvx_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v4si_v16qi, "vmsgeuvx_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v4si_v8qi, "vmsgeuvx_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v64hi_v16qi, "vmsgeuvx_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v64qi_v16qi, "vmsgeuvx_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v64qi_v8qi, "vmsgeuvx_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v8di_v16qi, "vmsgeuvx_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v8di_v8qi, "vmsgeuvx_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v8hi_v16qi, "vmsgeuvx_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v8hi_v8qi, "vmsgeuvx_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v8qi_v8qi, "vmsgeuvx_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_mask_v8si_v16qi, "vmsgeuvx_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_mask_v8si_v8qi, "vmsgeuvx_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v128qi_v16qi, "vmsgeuvx_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v16di_v16qi, "vmsgeuvx_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v16hi_v16qi, "vmsgeuvx_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v16hi_v8qi, "vmsgeuvx_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v16qi_v16qi, "vmsgeuvx_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v16qi_v8qi, "vmsgeuvx_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v16si_v16qi, "vmsgeuvx_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v16si_v8qi, "vmsgeuvx_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v1di_v8qi, "vmsgeuvx_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v2di_v16qi, "vmsgeuvx_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v2di_v8qi, "vmsgeuvx_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v2si_v8qi, "vmsgeuvx_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v32hi_v16qi, "vmsgeuvx_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v32hi_v8qi, "vmsgeuvx_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v32qi_v16qi, "vmsgeuvx_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v32qi_v8qi, "vmsgeuvx_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v32si_v16qi, "vmsgeuvx_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v4di_v16qi, "vmsgeuvx_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v4di_v8qi, "vmsgeuvx_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v4hi_v8qi, "vmsgeuvx_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v4si_v16qi, "vmsgeuvx_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v4si_v8qi, "vmsgeuvx_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v64hi_v16qi, "vmsgeuvx_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v64qi_v16qi, "vmsgeuvx_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v64qi_v8qi, "vmsgeuvx_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v8di_v16qi, "vmsgeuvx_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v8di_v8qi, "vmsgeuvx_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v8hi_v16qi, "vmsgeuvx_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v8hi_v8qi, "vmsgeuvx_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v8qi_v8qi, "vmsgeuvx_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsgeuvx_v8si_v16qi, "vmsgeuvx_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vmsgeuvx_v8si_v8qi, "vmsgeuvx_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v128qi_v16qi, "vmsgevx_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v16di_v16qi, "vmsgevx_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v16hi_v16qi, "vmsgevx_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v16hi_v8qi, "vmsgevx_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v16qi_v16qi, "vmsgevx_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v16qi_v8qi, "vmsgevx_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v16si_v16qi, "vmsgevx_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v16si_v8qi, "vmsgevx_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v1di_v8qi, "vmsgevx_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v2di_v16qi, "vmsgevx_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v2di_v8qi, "vmsgevx_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v2si_v8qi, "vmsgevx_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v32hi_v16qi, "vmsgevx_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v32hi_v8qi, "vmsgevx_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v32qi_v16qi, "vmsgevx_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v32qi_v8qi, "vmsgevx_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v32si_v16qi, "vmsgevx_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v4di_v16qi, "vmsgevx_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v4di_v8qi, "vmsgevx_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v4hi_v8qi, "vmsgevx_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v4si_v16qi, "vmsgevx_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v4si_v8qi, "vmsgevx_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v64hi_v16qi, "vmsgevx_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v64qi_v16qi, "vmsgevx_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v64qi_v8qi, "vmsgevx_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v8di_v16qi, "vmsgevx_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v8di_v8qi, "vmsgevx_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v8hi_v16qi, "vmsgevx_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v8hi_v8qi, "vmsgevx_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v8qi_v8qi, "vmsgevx_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_mask_v8si_v16qi, "vmsgevx_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_mask_v8si_v8qi, "vmsgevx_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v128qi_v16qi, "vmsgevx_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v16di_v16qi, "vmsgevx_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v16hi_v16qi, "vmsgevx_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v16hi_v8qi, "vmsgevx_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v16qi_v16qi, "vmsgevx_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v16qi_v8qi, "vmsgevx_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v16si_v16qi, "vmsgevx_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v16si_v8qi, "vmsgevx_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v1di_v8qi, "vmsgevx_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v2di_v16qi, "vmsgevx_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v2di_v8qi, "vmsgevx_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v2si_v8qi, "vmsgevx_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v32hi_v16qi, "vmsgevx_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v32hi_v8qi, "vmsgevx_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v32qi_v16qi, "vmsgevx_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v32qi_v8qi, "vmsgevx_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v32si_v16qi, "vmsgevx_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v4di_v16qi, "vmsgevx_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v4di_v8qi, "vmsgevx_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v4hi_v8qi, "vmsgevx_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v4si_v16qi, "vmsgevx_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v4si_v8qi, "vmsgevx_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v64hi_v16qi, "vmsgevx_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v64qi_v16qi, "vmsgevx_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v64qi_v8qi, "vmsgevx_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v8di_v16qi, "vmsgevx_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v8di_v8qi, "vmsgevx_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v8hi_v16qi, "vmsgevx_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v8hi_v8qi, "vmsgevx_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v8qi_v8qi, "vmsgevx_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vmsgevx_v8si_v16qi, "vmsgevx_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vmsgevx_v8si_v8qi, "vmsgevx_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v128qi_v16qi, "vmsgtuvi_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v16di_v16qi, "vmsgtuvi_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v16hi_v16qi, "vmsgtuvi_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v16hi_v8qi, "vmsgtuvi_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v16qi_v16qi, "vmsgtuvi_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v16qi_v8qi, "vmsgtuvi_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v16si_v16qi, "vmsgtuvi_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v16si_v8qi, "vmsgtuvi_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v1di_v8qi, "vmsgtuvi_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v2di_v16qi, "vmsgtuvi_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v2di_v8qi, "vmsgtuvi_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v2si_v8qi, "vmsgtuvi_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v32hi_v16qi, "vmsgtuvi_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v32hi_v8qi, "vmsgtuvi_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v32qi_v16qi, "vmsgtuvi_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v32qi_v8qi, "vmsgtuvi_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v32si_v16qi, "vmsgtuvi_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v4di_v16qi, "vmsgtuvi_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v4di_v8qi, "vmsgtuvi_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v4hi_v8qi, "vmsgtuvi_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v4si_v16qi, "vmsgtuvi_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v4si_v8qi, "vmsgtuvi_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v64hi_v16qi, "vmsgtuvi_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v64qi_v16qi, "vmsgtuvi_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v64qi_v8qi, "vmsgtuvi_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v8di_v16qi, "vmsgtuvi_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v8di_v8qi, "vmsgtuvi_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v8hi_v16qi, "vmsgtuvi_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v8hi_v8qi, "vmsgtuvi_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v8qi_v8qi, "vmsgtuvi_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_mask_v8si_v16qi, "vmsgtuvi_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_mask_v8si_v8qi, "vmsgtuvi_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v128qi_v16qi, "vmsgtuvi_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v16di_v16qi, "vmsgtuvi_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v16hi_v16qi, "vmsgtuvi_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v16hi_v8qi, "vmsgtuvi_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v16qi_v16qi, "vmsgtuvi_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v16qi_v8qi, "vmsgtuvi_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v16si_v16qi, "vmsgtuvi_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v16si_v8qi, "vmsgtuvi_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v1di_v8qi, "vmsgtuvi_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v2di_v16qi, "vmsgtuvi_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v2di_v8qi, "vmsgtuvi_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v2si_v8qi, "vmsgtuvi_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v32hi_v16qi, "vmsgtuvi_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v32hi_v8qi, "vmsgtuvi_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v32qi_v16qi, "vmsgtuvi_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v32qi_v8qi, "vmsgtuvi_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v32si_v16qi, "vmsgtuvi_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v4di_v16qi, "vmsgtuvi_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v4di_v8qi, "vmsgtuvi_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v4hi_v8qi, "vmsgtuvi_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v4si_v16qi, "vmsgtuvi_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v4si_v8qi, "vmsgtuvi_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v64hi_v16qi, "vmsgtuvi_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v64qi_v16qi, "vmsgtuvi_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v64qi_v8qi, "vmsgtuvi_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v8di_v16qi, "vmsgtuvi_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v8di_v8qi, "vmsgtuvi_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v8hi_v16qi, "vmsgtuvi_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v8hi_v8qi, "vmsgtuvi_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v8qi_v8qi, "vmsgtuvi_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsgtuvi_v8si_v16qi, "vmsgtuvi_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vmsgtuvi_v8si_v8qi, "vmsgtuvi_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v128qi_v16qi, "vmsgtuvx_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v16di_v16qi, "vmsgtuvx_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v16hi_v16qi, "vmsgtuvx_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v16hi_v8qi, "vmsgtuvx_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v16qi_v16qi, "vmsgtuvx_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v16qi_v8qi, "vmsgtuvx_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v16si_v16qi, "vmsgtuvx_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v16si_v8qi, "vmsgtuvx_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v1di_v8qi, "vmsgtuvx_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v2di_v16qi, "vmsgtuvx_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v2di_v8qi, "vmsgtuvx_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v2si_v8qi, "vmsgtuvx_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v32hi_v16qi, "vmsgtuvx_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v32hi_v8qi, "vmsgtuvx_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v32qi_v16qi, "vmsgtuvx_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v32qi_v8qi, "vmsgtuvx_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v32si_v16qi, "vmsgtuvx_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v4di_v16qi, "vmsgtuvx_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v4di_v8qi, "vmsgtuvx_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v4hi_v8qi, "vmsgtuvx_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v4si_v16qi, "vmsgtuvx_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v4si_v8qi, "vmsgtuvx_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v64hi_v16qi, "vmsgtuvx_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v64qi_v16qi, "vmsgtuvx_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v64qi_v8qi, "vmsgtuvx_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v8di_v16qi, "vmsgtuvx_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v8di_v8qi, "vmsgtuvx_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v8hi_v16qi, "vmsgtuvx_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v8hi_v8qi, "vmsgtuvx_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v8qi_v8qi, "vmsgtuvx_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_mask_v8si_v16qi, "vmsgtuvx_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_mask_v8si_v8qi, "vmsgtuvx_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v128qi_v16qi, "vmsgtuvx_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v16di_v16qi, "vmsgtuvx_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v16hi_v16qi, "vmsgtuvx_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v16hi_v8qi, "vmsgtuvx_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v16qi_v16qi, "vmsgtuvx_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v16qi_v8qi, "vmsgtuvx_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v16si_v16qi, "vmsgtuvx_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v16si_v8qi, "vmsgtuvx_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v1di_v8qi, "vmsgtuvx_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v2di_v16qi, "vmsgtuvx_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v2di_v8qi, "vmsgtuvx_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v2si_v8qi, "vmsgtuvx_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v32hi_v16qi, "vmsgtuvx_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v32hi_v8qi, "vmsgtuvx_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v32qi_v16qi, "vmsgtuvx_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v32qi_v8qi, "vmsgtuvx_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v32si_v16qi, "vmsgtuvx_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v4di_v16qi, "vmsgtuvx_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v4di_v8qi, "vmsgtuvx_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v4hi_v8qi, "vmsgtuvx_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v4si_v16qi, "vmsgtuvx_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v4si_v8qi, "vmsgtuvx_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v64hi_v16qi, "vmsgtuvx_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v64qi_v16qi, "vmsgtuvx_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v64qi_v8qi, "vmsgtuvx_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v8di_v16qi, "vmsgtuvx_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v8di_v8qi, "vmsgtuvx_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v8hi_v16qi, "vmsgtuvx_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v8hi_v8qi, "vmsgtuvx_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v8qi_v8qi, "vmsgtuvx_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsgtuvx_v8si_v16qi, "vmsgtuvx_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vmsgtuvx_v8si_v8qi, "vmsgtuvx_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v128qi_v16qi, "vmsgtvi_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v16di_v16qi, "vmsgtvi_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v16hi_v16qi, "vmsgtvi_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v16hi_v8qi, "vmsgtvi_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v16qi_v16qi, "vmsgtvi_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v16qi_v8qi, "vmsgtvi_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v16si_v16qi, "vmsgtvi_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v16si_v8qi, "vmsgtvi_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v1di_v8qi, "vmsgtvi_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v2di_v16qi, "vmsgtvi_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v2di_v8qi, "vmsgtvi_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v2si_v8qi, "vmsgtvi_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v32hi_v16qi, "vmsgtvi_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v32hi_v8qi, "vmsgtvi_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v32qi_v16qi, "vmsgtvi_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v32qi_v8qi, "vmsgtvi_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v32si_v16qi, "vmsgtvi_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v4di_v16qi, "vmsgtvi_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v4di_v8qi, "vmsgtvi_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v4hi_v8qi, "vmsgtvi_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v4si_v16qi, "vmsgtvi_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v4si_v8qi, "vmsgtvi_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v64hi_v16qi, "vmsgtvi_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v64qi_v16qi, "vmsgtvi_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v64qi_v8qi, "vmsgtvi_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v8di_v16qi, "vmsgtvi_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v8di_v8qi, "vmsgtvi_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v8hi_v16qi, "vmsgtvi_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v8hi_v8qi, "vmsgtvi_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v8qi_v8qi, "vmsgtvi_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_mask_v8si_v16qi, "vmsgtvi_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_mask_v8si_v8qi, "vmsgtvi_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v128qi_v16qi, "vmsgtvi_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v16di_v16qi, "vmsgtvi_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v16hi_v16qi, "vmsgtvi_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v16hi_v8qi, "vmsgtvi_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v16qi_v16qi, "vmsgtvi_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v16qi_v8qi, "vmsgtvi_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v16si_v16qi, "vmsgtvi_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v16si_v8qi, "vmsgtvi_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v1di_v8qi, "vmsgtvi_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v2di_v16qi, "vmsgtvi_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v2di_v8qi, "vmsgtvi_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v2si_v8qi, "vmsgtvi_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v32hi_v16qi, "vmsgtvi_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v32hi_v8qi, "vmsgtvi_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v32qi_v16qi, "vmsgtvi_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v32qi_v8qi, "vmsgtvi_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v32si_v16qi, "vmsgtvi_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v4di_v16qi, "vmsgtvi_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v4di_v8qi, "vmsgtvi_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v4hi_v8qi, "vmsgtvi_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v4si_v16qi, "vmsgtvi_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v4si_v8qi, "vmsgtvi_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v64hi_v16qi, "vmsgtvi_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v64qi_v16qi, "vmsgtvi_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v64qi_v8qi, "vmsgtvi_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v8di_v16qi, "vmsgtvi_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v8di_v8qi, "vmsgtvi_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v8hi_v16qi, "vmsgtvi_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v8hi_v8qi, "vmsgtvi_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v8qi_v8qi, "vmsgtvi_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vmsgtvi_v8si_v16qi, "vmsgtvi_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vmsgtvi_v8si_v8qi, "vmsgtvi_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v128qi_v16qi, "vmsgtvx_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v16di_v16qi, "vmsgtvx_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v16hi_v16qi, "vmsgtvx_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v16hi_v8qi, "vmsgtvx_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v16qi_v16qi, "vmsgtvx_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v16qi_v8qi, "vmsgtvx_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v16si_v16qi, "vmsgtvx_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v16si_v8qi, "vmsgtvx_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v1di_v8qi, "vmsgtvx_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v2di_v16qi, "vmsgtvx_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v2di_v8qi, "vmsgtvx_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v2si_v8qi, "vmsgtvx_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v32hi_v16qi, "vmsgtvx_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v32hi_v8qi, "vmsgtvx_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v32qi_v16qi, "vmsgtvx_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v32qi_v8qi, "vmsgtvx_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v32si_v16qi, "vmsgtvx_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v4di_v16qi, "vmsgtvx_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v4di_v8qi, "vmsgtvx_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v4hi_v8qi, "vmsgtvx_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v4si_v16qi, "vmsgtvx_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v4si_v8qi, "vmsgtvx_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v64hi_v16qi, "vmsgtvx_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v64qi_v16qi, "vmsgtvx_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v64qi_v8qi, "vmsgtvx_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v8di_v16qi, "vmsgtvx_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v8di_v8qi, "vmsgtvx_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v8hi_v16qi, "vmsgtvx_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v8hi_v8qi, "vmsgtvx_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v8qi_v8qi, "vmsgtvx_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_mask_v8si_v16qi, "vmsgtvx_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_mask_v8si_v8qi, "vmsgtvx_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v128qi_v16qi, "vmsgtvx_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v16di_v16qi, "vmsgtvx_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v16hi_v16qi, "vmsgtvx_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v16hi_v8qi, "vmsgtvx_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v16qi_v16qi, "vmsgtvx_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v16qi_v8qi, "vmsgtvx_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v16si_v16qi, "vmsgtvx_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v16si_v8qi, "vmsgtvx_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v1di_v8qi, "vmsgtvx_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v2di_v16qi, "vmsgtvx_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v2di_v8qi, "vmsgtvx_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v2si_v8qi, "vmsgtvx_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v32hi_v16qi, "vmsgtvx_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v32hi_v8qi, "vmsgtvx_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v32qi_v16qi, "vmsgtvx_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v32qi_v8qi, "vmsgtvx_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v32si_v16qi, "vmsgtvx_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v4di_v16qi, "vmsgtvx_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v4di_v8qi, "vmsgtvx_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v4hi_v8qi, "vmsgtvx_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v4si_v16qi, "vmsgtvx_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v4si_v8qi, "vmsgtvx_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v64hi_v16qi, "vmsgtvx_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v64qi_v16qi, "vmsgtvx_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v64qi_v8qi, "vmsgtvx_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v8di_v16qi, "vmsgtvx_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v8di_v8qi, "vmsgtvx_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v8hi_v16qi, "vmsgtvx_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v8hi_v8qi, "vmsgtvx_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v8qi_v8qi, "vmsgtvx_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vmsgtvx_v8si_v16qi, "vmsgtvx_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vmsgtvx_v8si_v8qi, "vmsgtvx_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v128qi_v16qi, "vmsifm_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v16di_v16qi, "vmsifm_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v16hi_v16qi, "vmsifm_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v16hi_v8qi, "vmsifm_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v16qi_v16qi, "vmsifm_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v16qi_v8qi, "vmsifm_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v16si_v16qi, "vmsifm_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v16si_v8qi, "vmsifm_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v1di_v8qi, "vmsifm_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v2di_v16qi, "vmsifm_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v2di_v8qi, "vmsifm_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v2si_v8qi, "vmsifm_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v32hi_v16qi, "vmsifm_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v32hi_v8qi, "vmsifm_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v32qi_v16qi, "vmsifm_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v32qi_v8qi, "vmsifm_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v32si_v16qi, "vmsifm_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v4di_v16qi, "vmsifm_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v4di_v8qi, "vmsifm_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v4hi_v8qi, "vmsifm_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v4si_v16qi, "vmsifm_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v4si_v8qi, "vmsifm_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v64hi_v16qi, "vmsifm_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v64qi_v16qi, "vmsifm_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v64qi_v8qi, "vmsifm_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v8di_v16qi, "vmsifm_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v8di_v8qi, "vmsifm_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v8hi_v16qi, "vmsifm_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v8hi_v8qi, "vmsifm_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v8qi_v8qi, "vmsifm_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_mask_v8si_v16qi, "vmsifm_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_mask_v8si_v8qi, "vmsifm_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v128qi_v16qi, "vmsifm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v16di_v16qi, "vmsifm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v16hi_v16qi, "vmsifm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v16hi_v8qi, "vmsifm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v16qi_v16qi, "vmsifm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v16qi_v8qi, "vmsifm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v16si_v16qi, "vmsifm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v16si_v8qi, "vmsifm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v1di_v8qi, "vmsifm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v2di_v16qi, "vmsifm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v2di_v8qi, "vmsifm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v2si_v8qi, "vmsifm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v32hi_v16qi, "vmsifm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v32hi_v8qi, "vmsifm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v32qi_v16qi, "vmsifm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v32qi_v8qi, "vmsifm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v32si_v16qi, "vmsifm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v4di_v16qi, "vmsifm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v4di_v8qi, "vmsifm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v4hi_v8qi, "vmsifm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v4si_v16qi, "vmsifm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v4si_v8qi, "vmsifm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v64hi_v16qi, "vmsifm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v64qi_v16qi, "vmsifm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v64qi_v8qi, "vmsifm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v8di_v16qi, "vmsifm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v8di_v8qi, "vmsifm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v8hi_v16qi, "vmsifm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v8hi_v8qi, "vmsifm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v8qi_v8qi, "vmsifm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsifm_v8si_v16qi, "vmsifm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsifm_v8si_v8qi, "vmsifm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v128qi_v16qi, "vmsleuvi_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v16di_v16qi, "vmsleuvi_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v16hi_v16qi, "vmsleuvi_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v16hi_v8qi, "vmsleuvi_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v16qi_v16qi, "vmsleuvi_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v16qi_v8qi, "vmsleuvi_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v16si_v16qi, "vmsleuvi_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v16si_v8qi, "vmsleuvi_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v1di_v8qi, "vmsleuvi_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v2di_v16qi, "vmsleuvi_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v2di_v8qi, "vmsleuvi_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v2si_v8qi, "vmsleuvi_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v32hi_v16qi, "vmsleuvi_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v32hi_v8qi, "vmsleuvi_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v32qi_v16qi, "vmsleuvi_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v32qi_v8qi, "vmsleuvi_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v32si_v16qi, "vmsleuvi_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v4di_v16qi, "vmsleuvi_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v4di_v8qi, "vmsleuvi_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v4hi_v8qi, "vmsleuvi_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v4si_v16qi, "vmsleuvi_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v4si_v8qi, "vmsleuvi_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v64hi_v16qi, "vmsleuvi_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v64qi_v16qi, "vmsleuvi_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v64qi_v8qi, "vmsleuvi_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v8di_v16qi, "vmsleuvi_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v8di_v8qi, "vmsleuvi_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v8hi_v16qi, "vmsleuvi_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v8hi_v8qi, "vmsleuvi_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v8qi_v8qi, "vmsleuvi_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_mask_v8si_v16qi, "vmsleuvi_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_mask_v8si_v8qi, "vmsleuvi_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v128qi_v16qi, "vmsleuvi_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v16di_v16qi, "vmsleuvi_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v16hi_v16qi, "vmsleuvi_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v16hi_v8qi, "vmsleuvi_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v16qi_v16qi, "vmsleuvi_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v16qi_v8qi, "vmsleuvi_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v16si_v16qi, "vmsleuvi_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v16si_v8qi, "vmsleuvi_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v1di_v8qi, "vmsleuvi_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v2di_v16qi, "vmsleuvi_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v2di_v8qi, "vmsleuvi_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v2si_v8qi, "vmsleuvi_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v32hi_v16qi, "vmsleuvi_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v32hi_v8qi, "vmsleuvi_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v32qi_v16qi, "vmsleuvi_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v32qi_v8qi, "vmsleuvi_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v32si_v16qi, "vmsleuvi_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v4di_v16qi, "vmsleuvi_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v4di_v8qi, "vmsleuvi_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v4hi_v8qi, "vmsleuvi_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v4si_v16qi, "vmsleuvi_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v4si_v8qi, "vmsleuvi_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v64hi_v16qi, "vmsleuvi_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v64qi_v16qi, "vmsleuvi_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v64qi_v8qi, "vmsleuvi_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v8di_v16qi, "vmsleuvi_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v8di_v8qi, "vmsleuvi_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v8hi_v16qi, "vmsleuvi_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v8hi_v8qi, "vmsleuvi_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v8qi_v8qi, "vmsleuvi_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsleuvi_v8si_v16qi, "vmsleuvi_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vmsleuvi_v8si_v8qi, "vmsleuvi_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v128qi_v16qi, "vmsleuvv_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v16di_v16qi, "vmsleuvv_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v16hi_v16qi, "vmsleuvv_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v16hi_v8qi, "vmsleuvv_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v16qi_v16qi, "vmsleuvv_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v16qi_v8qi, "vmsleuvv_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v16si_v16qi, "vmsleuvv_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v16si_v8qi, "vmsleuvv_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v1di_v8qi, "vmsleuvv_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v2di_v16qi, "vmsleuvv_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v2di_v8qi, "vmsleuvv_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v2si_v8qi, "vmsleuvv_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v32hi_v16qi, "vmsleuvv_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v32hi_v8qi, "vmsleuvv_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v32qi_v16qi, "vmsleuvv_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v32qi_v8qi, "vmsleuvv_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v32si_v16qi, "vmsleuvv_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v4di_v16qi, "vmsleuvv_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v4di_v8qi, "vmsleuvv_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v4hi_v8qi, "vmsleuvv_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v4si_v16qi, "vmsleuvv_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v4si_v8qi, "vmsleuvv_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v64hi_v16qi, "vmsleuvv_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v64qi_v16qi, "vmsleuvv_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v64qi_v8qi, "vmsleuvv_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v8di_v16qi, "vmsleuvv_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v8di_v8qi, "vmsleuvv_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v8hi_v16qi, "vmsleuvv_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v8hi_v8qi, "vmsleuvv_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v8qi_v8qi, "vmsleuvv_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_mask_v8si_v16qi, "vmsleuvv_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_mask_v8si_v8qi, "vmsleuvv_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v128qi_v16qi, "vmsleuvv_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v16di_v16qi, "vmsleuvv_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v16hi_v16qi, "vmsleuvv_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v16hi_v8qi, "vmsleuvv_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v16qi_v16qi, "vmsleuvv_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v16qi_v8qi, "vmsleuvv_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v16si_v16qi, "vmsleuvv_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v16si_v8qi, "vmsleuvv_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v1di_v8qi, "vmsleuvv_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v2di_v16qi, "vmsleuvv_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v2di_v8qi, "vmsleuvv_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v2si_v8qi, "vmsleuvv_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v32hi_v16qi, "vmsleuvv_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v32hi_v8qi, "vmsleuvv_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v32qi_v16qi, "vmsleuvv_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v32qi_v8qi, "vmsleuvv_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v32si_v16qi, "vmsleuvv_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v4di_v16qi, "vmsleuvv_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v4di_v8qi, "vmsleuvv_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v4hi_v8qi, "vmsleuvv_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v4si_v16qi, "vmsleuvv_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v4si_v8qi, "vmsleuvv_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v64hi_v16qi, "vmsleuvv_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v64qi_v16qi, "vmsleuvv_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v64qi_v8qi, "vmsleuvv_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v8di_v16qi, "vmsleuvv_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v8di_v8qi, "vmsleuvv_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v8hi_v16qi, "vmsleuvv_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v8hi_v8qi, "vmsleuvv_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v8qi_v8qi, "vmsleuvv_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvv_v8si_v16qi, "vmsleuvv_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vmsleuvv_v8si_v8qi, "vmsleuvv_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v128qi_v16qi, "vmsleuvx_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v16di_v16qi, "vmsleuvx_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v16hi_v16qi, "vmsleuvx_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v16hi_v8qi, "vmsleuvx_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v16qi_v16qi, "vmsleuvx_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v16qi_v8qi, "vmsleuvx_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v16si_v16qi, "vmsleuvx_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v16si_v8qi, "vmsleuvx_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v1di_v8qi, "vmsleuvx_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v2di_v16qi, "vmsleuvx_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v2di_v8qi, "vmsleuvx_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v2si_v8qi, "vmsleuvx_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v32hi_v16qi, "vmsleuvx_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v32hi_v8qi, "vmsleuvx_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v32qi_v16qi, "vmsleuvx_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v32qi_v8qi, "vmsleuvx_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v32si_v16qi, "vmsleuvx_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v4di_v16qi, "vmsleuvx_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v4di_v8qi, "vmsleuvx_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v4hi_v8qi, "vmsleuvx_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v4si_v16qi, "vmsleuvx_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v4si_v8qi, "vmsleuvx_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v64hi_v16qi, "vmsleuvx_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v64qi_v16qi, "vmsleuvx_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v64qi_v8qi, "vmsleuvx_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v8di_v16qi, "vmsleuvx_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v8di_v8qi, "vmsleuvx_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v8hi_v16qi, "vmsleuvx_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v8hi_v8qi, "vmsleuvx_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v8qi_v8qi, "vmsleuvx_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_mask_v8si_v16qi, "vmsleuvx_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_mask_v8si_v8qi, "vmsleuvx_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v128qi_v16qi, "vmsleuvx_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v16di_v16qi, "vmsleuvx_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v16hi_v16qi, "vmsleuvx_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v16hi_v8qi, "vmsleuvx_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v16qi_v16qi, "vmsleuvx_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v16qi_v8qi, "vmsleuvx_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v16si_v16qi, "vmsleuvx_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v16si_v8qi, "vmsleuvx_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v1di_v8qi, "vmsleuvx_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v2di_v16qi, "vmsleuvx_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v2di_v8qi, "vmsleuvx_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v2si_v8qi, "vmsleuvx_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v32hi_v16qi, "vmsleuvx_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v32hi_v8qi, "vmsleuvx_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v32qi_v16qi, "vmsleuvx_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v32qi_v8qi, "vmsleuvx_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v32si_v16qi, "vmsleuvx_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v4di_v16qi, "vmsleuvx_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v4di_v8qi, "vmsleuvx_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v4hi_v8qi, "vmsleuvx_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v4si_v16qi, "vmsleuvx_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v4si_v8qi, "vmsleuvx_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v64hi_v16qi, "vmsleuvx_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v64qi_v16qi, "vmsleuvx_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v64qi_v8qi, "vmsleuvx_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v8di_v16qi, "vmsleuvx_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v8di_v8qi, "vmsleuvx_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v8hi_v16qi, "vmsleuvx_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v8hi_v8qi, "vmsleuvx_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v8qi_v8qi, "vmsleuvx_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsleuvx_v8si_v16qi, "vmsleuvx_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vmsleuvx_v8si_v8qi, "vmsleuvx_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v128qi_v16qi, "vmslevi_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v16di_v16qi, "vmslevi_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v16hi_v16qi, "vmslevi_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v16hi_v8qi, "vmslevi_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v16qi_v16qi, "vmslevi_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v16qi_v8qi, "vmslevi_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v16si_v16qi, "vmslevi_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v16si_v8qi, "vmslevi_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v1di_v8qi, "vmslevi_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v2di_v16qi, "vmslevi_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v2di_v8qi, "vmslevi_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v2si_v8qi, "vmslevi_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v32hi_v16qi, "vmslevi_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v32hi_v8qi, "vmslevi_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v32qi_v16qi, "vmslevi_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v32qi_v8qi, "vmslevi_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v32si_v16qi, "vmslevi_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v4di_v16qi, "vmslevi_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v4di_v8qi, "vmslevi_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v4hi_v8qi, "vmslevi_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v4si_v16qi, "vmslevi_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v4si_v8qi, "vmslevi_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v64hi_v16qi, "vmslevi_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v64qi_v16qi, "vmslevi_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v64qi_v8qi, "vmslevi_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v8di_v16qi, "vmslevi_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v8di_v8qi, "vmslevi_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v8hi_v16qi, "vmslevi_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v8hi_v8qi, "vmslevi_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v8qi_v8qi, "vmslevi_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_mask_v8si_v16qi, "vmslevi_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevi_mask_v8si_v8qi, "vmslevi_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevi_v128qi_v16qi, "vmslevi_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vmslevi_v16di_v16qi, "vmslevi_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vmslevi_v16hi_v16qi, "vmslevi_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vmslevi_v16hi_v8qi, "vmslevi_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vmslevi_v16qi_v16qi, "vmslevi_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vmslevi_v16qi_v8qi, "vmslevi_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vmslevi_v16si_v16qi, "vmslevi_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vmslevi_v16si_v8qi, "vmslevi_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vmslevi_v1di_v8qi, "vmslevi_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vmslevi_v2di_v16qi, "vmslevi_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vmslevi_v2di_v8qi, "vmslevi_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vmslevi_v2si_v8qi, "vmslevi_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vmslevi_v32hi_v16qi, "vmslevi_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vmslevi_v32hi_v8qi, "vmslevi_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vmslevi_v32qi_v16qi, "vmslevi_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vmslevi_v32qi_v8qi, "vmslevi_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vmslevi_v32si_v16qi, "vmslevi_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vmslevi_v4di_v16qi, "vmslevi_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vmslevi_v4di_v8qi, "vmslevi_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vmslevi_v4hi_v8qi, "vmslevi_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vmslevi_v4si_v16qi, "vmslevi_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vmslevi_v4si_v8qi, "vmslevi_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vmslevi_v64hi_v16qi, "vmslevi_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vmslevi_v64qi_v16qi, "vmslevi_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vmslevi_v64qi_v8qi, "vmslevi_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vmslevi_v8di_v16qi, "vmslevi_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vmslevi_v8di_v8qi, "vmslevi_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vmslevi_v8hi_v16qi, "vmslevi_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vmslevi_v8hi_v8qi, "vmslevi_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vmslevi_v8qi_v8qi, "vmslevi_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vmslevi_v8si_v16qi, "vmslevi_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vmslevi_v8si_v8qi, "vmslevi_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v128qi_v16qi, "vmslevv_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v16di_v16qi, "vmslevv_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v16hi_v16qi, "vmslevv_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v16hi_v8qi, "vmslevv_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v16qi_v16qi, "vmslevv_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v16qi_v8qi, "vmslevv_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v16si_v16qi, "vmslevv_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v16si_v8qi, "vmslevv_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v1di_v8qi, "vmslevv_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v2di_v16qi, "vmslevv_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v2di_v8qi, "vmslevv_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v2si_v8qi, "vmslevv_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v32hi_v16qi, "vmslevv_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v32hi_v8qi, "vmslevv_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v32qi_v16qi, "vmslevv_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v32qi_v8qi, "vmslevv_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v32si_v16qi, "vmslevv_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v4di_v16qi, "vmslevv_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v4di_v8qi, "vmslevv_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v4hi_v8qi, "vmslevv_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v4si_v16qi, "vmslevv_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v4si_v8qi, "vmslevv_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v64hi_v16qi, "vmslevv_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v64qi_v16qi, "vmslevv_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v64qi_v8qi, "vmslevv_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v8di_v16qi, "vmslevv_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v8di_v8qi, "vmslevv_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v8hi_v16qi, "vmslevv_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v8hi_v8qi, "vmslevv_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v8qi_v8qi, "vmslevv_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_mask_v8si_v16qi, "vmslevv_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_mask_v8si_v8qi, "vmslevv_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_v128qi_v16qi, "vmslevv_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vmslevv_v16di_v16qi, "vmslevv_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vmslevv_v16hi_v16qi, "vmslevv_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vmslevv_v16hi_v8qi, "vmslevv_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vmslevv_v16qi_v16qi, "vmslevv_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vmslevv_v16qi_v8qi, "vmslevv_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vmslevv_v16si_v16qi, "vmslevv_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vmslevv_v16si_v8qi, "vmslevv_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vmslevv_v1di_v8qi, "vmslevv_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vmslevv_v2di_v16qi, "vmslevv_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vmslevv_v2di_v8qi, "vmslevv_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vmslevv_v2si_v8qi, "vmslevv_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vmslevv_v32hi_v16qi, "vmslevv_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vmslevv_v32hi_v8qi, "vmslevv_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vmslevv_v32qi_v16qi, "vmslevv_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vmslevv_v32qi_v8qi, "vmslevv_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vmslevv_v32si_v16qi, "vmslevv_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vmslevv_v4di_v16qi, "vmslevv_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vmslevv_v4di_v8qi, "vmslevv_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vmslevv_v4hi_v8qi, "vmslevv_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vmslevv_v4si_v16qi, "vmslevv_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vmslevv_v4si_v8qi, "vmslevv_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vmslevv_v64hi_v16qi, "vmslevv_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vmslevv_v64qi_v16qi, "vmslevv_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vmslevv_v64qi_v8qi, "vmslevv_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vmslevv_v8di_v16qi, "vmslevv_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vmslevv_v8di_v8qi, "vmslevv_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vmslevv_v8hi_v16qi, "vmslevv_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vmslevv_v8hi_v8qi, "vmslevv_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vmslevv_v8qi_v8qi, "vmslevv_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vmslevv_v8si_v16qi, "vmslevv_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vmslevv_v8si_v8qi, "vmslevv_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v128qi_v16qi, "vmslevx_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v16di_v16qi, "vmslevx_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v16hi_v16qi, "vmslevx_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v16hi_v8qi, "vmslevx_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v16qi_v16qi, "vmslevx_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v16qi_v8qi, "vmslevx_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v16si_v16qi, "vmslevx_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v16si_v8qi, "vmslevx_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v1di_v8qi, "vmslevx_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v2di_v16qi, "vmslevx_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v2di_v8qi, "vmslevx_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v2si_v8qi, "vmslevx_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v32hi_v16qi, "vmslevx_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v32hi_v8qi, "vmslevx_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v32qi_v16qi, "vmslevx_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v32qi_v8qi, "vmslevx_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v32si_v16qi, "vmslevx_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v4di_v16qi, "vmslevx_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v4di_v8qi, "vmslevx_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v4hi_v8qi, "vmslevx_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v4si_v16qi, "vmslevx_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v4si_v8qi, "vmslevx_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v64hi_v16qi, "vmslevx_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v64qi_v16qi, "vmslevx_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v64qi_v8qi, "vmslevx_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v8di_v16qi, "vmslevx_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v8di_v8qi, "vmslevx_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v8hi_v16qi, "vmslevx_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v8hi_v8qi, "vmslevx_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v8qi_v8qi, "vmslevx_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_mask_v8si_v16qi, "vmslevx_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmslevx_mask_v8si_v8qi, "vmslevx_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmslevx_v128qi_v16qi, "vmslevx_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vmslevx_v16di_v16qi, "vmslevx_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vmslevx_v16hi_v16qi, "vmslevx_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vmslevx_v16hi_v8qi, "vmslevx_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vmslevx_v16qi_v16qi, "vmslevx_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vmslevx_v16qi_v8qi, "vmslevx_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vmslevx_v16si_v16qi, "vmslevx_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vmslevx_v16si_v8qi, "vmslevx_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vmslevx_v1di_v8qi, "vmslevx_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vmslevx_v2di_v16qi, "vmslevx_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vmslevx_v2di_v8qi, "vmslevx_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vmslevx_v2si_v8qi, "vmslevx_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vmslevx_v32hi_v16qi, "vmslevx_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vmslevx_v32hi_v8qi, "vmslevx_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vmslevx_v32qi_v16qi, "vmslevx_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vmslevx_v32qi_v8qi, "vmslevx_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vmslevx_v32si_v16qi, "vmslevx_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vmslevx_v4di_v16qi, "vmslevx_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vmslevx_v4di_v8qi, "vmslevx_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vmslevx_v4hi_v8qi, "vmslevx_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vmslevx_v4si_v16qi, "vmslevx_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vmslevx_v4si_v8qi, "vmslevx_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vmslevx_v64hi_v16qi, "vmslevx_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vmslevx_v64qi_v16qi, "vmslevx_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vmslevx_v64qi_v8qi, "vmslevx_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vmslevx_v8di_v16qi, "vmslevx_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vmslevx_v8di_v8qi, "vmslevx_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vmslevx_v8hi_v16qi, "vmslevx_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vmslevx_v8hi_v8qi, "vmslevx_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vmslevx_v8qi_v8qi, "vmslevx_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vmslevx_v8si_v16qi, "vmslevx_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vmslevx_v8si_v8qi, "vmslevx_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v128qi_v16qi, "vmsltuvv_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v16di_v16qi, "vmsltuvv_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v16hi_v16qi, "vmsltuvv_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v16hi_v8qi, "vmsltuvv_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v16qi_v16qi, "vmsltuvv_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v16qi_v8qi, "vmsltuvv_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v16si_v16qi, "vmsltuvv_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v16si_v8qi, "vmsltuvv_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v1di_v8qi, "vmsltuvv_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v2di_v16qi, "vmsltuvv_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v2di_v8qi, "vmsltuvv_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v2si_v8qi, "vmsltuvv_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v32hi_v16qi, "vmsltuvv_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v32hi_v8qi, "vmsltuvv_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v32qi_v16qi, "vmsltuvv_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v32qi_v8qi, "vmsltuvv_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v32si_v16qi, "vmsltuvv_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v4di_v16qi, "vmsltuvv_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v4di_v8qi, "vmsltuvv_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v4hi_v8qi, "vmsltuvv_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v4si_v16qi, "vmsltuvv_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v4si_v8qi, "vmsltuvv_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v64hi_v16qi, "vmsltuvv_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v64qi_v16qi, "vmsltuvv_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v64qi_v8qi, "vmsltuvv_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v8di_v16qi, "vmsltuvv_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v8di_v8qi, "vmsltuvv_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v8hi_v16qi, "vmsltuvv_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v8hi_v8qi, "vmsltuvv_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v8qi_v8qi, "vmsltuvv_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_mask_v8si_v16qi, "vmsltuvv_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_mask_v8si_v8qi, "vmsltuvv_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v128qi_v16qi, "vmsltuvv_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v16di_v16qi, "vmsltuvv_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v16hi_v16qi, "vmsltuvv_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v16hi_v8qi, "vmsltuvv_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v16qi_v16qi, "vmsltuvv_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v16qi_v8qi, "vmsltuvv_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v16si_v16qi, "vmsltuvv_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v16si_v8qi, "vmsltuvv_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v1di_v8qi, "vmsltuvv_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v2di_v16qi, "vmsltuvv_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v2di_v8qi, "vmsltuvv_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v2si_v8qi, "vmsltuvv_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v32hi_v16qi, "vmsltuvv_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v32hi_v8qi, "vmsltuvv_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v32qi_v16qi, "vmsltuvv_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v32qi_v8qi, "vmsltuvv_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v32si_v16qi, "vmsltuvv_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v4di_v16qi, "vmsltuvv_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v4di_v8qi, "vmsltuvv_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v4hi_v8qi, "vmsltuvv_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v4si_v16qi, "vmsltuvv_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v4si_v8qi, "vmsltuvv_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v64hi_v16qi, "vmsltuvv_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v64qi_v16qi, "vmsltuvv_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v64qi_v8qi, "vmsltuvv_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v8di_v16qi, "vmsltuvv_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v8di_v8qi, "vmsltuvv_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v8hi_v16qi, "vmsltuvv_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v8hi_v8qi, "vmsltuvv_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v8qi_v8qi, "vmsltuvv_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvv_v8si_v16qi, "vmsltuvv_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vmsltuvv_v8si_v8qi, "vmsltuvv_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v128qi_v16qi, "vmsltuvx_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v16di_v16qi, "vmsltuvx_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v16hi_v16qi, "vmsltuvx_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v16hi_v8qi, "vmsltuvx_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v16qi_v16qi, "vmsltuvx_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v16qi_v8qi, "vmsltuvx_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v16si_v16qi, "vmsltuvx_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v16si_v8qi, "vmsltuvx_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v1di_v8qi, "vmsltuvx_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v2di_v16qi, "vmsltuvx_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v2di_v8qi, "vmsltuvx_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v2si_v8qi, "vmsltuvx_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v32hi_v16qi, "vmsltuvx_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v32hi_v8qi, "vmsltuvx_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v32qi_v16qi, "vmsltuvx_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v32qi_v8qi, "vmsltuvx_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v32si_v16qi, "vmsltuvx_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v4di_v16qi, "vmsltuvx_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v4di_v8qi, "vmsltuvx_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v4hi_v8qi, "vmsltuvx_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v4si_v16qi, "vmsltuvx_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v4si_v8qi, "vmsltuvx_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v64hi_v16qi, "vmsltuvx_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v64qi_v16qi, "vmsltuvx_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v64qi_v8qi, "vmsltuvx_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v8di_v16qi, "vmsltuvx_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v8di_v8qi, "vmsltuvx_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v8hi_v16qi, "vmsltuvx_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v8hi_v8qi, "vmsltuvx_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v8qi_v8qi, "vmsltuvx_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_mask_v8si_v16qi, "vmsltuvx_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_mask_v8si_v8qi, "vmsltuvx_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v128qi_v16qi, "vmsltuvx_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v16di_v16qi, "vmsltuvx_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v16hi_v16qi, "vmsltuvx_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v16hi_v8qi, "vmsltuvx_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v16qi_v16qi, "vmsltuvx_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v16qi_v8qi, "vmsltuvx_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v16si_v16qi, "vmsltuvx_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v16si_v8qi, "vmsltuvx_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v1di_v8qi, "vmsltuvx_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v2di_v16qi, "vmsltuvx_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v2di_v8qi, "vmsltuvx_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v2si_v8qi, "vmsltuvx_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v32hi_v16qi, "vmsltuvx_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v32hi_v8qi, "vmsltuvx_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v32qi_v16qi, "vmsltuvx_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v32qi_v8qi, "vmsltuvx_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v32si_v16qi, "vmsltuvx_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v4di_v16qi, "vmsltuvx_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v4di_v8qi, "vmsltuvx_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v4hi_v8qi, "vmsltuvx_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v4si_v16qi, "vmsltuvx_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v4si_v8qi, "vmsltuvx_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v64hi_v16qi, "vmsltuvx_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v64qi_v16qi, "vmsltuvx_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v64qi_v8qi, "vmsltuvx_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v8di_v16qi, "vmsltuvx_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v8di_v8qi, "vmsltuvx_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v8hi_v16qi, "vmsltuvx_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v8hi_v8qi, "vmsltuvx_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v8qi_v8qi, "vmsltuvx_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vmsltuvx_v8si_v16qi, "vmsltuvx_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vmsltuvx_v8si_v8qi, "vmsltuvx_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v128qi_v16qi, "vmsltvv_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v16di_v16qi, "vmsltvv_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v16hi_v16qi, "vmsltvv_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v16hi_v8qi, "vmsltvv_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v16qi_v16qi, "vmsltvv_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v16qi_v8qi, "vmsltvv_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v16si_v16qi, "vmsltvv_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v16si_v8qi, "vmsltvv_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v1di_v8qi, "vmsltvv_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v2di_v16qi, "vmsltvv_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v2di_v8qi, "vmsltvv_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v2si_v8qi, "vmsltvv_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v32hi_v16qi, "vmsltvv_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v32hi_v8qi, "vmsltvv_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v32qi_v16qi, "vmsltvv_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v32qi_v8qi, "vmsltvv_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v32si_v16qi, "vmsltvv_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v4di_v16qi, "vmsltvv_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v4di_v8qi, "vmsltvv_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v4hi_v8qi, "vmsltvv_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v4si_v16qi, "vmsltvv_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v4si_v8qi, "vmsltvv_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v64hi_v16qi, "vmsltvv_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v64qi_v16qi, "vmsltvv_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v64qi_v8qi, "vmsltvv_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v8di_v16qi, "vmsltvv_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v8di_v8qi, "vmsltvv_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v8hi_v16qi, "vmsltvv_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v8hi_v8qi, "vmsltvv_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v8qi_v8qi, "vmsltvv_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_mask_v8si_v16qi, "vmsltvv_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_mask_v8si_v8qi, "vmsltvv_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v128qi_v16qi, "vmsltvv_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v16di_v16qi, "vmsltvv_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v16hi_v16qi, "vmsltvv_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v16hi_v8qi, "vmsltvv_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v16qi_v16qi, "vmsltvv_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v16qi_v8qi, "vmsltvv_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v16si_v16qi, "vmsltvv_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v16si_v8qi, "vmsltvv_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v1di_v8qi, "vmsltvv_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v2di_v16qi, "vmsltvv_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v2di_v8qi, "vmsltvv_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v2si_v8qi, "vmsltvv_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v32hi_v16qi, "vmsltvv_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v32hi_v8qi, "vmsltvv_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v32qi_v16qi, "vmsltvv_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v32qi_v8qi, "vmsltvv_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v32si_v16qi, "vmsltvv_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v4di_v16qi, "vmsltvv_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v4di_v8qi, "vmsltvv_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v4hi_v8qi, "vmsltvv_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v4si_v16qi, "vmsltvv_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v4si_v8qi, "vmsltvv_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v64hi_v16qi, "vmsltvv_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v64qi_v16qi, "vmsltvv_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v64qi_v8qi, "vmsltvv_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v8di_v16qi, "vmsltvv_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v8di_v8qi, "vmsltvv_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v8hi_v16qi, "vmsltvv_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v8hi_v8qi, "vmsltvv_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v8qi_v8qi, "vmsltvv_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vmsltvv_v8si_v16qi, "vmsltvv_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vmsltvv_v8si_v8qi, "vmsltvv_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v128qi_v16qi, "vmsltvx_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v16di_v16qi, "vmsltvx_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v16hi_v16qi, "vmsltvx_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v16hi_v8qi, "vmsltvx_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v16qi_v16qi, "vmsltvx_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v16qi_v8qi, "vmsltvx_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v16si_v16qi, "vmsltvx_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v16si_v8qi, "vmsltvx_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v1di_v8qi, "vmsltvx_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v2di_v16qi, "vmsltvx_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v2di_v8qi, "vmsltvx_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v2si_v8qi, "vmsltvx_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v32hi_v16qi, "vmsltvx_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v32hi_v8qi, "vmsltvx_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v32qi_v16qi, "vmsltvx_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v32qi_v8qi, "vmsltvx_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v32si_v16qi, "vmsltvx_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v4di_v16qi, "vmsltvx_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v4di_v8qi, "vmsltvx_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v4hi_v8qi, "vmsltvx_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v4si_v16qi, "vmsltvx_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v4si_v8qi, "vmsltvx_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v64hi_v16qi, "vmsltvx_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v64qi_v16qi, "vmsltvx_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v64qi_v8qi, "vmsltvx_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v8di_v16qi, "vmsltvx_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v8di_v8qi, "vmsltvx_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v8hi_v16qi, "vmsltvx_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v8hi_v8qi, "vmsltvx_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v8qi_v8qi, "vmsltvx_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_mask_v8si_v16qi, "vmsltvx_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_mask_v8si_v8qi, "vmsltvx_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v128qi_v16qi, "vmsltvx_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v16di_v16qi, "vmsltvx_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v16hi_v16qi, "vmsltvx_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v16hi_v8qi, "vmsltvx_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v16qi_v16qi, "vmsltvx_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v16qi_v8qi, "vmsltvx_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v16si_v16qi, "vmsltvx_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v16si_v8qi, "vmsltvx_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v1di_v8qi, "vmsltvx_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v2di_v16qi, "vmsltvx_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v2di_v8qi, "vmsltvx_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v2si_v8qi, "vmsltvx_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v32hi_v16qi, "vmsltvx_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v32hi_v8qi, "vmsltvx_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v32qi_v16qi, "vmsltvx_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v32qi_v8qi, "vmsltvx_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v32si_v16qi, "vmsltvx_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v4di_v16qi, "vmsltvx_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v4di_v8qi, "vmsltvx_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v4hi_v8qi, "vmsltvx_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v4si_v16qi, "vmsltvx_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v4si_v8qi, "vmsltvx_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v64hi_v16qi, "vmsltvx_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v64qi_v16qi, "vmsltvx_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v64qi_v8qi, "vmsltvx_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v8di_v16qi, "vmsltvx_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v8di_v8qi, "vmsltvx_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v8hi_v16qi, "vmsltvx_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v8hi_v8qi, "vmsltvx_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v8qi_v8qi, "vmsltvx_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vmsltvx_v8si_v16qi, "vmsltvx_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vmsltvx_v8si_v8qi, "vmsltvx_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v128qi_v16qi, "vmsnevi_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v16di_v16qi, "vmsnevi_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v16hi_v16qi, "vmsnevi_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v16hi_v8qi, "vmsnevi_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v16qi_v16qi, "vmsnevi_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v16qi_v8qi, "vmsnevi_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v16si_v16qi, "vmsnevi_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v16si_v8qi, "vmsnevi_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v1di_v8qi, "vmsnevi_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v2di_v16qi, "vmsnevi_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v2di_v8qi, "vmsnevi_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v2si_v8qi, "vmsnevi_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v32hi_v16qi, "vmsnevi_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v32hi_v8qi, "vmsnevi_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v32qi_v16qi, "vmsnevi_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v32qi_v8qi, "vmsnevi_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v32si_v16qi, "vmsnevi_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v4di_v16qi, "vmsnevi_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v4di_v8qi, "vmsnevi_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v4hi_v8qi, "vmsnevi_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v4si_v16qi, "vmsnevi_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v4si_v8qi, "vmsnevi_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v64hi_v16qi, "vmsnevi_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v64qi_v16qi, "vmsnevi_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v64qi_v8qi, "vmsnevi_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v8di_v16qi, "vmsnevi_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v8di_v8qi, "vmsnevi_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v8hi_v16qi, "vmsnevi_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v8hi_v8qi, "vmsnevi_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v8qi_v8qi, "vmsnevi_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_mask_v8si_v16qi, "vmsnevi_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_mask_v8si_v8qi, "vmsnevi_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v128qi_v16qi, "vmsnevi_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v16di_v16qi, "vmsnevi_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v16hi_v16qi, "vmsnevi_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v16hi_v8qi, "vmsnevi_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v16qi_v16qi, "vmsnevi_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v16qi_v8qi, "vmsnevi_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v16si_v16qi, "vmsnevi_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v16si_v8qi, "vmsnevi_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v1di_v8qi, "vmsnevi_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v2di_v16qi, "vmsnevi_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v2di_v8qi, "vmsnevi_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v2si_v8qi, "vmsnevi_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v32hi_v16qi, "vmsnevi_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v32hi_v8qi, "vmsnevi_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v32qi_v16qi, "vmsnevi_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v32qi_v8qi, "vmsnevi_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v32si_v16qi, "vmsnevi_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v4di_v16qi, "vmsnevi_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v4di_v8qi, "vmsnevi_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v4hi_v8qi, "vmsnevi_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v4si_v16qi, "vmsnevi_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v4si_v8qi, "vmsnevi_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v64hi_v16qi, "vmsnevi_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v64qi_v16qi, "vmsnevi_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v64qi_v8qi, "vmsnevi_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v8di_v16qi, "vmsnevi_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v8di_v8qi, "vmsnevi_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v8hi_v16qi, "vmsnevi_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v8hi_v8qi, "vmsnevi_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v8qi_v8qi, "vmsnevi_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vmsnevi_v8si_v16qi, "vmsnevi_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vmsnevi_v8si_v8qi, "vmsnevi_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v128qi_v16qi, "vmsnevv_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v16di_v16qi, "vmsnevv_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v16hi_v16qi, "vmsnevv_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v16hi_v8qi, "vmsnevv_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v16qi_v16qi, "vmsnevv_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v16qi_v8qi, "vmsnevv_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v16si_v16qi, "vmsnevv_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v16si_v8qi, "vmsnevv_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v1di_v8qi, "vmsnevv_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v2di_v16qi, "vmsnevv_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v2di_v8qi, "vmsnevv_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v2si_v8qi, "vmsnevv_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v32hi_v16qi, "vmsnevv_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v32hi_v8qi, "vmsnevv_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v32qi_v16qi, "vmsnevv_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v32qi_v8qi, "vmsnevv_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v32si_v16qi, "vmsnevv_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v4di_v16qi, "vmsnevv_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v4di_v8qi, "vmsnevv_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v4hi_v8qi, "vmsnevv_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v4si_v16qi, "vmsnevv_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v4si_v8qi, "vmsnevv_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v64hi_v16qi, "vmsnevv_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v64qi_v16qi, "vmsnevv_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v64qi_v8qi, "vmsnevv_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v8di_v16qi, "vmsnevv_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v8di_v8qi, "vmsnevv_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v8hi_v16qi, "vmsnevv_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v8hi_v8qi, "vmsnevv_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v8qi_v8qi, "vmsnevv_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_mask_v8si_v16qi, "vmsnevv_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_mask_v8si_v8qi, "vmsnevv_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v128qi_v16qi, "vmsnevv_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v16di_v16qi, "vmsnevv_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v16hi_v16qi, "vmsnevv_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v16hi_v8qi, "vmsnevv_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v16qi_v16qi, "vmsnevv_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v16qi_v8qi, "vmsnevv_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v16si_v16qi, "vmsnevv_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v16si_v8qi, "vmsnevv_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v1di_v8qi, "vmsnevv_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v2di_v16qi, "vmsnevv_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v2di_v8qi, "vmsnevv_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v2si_v8qi, "vmsnevv_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v32hi_v16qi, "vmsnevv_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v32hi_v8qi, "vmsnevv_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v32qi_v16qi, "vmsnevv_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v32qi_v8qi, "vmsnevv_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v32si_v16qi, "vmsnevv_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v4di_v16qi, "vmsnevv_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v4di_v8qi, "vmsnevv_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v4hi_v8qi, "vmsnevv_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v4si_v16qi, "vmsnevv_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v4si_v8qi, "vmsnevv_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v64hi_v16qi, "vmsnevv_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v64qi_v16qi, "vmsnevv_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v64qi_v8qi, "vmsnevv_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v8di_v16qi, "vmsnevv_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v8di_v8qi, "vmsnevv_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v8hi_v16qi, "vmsnevv_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v8hi_v8qi, "vmsnevv_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v8qi_v8qi, "vmsnevv_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vmsnevv_v8si_v16qi, "vmsnevv_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vmsnevv_v8si_v8qi, "vmsnevv_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v128qi_v16qi, "vmsnevx_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v16di_v16qi, "vmsnevx_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v16hi_v16qi, "vmsnevx_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v16hi_v8qi, "vmsnevx_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v16qi_v16qi, "vmsnevx_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v16qi_v8qi, "vmsnevx_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v16si_v16qi, "vmsnevx_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v16si_v8qi, "vmsnevx_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v1di_v8qi, "vmsnevx_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v2di_v16qi, "vmsnevx_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v2di_v8qi, "vmsnevx_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v2si_v8qi, "vmsnevx_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v32hi_v16qi, "vmsnevx_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v32hi_v8qi, "vmsnevx_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v32qi_v16qi, "vmsnevx_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v32qi_v8qi, "vmsnevx_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v32si_v16qi, "vmsnevx_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v4di_v16qi, "vmsnevx_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v4di_v8qi, "vmsnevx_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v4hi_v8qi, "vmsnevx_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v4si_v16qi, "vmsnevx_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v4si_v8qi, "vmsnevx_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v64hi_v16qi, "vmsnevx_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v64qi_v16qi, "vmsnevx_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v64qi_v8qi, "vmsnevx_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v8di_v16qi, "vmsnevx_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v8di_v8qi, "vmsnevx_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v8hi_v16qi, "vmsnevx_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v8hi_v8qi, "vmsnevx_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v8qi_v8qi, "vmsnevx_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_mask_v8si_v16qi, "vmsnevx_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_mask_v8si_v8qi, "vmsnevx_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v128qi_v16qi, "vmsnevx_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v16di_v16qi, "vmsnevx_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v16hi_v16qi, "vmsnevx_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v16hi_v8qi, "vmsnevx_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v16qi_v16qi, "vmsnevx_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v16qi_v8qi, "vmsnevx_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v16si_v16qi, "vmsnevx_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v16si_v8qi, "vmsnevx_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v1di_v8qi, "vmsnevx_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v2di_v16qi, "vmsnevx_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v2di_v8qi, "vmsnevx_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v2si_v8qi, "vmsnevx_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v32hi_v16qi, "vmsnevx_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v32hi_v8qi, "vmsnevx_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v32qi_v16qi, "vmsnevx_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v32qi_v8qi, "vmsnevx_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v32si_v16qi, "vmsnevx_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v4di_v16qi, "vmsnevx_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v4di_v8qi, "vmsnevx_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v4hi_v8qi, "vmsnevx_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v4si_v16qi, "vmsnevx_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v4si_v8qi, "vmsnevx_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v64hi_v16qi, "vmsnevx_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v64qi_v16qi, "vmsnevx_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v64qi_v8qi, "vmsnevx_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v8di_v16qi, "vmsnevx_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v8di_v8qi, "vmsnevx_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v8hi_v16qi, "vmsnevx_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v8hi_v8qi, "vmsnevx_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v8qi_v8qi, "vmsnevx_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vmsnevx_v8si_v16qi, "vmsnevx_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vmsnevx_v8si_v8qi, "vmsnevx_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vmsofm_mask_v128qi_v16qi, "vmsofm_mask_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v16di_v16qi, "vmsofm_mask_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v16hi_v16qi, "vmsofm_mask_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v16hi_v8qi, "vmsofm_mask_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v16qi_v16qi, "vmsofm_mask_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v16qi_v8qi, "vmsofm_mask_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v16si_v16qi, "vmsofm_mask_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v16si_v8qi, "vmsofm_mask_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v1di_v8qi, "vmsofm_mask_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v2di_v16qi, "vmsofm_mask_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v2di_v8qi, "vmsofm_mask_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v2si_v8qi, "vmsofm_mask_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v32hi_v16qi, "vmsofm_mask_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v32hi_v8qi, "vmsofm_mask_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v32qi_v16qi, "vmsofm_mask_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v32qi_v8qi, "vmsofm_mask_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v32si_v16qi, "vmsofm_mask_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v4di_v16qi, "vmsofm_mask_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v4di_v8qi, "vmsofm_mask_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v4hi_v8qi, "vmsofm_mask_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v4si_v16qi, "vmsofm_mask_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v4si_v8qi, "vmsofm_mask_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v64hi_v16qi, "vmsofm_mask_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v64qi_v16qi, "vmsofm_mask_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v64qi_v8qi, "vmsofm_mask_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v8di_v16qi, "vmsofm_mask_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v8di_v8qi, "vmsofm_mask_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v8hi_v16qi, "vmsofm_mask_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v8hi_v8qi, "vmsofm_mask_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v8qi_v8qi, "vmsofm_mask_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_mask_v8si_v16qi, "vmsofm_mask_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_mask_v8si_v8qi, "vmsofm_mask_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v128qi_v16qi, "vmsofm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v16di_v16qi, "vmsofm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v16hi_v16qi, "vmsofm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v16hi_v8qi, "vmsofm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v16qi_v16qi, "vmsofm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v16qi_v8qi, "vmsofm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v16si_v16qi, "vmsofm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v16si_v8qi, "vmsofm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v1di_v8qi, "vmsofm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v2di_v16qi, "vmsofm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v2di_v8qi, "vmsofm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v2si_v8qi, "vmsofm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v32hi_v16qi, "vmsofm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v32hi_v8qi, "vmsofm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v32qi_v16qi, "vmsofm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v32qi_v8qi, "vmsofm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v32si_v16qi, "vmsofm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v4di_v16qi, "vmsofm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v4di_v8qi, "vmsofm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v4hi_v8qi, "vmsofm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v4si_v16qi, "vmsofm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v4si_v8qi, "vmsofm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v64hi_v16qi, "vmsofm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v64qi_v16qi, "vmsofm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v64qi_v8qi, "vmsofm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v8di_v16qi, "vmsofm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v8di_v8qi, "vmsofm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v8hi_v16qi, "vmsofm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v8hi_v8qi, "vmsofm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v8qi_v8qi, "vmsofm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmsofm_v8si_v16qi, "vmsofm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_USI, vector128),
RISCV_BUILTIN (vmsofm_v8si_v8qi, "vmsofm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v128qi, "vmulhsuvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v16di, "vmulhsuvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v16hi, "vmulhsuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v16hi, "vmulhsuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v16qi, "vmulhsuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v16qi, "vmulhsuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v16si, "vmulhsuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v16si, "vmulhsuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v1di, "vmulhsuvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v2di, "vmulhsuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v2di, "vmulhsuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v2si, "vmulhsuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v32hi, "vmulhsuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v32hi, "vmulhsuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v32qi, "vmulhsuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v32qi, "vmulhsuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v32si, "vmulhsuvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v4di, "vmulhsuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v4di, "vmulhsuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v4hi, "vmulhsuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v4si, "vmulhsuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v4si, "vmulhsuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v64hi, "vmulhsuvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v64qi, "vmulhsuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v64qi, "vmulhsuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v8di, "vmulhsuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v8di, "vmulhsuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v8hi, "vmulhsuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v8hi, "vmulhsuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v8qi, "vmulhsuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_mask_v8si, "vmulhsuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_mask_v8si, "vmulhsuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v128qi, "vmulhsuvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v16di, "vmulhsuvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v16hi, "vmulhsuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v16hi, "vmulhsuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v16qi, "vmulhsuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v16qi, "vmulhsuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v16si, "vmulhsuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v16si, "vmulhsuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v1di, "vmulhsuvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v2di, "vmulhsuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v2di, "vmulhsuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v2si, "vmulhsuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v32hi, "vmulhsuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v32hi, "vmulhsuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v32qi, "vmulhsuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v32qi, "vmulhsuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v32si, "vmulhsuvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v4di, "vmulhsuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v4di, "vmulhsuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v4hi, "vmulhsuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v4si, "vmulhsuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v4si, "vmulhsuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v64hi, "vmulhsuvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v64qi, "vmulhsuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v64qi, "vmulhsuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v8di, "vmulhsuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v8di, "vmulhsuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v8hi, "vmulhsuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v8hi, "vmulhsuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v8qi, "vmulhsuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvv_v8si, "vmulhsuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vmulhsuvv_v8si, "vmulhsuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v128qi, "vmulhsuvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v16di, "vmulhsuvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v16hi, "vmulhsuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v16hi, "vmulhsuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v16qi, "vmulhsuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v16qi, "vmulhsuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v16si, "vmulhsuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v16si, "vmulhsuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v1di, "vmulhsuvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v2di, "vmulhsuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v2di, "vmulhsuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v2si, "vmulhsuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v32hi, "vmulhsuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v32hi, "vmulhsuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v32qi, "vmulhsuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v32qi, "vmulhsuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v32si, "vmulhsuvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v4di, "vmulhsuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v4di, "vmulhsuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v4hi, "vmulhsuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v4si, "vmulhsuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v4si, "vmulhsuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v64hi, "vmulhsuvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v64qi, "vmulhsuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v64qi, "vmulhsuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v8di, "vmulhsuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v8di, "vmulhsuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v8hi, "vmulhsuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v8hi, "vmulhsuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v8qi, "vmulhsuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_mask_v8si, "vmulhsuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_mask_v8si, "vmulhsuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v128qi, "vmulhsuvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UQI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v16di, "vmulhsuvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UDI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v16hi, "vmulhsuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v16hi, "vmulhsuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v16qi, "vmulhsuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v16qi, "vmulhsuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v16si, "vmulhsuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v16si, "vmulhsuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v1di, "vmulhsuvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UDI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v2di, "vmulhsuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v2di, "vmulhsuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v2si, "vmulhsuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v32hi, "vmulhsuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v32hi, "vmulhsuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v32qi, "vmulhsuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v32qi, "vmulhsuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v32si, "vmulhsuvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_USI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v4di, "vmulhsuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v4di, "vmulhsuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v4hi, "vmulhsuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UHI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v4si, "vmulhsuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v4si, "vmulhsuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v64hi, "vmulhsuvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UHI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v64qi, "vmulhsuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v64qi, "vmulhsuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v8di, "vmulhsuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v8di, "vmulhsuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v8hi, "vmulhsuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v8hi, "vmulhsuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v8qi, "vmulhsuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UQI_USI, vector64),
RISCV_BUILTIN (vmulhsuvx_v8si, "vmulhsuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vmulhsuvx_v8si, "vmulhsuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v128qi, "vmulhuvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v16di, "vmulhuvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v16hi, "vmulhuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v16hi, "vmulhuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v16qi, "vmulhuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v16qi, "vmulhuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v16si, "vmulhuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v16si, "vmulhuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v1di, "vmulhuvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v2di, "vmulhuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v2di, "vmulhuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v2si, "vmulhuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v32hi, "vmulhuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v32hi, "vmulhuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v32qi, "vmulhuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v32qi, "vmulhuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v32si, "vmulhuvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v4di, "vmulhuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v4di, "vmulhuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v4hi, "vmulhuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v4si, "vmulhuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v4si, "vmulhuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v64hi, "vmulhuvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v64qi, "vmulhuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v64qi, "vmulhuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v8di, "vmulhuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v8di, "vmulhuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v8hi, "vmulhuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v8hi, "vmulhuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v8qi, "vmulhuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_mask_v8si, "vmulhuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_mask_v8si, "vmulhuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v128qi, "vmulhuvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v16di, "vmulhuvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v16hi, "vmulhuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v16hi, "vmulhuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v16qi, "vmulhuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v16qi, "vmulhuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v16si, "vmulhuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v16si, "vmulhuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v1di, "vmulhuvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v2di, "vmulhuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v2di, "vmulhuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v2si, "vmulhuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v32hi, "vmulhuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v32hi, "vmulhuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v32qi, "vmulhuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v32qi, "vmulhuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v32si, "vmulhuvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v4di, "vmulhuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v4di, "vmulhuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v4hi, "vmulhuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v4si, "vmulhuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v4si, "vmulhuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v64hi, "vmulhuvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v64qi, "vmulhuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v64qi, "vmulhuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v8di, "vmulhuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v8di, "vmulhuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v8hi, "vmulhuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v8hi, "vmulhuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v8qi, "vmulhuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvv_v8si, "vmulhuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vmulhuvv_v8si, "vmulhuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v128qi, "vmulhuvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v16di, "vmulhuvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v16hi, "vmulhuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v16hi, "vmulhuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v16qi, "vmulhuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v16qi, "vmulhuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v16si, "vmulhuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v16si, "vmulhuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v1di, "vmulhuvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v2di, "vmulhuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v2di, "vmulhuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v2si, "vmulhuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v32hi, "vmulhuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v32hi, "vmulhuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v32qi, "vmulhuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v32qi, "vmulhuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v32si, "vmulhuvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v4di, "vmulhuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v4di, "vmulhuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v4hi, "vmulhuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v4si, "vmulhuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v4si, "vmulhuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v64hi, "vmulhuvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v64qi, "vmulhuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v64qi, "vmulhuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v8di, "vmulhuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v8di, "vmulhuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v8hi, "vmulhuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v8hi, "vmulhuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v8qi, "vmulhuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_mask_v8si, "vmulhuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_mask_v8si, "vmulhuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v128qi, "vmulhuvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v16di, "vmulhuvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v16hi, "vmulhuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v16hi, "vmulhuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v16qi, "vmulhuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v16qi, "vmulhuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v16si, "vmulhuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v16si, "vmulhuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v1di, "vmulhuvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v2di, "vmulhuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v2di, "vmulhuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v2si, "vmulhuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v32hi, "vmulhuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v32hi, "vmulhuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v32qi, "vmulhuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v32qi, "vmulhuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v32si, "vmulhuvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v4di, "vmulhuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v4di, "vmulhuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v4hi, "vmulhuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v4si, "vmulhuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v4si, "vmulhuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v64hi, "vmulhuvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v64qi, "vmulhuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v64qi, "vmulhuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v8di, "vmulhuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v8di, "vmulhuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v8hi, "vmulhuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v8hi, "vmulhuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v8qi, "vmulhuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vmulhuvx_v8si, "vmulhuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vmulhuvx_v8si, "vmulhuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v128qi, "vmulhvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v16di, "vmulhvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v16hi, "vmulhvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v16hi, "vmulhvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v16qi, "vmulhvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v16qi, "vmulhvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v16si, "vmulhvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v16si, "vmulhvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v1di, "vmulhvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v2di, "vmulhvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v2di, "vmulhvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v2si, "vmulhvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v32hi, "vmulhvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v32hi, "vmulhvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v32qi, "vmulhvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v32qi, "vmulhvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v32si, "vmulhvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v4di, "vmulhvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v4di, "vmulhvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v4hi, "vmulhvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v4si, "vmulhvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v4si, "vmulhvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v64hi, "vmulhvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v64qi, "vmulhvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v64qi, "vmulhvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v8di, "vmulhvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v8di, "vmulhvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v8hi, "vmulhvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v8hi, "vmulhvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v8qi, "vmulhvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_mask_v8si, "vmulhvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_mask_v8si, "vmulhvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v128qi, "vmulhvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v16di, "vmulhvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v16hi, "vmulhvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v16hi, "vmulhvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v16qi, "vmulhvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v16qi, "vmulhvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v16si, "vmulhvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v16si, "vmulhvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v1di, "vmulhvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v2di, "vmulhvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v2di, "vmulhvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v2si, "vmulhvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v32hi, "vmulhvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v32hi, "vmulhvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v32qi, "vmulhvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v32qi, "vmulhvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v32si, "vmulhvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v4di, "vmulhvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v4di, "vmulhvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v4hi, "vmulhvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v4si, "vmulhvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v4si, "vmulhvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v64hi, "vmulhvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v64qi, "vmulhvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v64qi, "vmulhvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v8di, "vmulhvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v8di, "vmulhvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v8hi, "vmulhvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v8hi, "vmulhvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v8qi, "vmulhvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vmulhvv_v8si, "vmulhvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vmulhvv_v8si, "vmulhvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v128qi, "vmulhvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v16di, "vmulhvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v16hi, "vmulhvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v16hi, "vmulhvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v16qi, "vmulhvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v16qi, "vmulhvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v16si, "vmulhvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v16si, "vmulhvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v1di, "vmulhvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v2di, "vmulhvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v2di, "vmulhvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v2si, "vmulhvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v32hi, "vmulhvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v32hi, "vmulhvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v32qi, "vmulhvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v32qi, "vmulhvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v32si, "vmulhvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v4di, "vmulhvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v4di, "vmulhvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v4hi, "vmulhvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v4si, "vmulhvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v4si, "vmulhvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v64hi, "vmulhvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v64qi, "vmulhvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v64qi, "vmulhvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v8di, "vmulhvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v8di, "vmulhvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v8hi, "vmulhvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v8hi, "vmulhvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v8qi, "vmulhvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_mask_v8si, "vmulhvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_mask_v8si, "vmulhvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v128qi, "vmulhvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v16di, "vmulhvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v16hi, "vmulhvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v16hi, "vmulhvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v16qi, "vmulhvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v16qi, "vmulhvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v16si, "vmulhvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v16si, "vmulhvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v1di, "vmulhvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v2di, "vmulhvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v2di, "vmulhvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v2si, "vmulhvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v32hi, "vmulhvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v32hi, "vmulhvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v32qi, "vmulhvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v32qi, "vmulhvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v32si, "vmulhvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v4di, "vmulhvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v4di, "vmulhvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v4hi, "vmulhvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v4si, "vmulhvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v4si, "vmulhvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v64hi, "vmulhvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v64qi, "vmulhvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v64qi, "vmulhvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v8di, "vmulhvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v8di, "vmulhvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v8hi, "vmulhvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v8hi, "vmulhvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v8qi, "vmulhvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vmulhvx_v8si, "vmulhvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vmulhvx_v8si, "vmulhvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vmulvv_mask_v128qi, "vmulvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v16di, "vmulvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v16hi, "vmulvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v16hi, "vmulvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v16qi, "vmulvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v16qi, "vmulvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v16si, "vmulvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v16si, "vmulvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v1di, "vmulvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v2di, "vmulvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v2di, "vmulvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v2si, "vmulvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v32hi, "vmulvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v32hi, "vmulvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v32qi, "vmulvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v32qi, "vmulvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v32si, "vmulvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v4di, "vmulvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v4di, "vmulvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v4hi, "vmulvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v4si, "vmulvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v4si, "vmulvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v64hi, "vmulvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v64qi, "vmulvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v64qi, "vmulvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v8di, "vmulvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v8di, "vmulvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v8hi, "vmulvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v8hi, "vmulvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v8qi, "vmulvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_mask_v8si, "vmulvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_mask_v8si, "vmulvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_v128qi, "vmulvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vmulvv_v16di, "vmulvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vmulvv_v16hi, "vmulvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vmulvv_v16hi, "vmulvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vmulvv_v16qi, "vmulvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vmulvv_v16qi, "vmulvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vmulvv_v16si, "vmulvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vmulvv_v16si, "vmulvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vmulvv_v1di, "vmulvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vmulvv_v2di, "vmulvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vmulvv_v2di, "vmulvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vmulvv_v2si, "vmulvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vmulvv_v32hi, "vmulvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vmulvv_v32hi, "vmulvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vmulvv_v32qi, "vmulvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vmulvv_v32qi, "vmulvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vmulvv_v32si, "vmulvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vmulvv_v4di, "vmulvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vmulvv_v4di, "vmulvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vmulvv_v4hi, "vmulvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vmulvv_v4si, "vmulvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vmulvv_v4si, "vmulvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vmulvv_v64hi, "vmulvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vmulvv_v64qi, "vmulvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vmulvv_v64qi, "vmulvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vmulvv_v8di, "vmulvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vmulvv_v8di, "vmulvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vmulvv_v8hi, "vmulvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vmulvv_v8hi, "vmulvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vmulvv_v8qi, "vmulvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vmulvv_v8si, "vmulvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vmulvv_v8si, "vmulvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vmulvx_mask_v128qi, "vmulvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v16di, "vmulvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v16hi, "vmulvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v16hi, "vmulvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v16qi, "vmulvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v16qi, "vmulvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v16si, "vmulvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v16si, "vmulvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v1di, "vmulvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v2di, "vmulvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v2di, "vmulvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v2si, "vmulvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v32hi, "vmulvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v32hi, "vmulvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v32qi, "vmulvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v32qi, "vmulvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v32si, "vmulvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v4di, "vmulvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v4di, "vmulvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v4hi, "vmulvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v4si, "vmulvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v4si, "vmulvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v64hi, "vmulvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v64qi, "vmulvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v64qi, "vmulvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v8di, "vmulvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v8di, "vmulvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v8hi, "vmulvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v8hi, "vmulvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v8qi, "vmulvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_mask_v8si, "vmulvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmulvx_mask_v8si, "vmulvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmulvx_v128qi, "vmulvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vmulvx_v16di, "vmulvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vmulvx_v16hi, "vmulvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vmulvx_v16hi, "vmulvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vmulvx_v16qi, "vmulvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vmulvx_v16qi, "vmulvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vmulvx_v16si, "vmulvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vmulvx_v16si, "vmulvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vmulvx_v1di, "vmulvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vmulvx_v2di, "vmulvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vmulvx_v2di, "vmulvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vmulvx_v2si, "vmulvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vmulvx_v32hi, "vmulvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vmulvx_v32hi, "vmulvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vmulvx_v32qi, "vmulvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vmulvx_v32qi, "vmulvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vmulvx_v32si, "vmulvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vmulvx_v4di, "vmulvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vmulvx_v4di, "vmulvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vmulvx_v4hi, "vmulvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vmulvx_v4si, "vmulvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vmulvx_v4si, "vmulvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vmulvx_v64hi, "vmulvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vmulvx_v64qi, "vmulvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vmulvx_v64qi, "vmulvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vmulvx_v8di, "vmulvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vmulvx_v8di, "vmulvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vmulvx_v8hi, "vmulvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vmulvx_v8hi, "vmulvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vmulvx_v8qi, "vmulvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vmulvx_v8si, "vmulvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vmulvx_v8si, "vmulvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vmvsx_v128qi, "vmvsx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QI_SI, vector128),
RISCV_BUILTIN (vmvsx_v16di, "vmvsx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DI_SI, vector128),
RISCV_BUILTIN (vmvsx_v16hi, "vmvsx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_SI, vector128),
RISCV_BUILTIN (vmvsx_v16hi, "vmvsx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_SI, vector64),
RISCV_BUILTIN (vmvsx_v16qi, "vmvsx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_SI, vector128),
RISCV_BUILTIN (vmvsx_v16qi, "vmvsx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_SI, vector64),
RISCV_BUILTIN (vmvsx_v16si, "vmvsx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_SI, vector128),
RISCV_BUILTIN (vmvsx_v16si, "vmvsx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_SI, vector64),
RISCV_BUILTIN (vmvsx_v1di, "vmvsx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DI_SI, vector64),
RISCV_BUILTIN (vmvsx_v2di, "vmvsx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_SI, vector128),
RISCV_BUILTIN (vmvsx_v2di, "vmvsx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_SI, vector64),
RISCV_BUILTIN (vmvsx_v2si, "vmvsx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SI_SI, vector64),
RISCV_BUILTIN (vmvsx_v32hi, "vmvsx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_SI, vector128),
RISCV_BUILTIN (vmvsx_v32hi, "vmvsx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_SI, vector64),
RISCV_BUILTIN (vmvsx_v32qi, "vmvsx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_SI, vector128),
RISCV_BUILTIN (vmvsx_v32qi, "vmvsx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_SI, vector64),
RISCV_BUILTIN (vmvsx_v32si, "vmvsx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SI_SI, vector128),
RISCV_BUILTIN (vmvsx_v4di, "vmvsx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_SI, vector128),
RISCV_BUILTIN (vmvsx_v4di, "vmvsx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_SI, vector64),
RISCV_BUILTIN (vmvsx_v4hi, "vmvsx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HI_SI, vector64),
RISCV_BUILTIN (vmvsx_v4si, "vmvsx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_SI, vector128),
RISCV_BUILTIN (vmvsx_v4si, "vmvsx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_SI, vector64),
RISCV_BUILTIN (vmvsx_v64hi, "vmvsx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HI_SI, vector128),
RISCV_BUILTIN (vmvsx_v64qi, "vmvsx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_SI, vector128),
RISCV_BUILTIN (vmvsx_v64qi, "vmvsx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_SI, vector64),
RISCV_BUILTIN (vmvsx_v8di, "vmvsx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_SI, vector128),
RISCV_BUILTIN (vmvsx_v8di, "vmvsx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_SI, vector64),
RISCV_BUILTIN (vmvsx_v8hi, "vmvsx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_SI, vector128),
RISCV_BUILTIN (vmvsx_v8hi, "vmvsx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_SI, vector64),
RISCV_BUILTIN (vmvsx_v8qi, "vmvsx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QI_SI, vector64),
RISCV_BUILTIN (vmvsx_v8si, "vmvsx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_SI, vector128),
RISCV_BUILTIN (vmvsx_v8si, "vmvsx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_SI, vector64),
RISCV_BUILTIN (vmvvi_v128qi, "vmvvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QI_SI, vector128),
RISCV_BUILTIN (vmvvi_v16di, "vmvvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DI_SI, vector128),
RISCV_BUILTIN (vmvvi_v16hi, "vmvvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_SI, vector128),
RISCV_BUILTIN (vmvvi_v16hi, "vmvvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_SI, vector64),
RISCV_BUILTIN (vmvvi_v16qi, "vmvvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_SI, vector128),
RISCV_BUILTIN (vmvvi_v16qi, "vmvvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_SI, vector64),
RISCV_BUILTIN (vmvvi_v16si, "vmvvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_SI, vector128),
RISCV_BUILTIN (vmvvi_v16si, "vmvvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_SI, vector64),
RISCV_BUILTIN (vmvvi_v1di, "vmvvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DI_SI, vector64),
RISCV_BUILTIN (vmvvi_v2di, "vmvvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_SI, vector128),
RISCV_BUILTIN (vmvvi_v2di, "vmvvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_SI, vector64),
RISCV_BUILTIN (vmvvi_v2si, "vmvvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SI_SI, vector64),
RISCV_BUILTIN (vmvvi_v32hi, "vmvvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_SI, vector128),
RISCV_BUILTIN (vmvvi_v32hi, "vmvvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_SI, vector64),
RISCV_BUILTIN (vmvvi_v32qi, "vmvvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_SI, vector128),
RISCV_BUILTIN (vmvvi_v32qi, "vmvvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_SI, vector64),
RISCV_BUILTIN (vmvvi_v32si, "vmvvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SI_SI, vector128),
RISCV_BUILTIN (vmvvi_v4di, "vmvvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_SI, vector128),
RISCV_BUILTIN (vmvvi_v4di, "vmvvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_SI, vector64),
RISCV_BUILTIN (vmvvi_v4hi, "vmvvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HI_SI, vector64),
RISCV_BUILTIN (vmvvi_v4si, "vmvvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_SI, vector128),
RISCV_BUILTIN (vmvvi_v4si, "vmvvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_SI, vector64),
RISCV_BUILTIN (vmvvi_v64hi, "vmvvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HI_SI, vector128),
RISCV_BUILTIN (vmvvi_v64qi, "vmvvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_SI, vector128),
RISCV_BUILTIN (vmvvi_v64qi, "vmvvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_SI, vector64),
RISCV_BUILTIN (vmvvi_v8di, "vmvvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_SI, vector128),
RISCV_BUILTIN (vmvvi_v8di, "vmvvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_SI, vector64),
RISCV_BUILTIN (vmvvi_v8hi, "vmvvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_SI, vector128),
RISCV_BUILTIN (vmvvi_v8hi, "vmvvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_SI, vector64),
RISCV_BUILTIN (vmvvi_v8qi, "vmvvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QI_SI, vector64),
RISCV_BUILTIN (vmvvi_v8si, "vmvvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_SI, vector128),
RISCV_BUILTIN (vmvvi_v8si, "vmvvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_SI, vector64),
RISCV_BUILTIN (vmvvv_v128qi, "vmvvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_SI, vector128),
RISCV_BUILTIN (vmvvv_v16df, "vmvvv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_SI, vector128),
RISCV_BUILTIN (vmvvv_v16di, "vmvvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_SI, vector128),
RISCV_BUILTIN (vmvvv_v16hi, "vmvvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_SI, vector128),
RISCV_BUILTIN (vmvvv_v16hi, "vmvvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_SI, vector64),
RISCV_BUILTIN (vmvvv_v16qi, "vmvvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_SI, vector128),
RISCV_BUILTIN (vmvvv_v16qi, "vmvvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_SI, vector64),
RISCV_BUILTIN (vmvvv_v16sf, "vmvvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SI, vector128),
RISCV_BUILTIN (vmvvv_v16sf, "vmvvv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_SI, vector64),
RISCV_BUILTIN (vmvvv_v16si, "vmvvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI, vector128),
RISCV_BUILTIN (vmvvv_v16si, "vmvvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI, vector64),
RISCV_BUILTIN (vmvvv_v1df, "vmvvv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_SI, vector64),
RISCV_BUILTIN (vmvvv_v1di, "vmvvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_SI, vector64),
RISCV_BUILTIN (vmvvv_v2df, "vmvvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_SI, vector128),
RISCV_BUILTIN (vmvvv_v2df, "vmvvv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_SI, vector64),
RISCV_BUILTIN (vmvvv_v2di, "vmvvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_SI, vector128),
RISCV_BUILTIN (vmvvv_v2di, "vmvvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_SI, vector64),
RISCV_BUILTIN (vmvvv_v2sf, "vmvvv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_SI, vector64),
RISCV_BUILTIN (vmvvv_v2si, "vmvvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI, vector64),
RISCV_BUILTIN (vmvvv_v32hi, "vmvvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_SI, vector128),
RISCV_BUILTIN (vmvvv_v32hi, "vmvvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_SI, vector64),
RISCV_BUILTIN (vmvvv_v32qi, "vmvvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_SI, vector128),
RISCV_BUILTIN (vmvvv_v32qi, "vmvvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_SI, vector64),
RISCV_BUILTIN (vmvvv_v32sf, "vmvvv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_SI, vector128),
RISCV_BUILTIN (vmvvv_v32si, "vmvvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI, vector128),
RISCV_BUILTIN (vmvvv_v4df, "vmvvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SI, vector128),
RISCV_BUILTIN (vmvvv_v4df, "vmvvv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_SI, vector64),
RISCV_BUILTIN (vmvvv_v4di, "vmvvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI, vector128),
RISCV_BUILTIN (vmvvv_v4di, "vmvvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI, vector64),
RISCV_BUILTIN (vmvvv_v4hi, "vmvvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_SI, vector64),
RISCV_BUILTIN (vmvvv_v4sf, "vmvvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SI, vector128),
RISCV_BUILTIN (vmvvv_v4sf, "vmvvv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_SI, vector64),
RISCV_BUILTIN (vmvvv_v4si, "vmvvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI, vector128),
RISCV_BUILTIN (vmvvv_v4si, "vmvvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI, vector64),
RISCV_BUILTIN (vmvvv_v64hi, "vmvvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_SI, vector128),
RISCV_BUILTIN (vmvvv_v64qi, "vmvvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_SI, vector128),
RISCV_BUILTIN (vmvvv_v64qi, "vmvvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_SI, vector64),
RISCV_BUILTIN (vmvvv_v8df, "vmvvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SI, vector128),
RISCV_BUILTIN (vmvvv_v8df, "vmvvv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_SI, vector64),
RISCV_BUILTIN (vmvvv_v8di, "vmvvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI, vector128),
RISCV_BUILTIN (vmvvv_v8di, "vmvvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI, vector64),
RISCV_BUILTIN (vmvvv_v8hi, "vmvvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_SI, vector128),
RISCV_BUILTIN (vmvvv_v8hi, "vmvvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_SI, vector64),
RISCV_BUILTIN (vmvvv_v8qi, "vmvvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_SI, vector64),
RISCV_BUILTIN (vmvvv_v8sf, "vmvvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SI, vector128),
RISCV_BUILTIN (vmvvv_v8sf, "vmvvv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_SI, vector64),
RISCV_BUILTIN (vmvvv_v8si, "vmvvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI, vector128),
RISCV_BUILTIN (vmvvv_v8si, "vmvvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI, vector64),
RISCV_BUILTIN (vmvvx_v128qi, "vmvvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QI_SI, vector128),
RISCV_BUILTIN (vmvvx_v16di, "vmvvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DI_SI, vector128),
RISCV_BUILTIN (vmvvx_v16hi, "vmvvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_SI, vector128),
RISCV_BUILTIN (vmvvx_v16hi, "vmvvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_SI, vector64),
RISCV_BUILTIN (vmvvx_v16qi, "vmvvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_SI, vector128),
RISCV_BUILTIN (vmvvx_v16qi, "vmvvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_SI, vector64),
RISCV_BUILTIN (vmvvx_v16si, "vmvvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_SI, vector128),
RISCV_BUILTIN (vmvvx_v16si, "vmvvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_SI, vector64),
RISCV_BUILTIN (vmvvx_v1di, "vmvvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DI_SI, vector64),
RISCV_BUILTIN (vmvvx_v2di, "vmvvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_SI, vector128),
RISCV_BUILTIN (vmvvx_v2di, "vmvvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_SI, vector64),
RISCV_BUILTIN (vmvvx_v2si, "vmvvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SI_SI, vector64),
RISCV_BUILTIN (vmvvx_v32hi, "vmvvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_SI, vector128),
RISCV_BUILTIN (vmvvx_v32hi, "vmvvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_SI, vector64),
RISCV_BUILTIN (vmvvx_v32qi, "vmvvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_SI, vector128),
RISCV_BUILTIN (vmvvx_v32qi, "vmvvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_SI, vector64),
RISCV_BUILTIN (vmvvx_v32si, "vmvvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SI_SI, vector128),
RISCV_BUILTIN (vmvvx_v4di, "vmvvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_SI, vector128),
RISCV_BUILTIN (vmvvx_v4di, "vmvvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_SI, vector64),
RISCV_BUILTIN (vmvvx_v4hi, "vmvvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HI_SI, vector64),
RISCV_BUILTIN (vmvvx_v4si, "vmvvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_SI, vector128),
RISCV_BUILTIN (vmvvx_v4si, "vmvvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_SI, vector64),
RISCV_BUILTIN (vmvvx_v64hi, "vmvvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HI_SI, vector128),
RISCV_BUILTIN (vmvvx_v64qi, "vmvvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_SI, vector128),
RISCV_BUILTIN (vmvvx_v64qi, "vmvvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_SI, vector64),
RISCV_BUILTIN (vmvvx_v8di, "vmvvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_SI, vector128),
RISCV_BUILTIN (vmvvx_v8di, "vmvvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_SI, vector64),
RISCV_BUILTIN (vmvvx_v8hi, "vmvvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_SI, vector128),
RISCV_BUILTIN (vmvvx_v8hi, "vmvvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_SI, vector64),
RISCV_BUILTIN (vmvvx_v8qi, "vmvvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QI_SI, vector64),
RISCV_BUILTIN (vmvvx_v8si, "vmvvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_SI, vector128),
RISCV_BUILTIN (vmvvx_v8si, "vmvvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_SI, vector64),
RISCV_BUILTIN (vmvxs_v128qi, "vmvxs_v128qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V128QI_SI, vector128),
RISCV_BUILTIN (vmvxs_v16di, "vmvxs_v16di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V16DI_SI, vector128),
RISCV_BUILTIN (vmvxs_v16hi, "vmvxs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V16HI_SI, vector128),
RISCV_BUILTIN (vmvxs_v16hi, "vmvxs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V16HI_SI, vector64),
RISCV_BUILTIN (vmvxs_v16qi, "vmvxs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V16QI_SI, vector128),
RISCV_BUILTIN (vmvxs_v16qi, "vmvxs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V16QI_SI, vector64),
RISCV_BUILTIN (vmvxs_v16si, "vmvxs_v16si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V16SI_SI, vector128),
RISCV_BUILTIN (vmvxs_v16si, "vmvxs_v16si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V16SI_SI, vector64),
RISCV_BUILTIN (vmvxs_v1di, "vmvxs_v1di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V1DI_SI, vector64),
RISCV_BUILTIN (vmvxs_v2di, "vmvxs_v2di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V2DI_SI, vector128),
RISCV_BUILTIN (vmvxs_v2di, "vmvxs_v2di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V2DI_SI, vector64),
RISCV_BUILTIN (vmvxs_v2si, "vmvxs_v2si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V2SI_SI, vector64),
RISCV_BUILTIN (vmvxs_v32hi, "vmvxs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V32HI_SI, vector128),
RISCV_BUILTIN (vmvxs_v32hi, "vmvxs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V32HI_SI, vector64),
RISCV_BUILTIN (vmvxs_v32qi, "vmvxs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V32QI_SI, vector128),
RISCV_BUILTIN (vmvxs_v32qi, "vmvxs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V32QI_SI, vector64),
RISCV_BUILTIN (vmvxs_v32si, "vmvxs_v32si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V32SI_SI, vector128),
RISCV_BUILTIN (vmvxs_v4di, "vmvxs_v4di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V4DI_SI, vector128),
RISCV_BUILTIN (vmvxs_v4di, "vmvxs_v4di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V4DI_SI, vector64),
RISCV_BUILTIN (vmvxs_v4hi, "vmvxs_v4hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V4HI_SI, vector64),
RISCV_BUILTIN (vmvxs_v4si, "vmvxs_v4si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V4SI_SI, vector128),
RISCV_BUILTIN (vmvxs_v4si, "vmvxs_v4si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V4SI_SI, vector64),
RISCV_BUILTIN (vmvxs_v64hi, "vmvxs_v64hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V64HI_SI, vector128),
RISCV_BUILTIN (vmvxs_v64qi, "vmvxs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V64QI_SI, vector128),
RISCV_BUILTIN (vmvxs_v64qi, "vmvxs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V64QI_SI, vector64),
RISCV_BUILTIN (vmvxs_v8di, "vmvxs_v8di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V8DI_SI, vector128),
RISCV_BUILTIN (vmvxs_v8di, "vmvxs_v8di", RISCV_BUILTIN_DIRECT, RISCV_DI_FTYPE_V8DI_SI, vector64),
RISCV_BUILTIN (vmvxs_v8hi, "vmvxs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V8HI_SI, vector128),
RISCV_BUILTIN (vmvxs_v8hi, "vmvxs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_HI_FTYPE_V8HI_SI, vector64),
RISCV_BUILTIN (vmvxs_v8qi, "vmvxs_v8qi", RISCV_BUILTIN_DIRECT, RISCV_QI_FTYPE_V8QI_SI, vector64),
RISCV_BUILTIN (vmvxs_v8si, "vmvxs_v8si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V8SI_SI, vector128),
RISCV_BUILTIN (vmvxs_v8si, "vmvxs_v8si", RISCV_BUILTIN_DIRECT, RISCV_SI_FTYPE_V8SI_SI, vector64),
RISCV_BUILTIN (vmxnormm_v128qi_v16qi, "vmxnormm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v16di_v16qi, "vmxnormm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v16hi_v16qi, "vmxnormm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v16hi_v8qi, "vmxnormm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v16qi_v16qi, "vmxnormm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v16qi_v8qi, "vmxnormm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v16si_v16qi, "vmxnormm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v16si_v8qi, "vmxnormm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v1di_v8qi, "vmxnormm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v2di_v16qi, "vmxnormm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v2di_v8qi, "vmxnormm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v2si_v8qi, "vmxnormm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v32hi_v16qi, "vmxnormm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v32hi_v8qi, "vmxnormm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v32qi_v16qi, "vmxnormm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v32qi_v8qi, "vmxnormm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v32si_v16qi, "vmxnormm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v4di_v16qi, "vmxnormm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v4di_v8qi, "vmxnormm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v4hi_v8qi, "vmxnormm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v4si_v16qi, "vmxnormm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v4si_v8qi, "vmxnormm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v64hi_v16qi, "vmxnormm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v64qi_v16qi, "vmxnormm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v64qi_v8qi, "vmxnormm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v8di_v16qi, "vmxnormm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v8di_v8qi, "vmxnormm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v8hi_v16qi, "vmxnormm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v8hi_v8qi, "vmxnormm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v8qi_v8qi, "vmxnormm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxnormm_v8si_v16qi, "vmxnormm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxnormm_v8si_v8qi, "vmxnormm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v128qi_v16qi, "vmxormm_v128qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v16di_v16qi, "vmxormm_v16di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v16hi_v16qi, "vmxormm_v16hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v16hi_v8qi, "vmxormm_v16hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v16qi_v16qi, "vmxormm_v16qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v16qi_v8qi, "vmxormm_v16qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v16si_v16qi, "vmxormm_v16si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v16si_v8qi, "vmxormm_v16si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v1di_v8qi, "vmxormm_v1di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v2di_v16qi, "vmxormm_v2di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v2di_v8qi, "vmxormm_v2di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v2si_v8qi, "vmxormm_v2si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v32hi_v16qi, "vmxormm_v32hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v32hi_v8qi, "vmxormm_v32hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v32qi_v16qi, "vmxormm_v32qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v32qi_v8qi, "vmxormm_v32qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v32si_v16qi, "vmxormm_v32si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v4di_v16qi, "vmxormm_v4di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v4di_v8qi, "vmxormm_v4di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v4hi_v8qi, "vmxormm_v4hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v4si_v16qi, "vmxormm_v4si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v4si_v8qi, "vmxormm_v4si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v64hi_v16qi, "vmxormm_v64hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v64qi_v16qi, "vmxormm_v64qi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v64qi_v8qi, "vmxormm_v64qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v8di_v16qi, "vmxormm_v8di_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v8di_v8qi, "vmxormm_v8di_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v8hi_v16qi, "vmxormm_v8hi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v8hi_v8qi, "vmxormm_v8hi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v8qi_v8qi, "vmxormm_v8qi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vmxormm_v8si_v16qi, "vmxormm_v8si_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vmxormm_v8si_v8qi, "vmxormm_v8si_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_mask_v16di, "vnclipuvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_mask_v16hi, "vnclipuvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_mask_v16hi, "vnclipuvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_mask_v16si, "vnclipuvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_mask_v16si, "vnclipuvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_mask_v2di, "vnclipuvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_mask_v32hi, "vnclipuvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_mask_v32hi, "vnclipuvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_mask_v32si, "vnclipuvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_mask_v4di, "vnclipuvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_mask_v4di, "vnclipuvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_mask_v4si, "vnclipuvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_mask_v64hi, "vnclipuvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_mask_v8di, "vnclipuvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_mask_v8di, "vnclipuvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_mask_v8hi, "vnclipuvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_mask_v8si, "vnclipuvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_mask_v8si, "vnclipuvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_v16di, "vnclipuvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16DI_USI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_v16hi, "vnclipuvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UQI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_v16hi, "vnclipuvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UQI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_v16si, "vnclipuvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16SI_UHI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_v16si, "vnclipuvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16SI_UHI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_v2di, "vnclipuvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_v32hi, "vnclipuvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32HI_UQI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_v32hi, "vnclipuvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32HI_UQI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_v32si, "vnclipuvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32SI_UHI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_v4di, "vnclipuvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_v4di, "vnclipuvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4DI_USI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_v4si, "vnclipuvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4SI_UHI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_v64hi, "vnclipuvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64HI_UQI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_v8di, "vnclipuvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8DI_USI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_v8di, "vnclipuvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8DI_USI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_v8hi, "vnclipuvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UQI_USI, vector64),
RISCV_BUILTIN (vnclipuvi_v8si, "vnclipuvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8SI_UHI_USI, vector128),
RISCV_BUILTIN (vnclipuvi_v8si, "vnclipuvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8SI_UHI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_mask_v16di, "vnclipuvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16DI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_mask_v16hi, "vnclipuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_mask_v16hi, "vnclipuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_mask_v16si, "vnclipuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16SI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_mask_v16si, "vnclipuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16SI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_mask_v2di, "vnclipuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2DI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_mask_v32hi, "vnclipuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32HI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_mask_v32hi, "vnclipuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32HI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_mask_v32si, "vnclipuvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32SI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_mask_v4di, "vnclipuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4DI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_mask_v4di, "vnclipuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4DI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_mask_v4si, "vnclipuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4SI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_mask_v64hi, "vnclipuvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64HI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_mask_v8di, "vnclipuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8DI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_mask_v8di, "vnclipuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8DI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_mask_v8hi, "vnclipuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_mask_v8si, "vnclipuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8SI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_mask_v8si, "vnclipuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8SI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_v16di, "vnclipuvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16DI_UV16SI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_v16hi, "vnclipuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_v16hi, "vnclipuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UV16QI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_v16si, "vnclipuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16SI_UV16HI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_v16si, "vnclipuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16SI_UV16HI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_v2di, "vnclipuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2DI_UV2SI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_v32hi, "vnclipuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32HI_UV32QI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_v32hi, "vnclipuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32HI_UV32QI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_v32si, "vnclipuvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32SI_UV32HI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_v4di, "vnclipuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4DI_UV4SI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_v4di, "vnclipuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4DI_UV4SI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_v4si, "vnclipuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4SI_UV4HI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_v64hi, "vnclipuvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64HI_UV64QI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_v8di, "vnclipuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8DI_UV8SI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_v8di, "vnclipuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8DI_UV8SI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_v8hi, "vnclipuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvv_v8si, "vnclipuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8SI_UV8HI_USI, vector128),
RISCV_BUILTIN (vnclipuvv_v8si, "vnclipuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8SI_UV8HI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_mask_v16di, "vnclipuvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_mask_v16hi, "vnclipuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_mask_v16hi, "vnclipuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_mask_v16si, "vnclipuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_mask_v16si, "vnclipuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_mask_v2di, "vnclipuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_mask_v32hi, "vnclipuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_mask_v32hi, "vnclipuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_mask_v32si, "vnclipuvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_mask_v4di, "vnclipuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_mask_v4di, "vnclipuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_mask_v4si, "vnclipuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_mask_v64hi, "vnclipuvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_mask_v8di, "vnclipuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_mask_v8di, "vnclipuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_mask_v8hi, "vnclipuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_mask_v8si, "vnclipuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_mask_v8si, "vnclipuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_v16di, "vnclipuvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16DI_USI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_v16hi, "vnclipuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UQI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_v16hi, "vnclipuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UQI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_v16si, "vnclipuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16SI_UHI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_v16si, "vnclipuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16SI_UHI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_v2di, "vnclipuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_v32hi, "vnclipuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32HI_UQI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_v32hi, "vnclipuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32HI_UQI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_v32si, "vnclipuvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32SI_UHI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_v4di, "vnclipuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_v4di, "vnclipuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4DI_USI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_v4si, "vnclipuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4SI_UHI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_v64hi, "vnclipuvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64HI_UQI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_v8di, "vnclipuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8DI_USI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_v8di, "vnclipuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8DI_USI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_v8hi, "vnclipuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UQI_USI, vector64),
RISCV_BUILTIN (vnclipuvx_v8si, "vnclipuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8SI_UHI_USI, vector128),
RISCV_BUILTIN (vnclipuvx_v8si, "vnclipuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8SI_UHI_USI, vector64),
RISCV_BUILTIN (vnclipvi_mask_v16di, "vnclipvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvi_mask_v16hi, "vnclipvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvi_mask_v16hi, "vnclipvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvi_mask_v16si, "vnclipvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvi_mask_v16si, "vnclipvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvi_mask_v2di, "vnclipvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvi_mask_v32hi, "vnclipvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvi_mask_v32hi, "vnclipvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvi_mask_v32si, "vnclipvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvi_mask_v4di, "vnclipvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvi_mask_v4di, "vnclipvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvi_mask_v4si, "vnclipvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvi_mask_v64hi, "vnclipvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvi_mask_v8di, "vnclipvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvi_mask_v8di, "vnclipvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvi_mask_v8hi, "vnclipvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvi_mask_v8si, "vnclipvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvi_mask_v8si, "vnclipvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvi_v16di, "vnclipvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16DI_USI_USI, vector128),
RISCV_BUILTIN (vnclipvi_v16hi, "vnclipvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16HI_UQI_USI, vector128),
RISCV_BUILTIN (vnclipvi_v16hi, "vnclipvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16HI_UQI_USI, vector64),
RISCV_BUILTIN (vnclipvi_v16si, "vnclipvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SI_UHI_USI, vector128),
RISCV_BUILTIN (vnclipvi_v16si, "vnclipvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SI_UHI_USI, vector64),
RISCV_BUILTIN (vnclipvi_v2di, "vnclipvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vnclipvi_v32hi, "vnclipvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32HI_UQI_USI, vector128),
RISCV_BUILTIN (vnclipvi_v32hi, "vnclipvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32HI_UQI_USI, vector64),
RISCV_BUILTIN (vnclipvi_v32si, "vnclipvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32SI_UHI_USI, vector128),
RISCV_BUILTIN (vnclipvi_v4di, "vnclipvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vnclipvi_v4di, "vnclipvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DI_USI_USI, vector64),
RISCV_BUILTIN (vnclipvi_v4si, "vnclipvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4SI_UHI_USI, vector64),
RISCV_BUILTIN (vnclipvi_v64hi, "vnclipvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64HI_UQI_USI, vector128),
RISCV_BUILTIN (vnclipvi_v8di, "vnclipvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DI_USI_USI, vector128),
RISCV_BUILTIN (vnclipvi_v8di, "vnclipvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DI_USI_USI, vector64),
RISCV_BUILTIN (vnclipvi_v8hi, "vnclipvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8HI_UQI_USI, vector64),
RISCV_BUILTIN (vnclipvi_v8si, "vnclipvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SI_UHI_USI, vector128),
RISCV_BUILTIN (vnclipvi_v8si, "vnclipvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SI_UHI_USI, vector64),
RISCV_BUILTIN (vnclipvv_mask_v16di, "vnclipvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16DI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvv_mask_v16hi, "vnclipvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16HI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvv_mask_v16hi, "vnclipvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16HI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvv_mask_v16si, "vnclipvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvv_mask_v16si, "vnclipvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvv_mask_v2di, "vnclipvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2DI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvv_mask_v32hi, "vnclipvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32HI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvv_mask_v32hi, "vnclipvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32HI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvv_mask_v32si, "vnclipvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32SI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvv_mask_v4di, "vnclipvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvv_mask_v4di, "vnclipvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvv_mask_v4si, "vnclipvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4SI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvv_mask_v64hi, "vnclipvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64HI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvv_mask_v8di, "vnclipvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvv_mask_v8di, "vnclipvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvv_mask_v8hi, "vnclipvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8HI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvv_mask_v8si, "vnclipvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvv_mask_v8si, "vnclipvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvv_v16di, "vnclipvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16DI_UV16SI_USI, vector128),
RISCV_BUILTIN (vnclipvv_v16hi, "vnclipvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvv_v16hi, "vnclipvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16HI_UV16QI_USI, vector64),
RISCV_BUILTIN (vnclipvv_v16si, "vnclipvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SI_UV16HI_USI, vector128),
RISCV_BUILTIN (vnclipvv_v16si, "vnclipvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SI_UV16HI_USI, vector64),
RISCV_BUILTIN (vnclipvv_v2di, "vnclipvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2DI_UV2SI_USI, vector64),
RISCV_BUILTIN (vnclipvv_v32hi, "vnclipvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32HI_UV32QI_USI, vector128),
RISCV_BUILTIN (vnclipvv_v32hi, "vnclipvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32HI_UV32QI_USI, vector64),
RISCV_BUILTIN (vnclipvv_v32si, "vnclipvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32SI_UV32HI_USI, vector128),
RISCV_BUILTIN (vnclipvv_v4di, "vnclipvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DI_UV4SI_USI, vector128),
RISCV_BUILTIN (vnclipvv_v4di, "vnclipvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DI_UV4SI_USI, vector64),
RISCV_BUILTIN (vnclipvv_v4si, "vnclipvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4SI_UV4HI_USI, vector64),
RISCV_BUILTIN (vnclipvv_v64hi, "vnclipvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64HI_UV64QI_USI, vector128),
RISCV_BUILTIN (vnclipvv_v8di, "vnclipvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DI_UV8SI_USI, vector128),
RISCV_BUILTIN (vnclipvv_v8di, "vnclipvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DI_UV8SI_USI, vector64),
RISCV_BUILTIN (vnclipvv_v8hi, "vnclipvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvv_v8si, "vnclipvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SI_UV8HI_USI, vector128),
RISCV_BUILTIN (vnclipvv_v8si, "vnclipvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SI_UV8HI_USI, vector64),
RISCV_BUILTIN (vnclipvx_mask_v16di, "vnclipvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvx_mask_v16hi, "vnclipvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvx_mask_v16hi, "vnclipvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvx_mask_v16si, "vnclipvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvx_mask_v16si, "vnclipvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvx_mask_v2di, "vnclipvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvx_mask_v32hi, "vnclipvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvx_mask_v32hi, "vnclipvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvx_mask_v32si, "vnclipvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvx_mask_v4di, "vnclipvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvx_mask_v4di, "vnclipvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvx_mask_v4si, "vnclipvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvx_mask_v64hi, "vnclipvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvx_mask_v8di, "vnclipvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvx_mask_v8di, "vnclipvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvx_mask_v8hi, "vnclipvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvx_mask_v8si, "vnclipvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnclipvx_mask_v8si, "vnclipvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnclipvx_v16di, "vnclipvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16DI_USI_USI, vector128),
RISCV_BUILTIN (vnclipvx_v16hi, "vnclipvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16HI_UQI_USI, vector128),
RISCV_BUILTIN (vnclipvx_v16hi, "vnclipvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16HI_UQI_USI, vector64),
RISCV_BUILTIN (vnclipvx_v16si, "vnclipvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SI_UHI_USI, vector128),
RISCV_BUILTIN (vnclipvx_v16si, "vnclipvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SI_UHI_USI, vector64),
RISCV_BUILTIN (vnclipvx_v2di, "vnclipvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vnclipvx_v32hi, "vnclipvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32HI_UQI_USI, vector128),
RISCV_BUILTIN (vnclipvx_v32hi, "vnclipvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32HI_UQI_USI, vector64),
RISCV_BUILTIN (vnclipvx_v32si, "vnclipvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32SI_UHI_USI, vector128),
RISCV_BUILTIN (vnclipvx_v4di, "vnclipvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vnclipvx_v4di, "vnclipvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DI_USI_USI, vector64),
RISCV_BUILTIN (vnclipvx_v4si, "vnclipvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4SI_UHI_USI, vector64),
RISCV_BUILTIN (vnclipvx_v64hi, "vnclipvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64HI_UQI_USI, vector128),
RISCV_BUILTIN (vnclipvx_v8di, "vnclipvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DI_USI_USI, vector128),
RISCV_BUILTIN (vnclipvx_v8di, "vnclipvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DI_USI_USI, vector64),
RISCV_BUILTIN (vnclipvx_v8hi, "vnclipvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8HI_UQI_USI, vector64),
RISCV_BUILTIN (vnclipvx_v8si, "vnclipvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SI_UHI_USI, vector128),
RISCV_BUILTIN (vnclipvx_v8si, "vnclipvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SI_UHI_USI, vector64),
RISCV_BUILTIN (vnmsacvv_mask_v16hi, "vnmsacvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_mask_v16hi, "vnmsacvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_mask_v16qi, "vnmsacvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_mask_v16qi, "vnmsacvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_mask_v16si, "vnmsacvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_mask_v1di, "vnmsacvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_mask_v2di, "vnmsacvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_mask_v2di, "vnmsacvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_mask_v2si, "vnmsacvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_mask_v32hi, "vnmsacvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_mask_v32qi, "vnmsacvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_mask_v32qi, "vnmsacvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_mask_v4di, "vnmsacvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_mask_v4di, "vnmsacvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_mask_v4hi, "vnmsacvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_mask_v4si, "vnmsacvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_mask_v4si, "vnmsacvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_mask_v64qi, "vnmsacvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_mask_v8di, "vnmsacvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_mask_v8hi, "vnmsacvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_mask_v8hi, "vnmsacvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_mask_v8qi, "vnmsacvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_mask_v8si, "vnmsacvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_mask_v8si, "vnmsacvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v128qi, "vnmsacvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v16di, "vnmsacvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v16hi, "vnmsacvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v16hi, "vnmsacvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v16qi, "vnmsacvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v16qi, "vnmsacvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v16si, "vnmsacvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v16si, "vnmsacvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v1di, "vnmsacvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v2di, "vnmsacvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v2di, "vnmsacvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v2si, "vnmsacvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v32hi, "vnmsacvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v32hi, "vnmsacvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v32qi, "vnmsacvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v32qi, "vnmsacvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v32si, "vnmsacvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v4di, "vnmsacvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v4di, "vnmsacvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v4hi, "vnmsacvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v4si, "vnmsacvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v4si, "vnmsacvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v64hi, "vnmsacvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v64qi, "vnmsacvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v64qi, "vnmsacvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v8di, "vnmsacvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v8di, "vnmsacvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v8hi, "vnmsacvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v8hi, "vnmsacvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v8qi, "vnmsacvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvv_v8si, "vnmsacvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vnmsacvv_v8si, "vnmsacvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_mask_v16hi, "vnmsacvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_mask_v16hi, "vnmsacvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_mask_v16qi, "vnmsacvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_mask_v16qi, "vnmsacvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_mask_v16si, "vnmsacvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_mask_v1di, "vnmsacvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_mask_v2di, "vnmsacvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_mask_v2di, "vnmsacvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_mask_v2si, "vnmsacvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_mask_v32hi, "vnmsacvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_mask_v32qi, "vnmsacvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_mask_v32qi, "vnmsacvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_mask_v4di, "vnmsacvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_mask_v4di, "vnmsacvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_mask_v4hi, "vnmsacvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_mask_v4si, "vnmsacvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_mask_v4si, "vnmsacvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_mask_v64qi, "vnmsacvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_mask_v8di, "vnmsacvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_mask_v8hi, "vnmsacvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_mask_v8hi, "vnmsacvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_mask_v8qi, "vnmsacvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_mask_v8si, "vnmsacvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_mask_v8si, "vnmsacvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v128qi, "vnmsacvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QI_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v16di, "vnmsacvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DI_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v16hi, "vnmsacvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v16hi, "vnmsacvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v16qi, "vnmsacvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v16qi, "vnmsacvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v16si, "vnmsacvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v16si, "vnmsacvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v1di, "vnmsacvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DI_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v2di, "vnmsacvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v2di, "vnmsacvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v2si, "vnmsacvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SI_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v32hi, "vnmsacvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v32hi, "vnmsacvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v32qi, "vnmsacvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v32qi, "vnmsacvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v32si, "vnmsacvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SI_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v4di, "vnmsacvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v4di, "vnmsacvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v4hi, "vnmsacvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HI_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v4si, "vnmsacvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v4si, "vnmsacvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v64hi, "vnmsacvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HI_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v64qi, "vnmsacvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v64qi, "vnmsacvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v8di, "vnmsacvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v8di, "vnmsacvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v8hi, "vnmsacvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v8hi, "vnmsacvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v8qi, "vnmsacvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QI_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vnmsacvx_v8si, "vnmsacvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vnmsacvx_v8si, "vnmsacvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_mask_v16hi, "vnmsubvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_mask_v16hi, "vnmsubvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_mask_v16qi, "vnmsubvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_mask_v16qi, "vnmsubvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_mask_v16si, "vnmsubvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_mask_v1di, "vnmsubvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_mask_v2di, "vnmsubvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_mask_v2di, "vnmsubvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_mask_v2si, "vnmsubvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_mask_v32hi, "vnmsubvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_mask_v32qi, "vnmsubvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_mask_v32qi, "vnmsubvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_mask_v4di, "vnmsubvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_mask_v4di, "vnmsubvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_mask_v4hi, "vnmsubvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_mask_v4si, "vnmsubvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_mask_v4si, "vnmsubvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_mask_v64qi, "vnmsubvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_mask_v8di, "vnmsubvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_mask_v8hi, "vnmsubvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_mask_v8hi, "vnmsubvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_mask_v8qi, "vnmsubvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_mask_v8si, "vnmsubvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_mask_v8si, "vnmsubvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v128qi, "vnmsubvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v16di, "vnmsubvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v16hi, "vnmsubvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v16hi, "vnmsubvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v16qi, "vnmsubvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v16qi, "vnmsubvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v16si, "vnmsubvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v16si, "vnmsubvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v1di, "vnmsubvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v2di, "vnmsubvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v2di, "vnmsubvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v2si, "vnmsubvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v32hi, "vnmsubvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v32hi, "vnmsubvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v32qi, "vnmsubvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v32qi, "vnmsubvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v32si, "vnmsubvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v4di, "vnmsubvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v4di, "vnmsubvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v4hi, "vnmsubvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v4si, "vnmsubvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v4si, "vnmsubvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v64hi, "vnmsubvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v64qi, "vnmsubvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v64qi, "vnmsubvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v8di, "vnmsubvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v8di, "vnmsubvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v8hi, "vnmsubvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v8hi, "vnmsubvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v8qi, "vnmsubvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvv_v8si, "vnmsubvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vnmsubvv_v8si, "vnmsubvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_mask_v16hi, "vnmsubvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_mask_v16hi, "vnmsubvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_mask_v16qi, "vnmsubvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_mask_v16qi, "vnmsubvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_mask_v16si, "vnmsubvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_mask_v1di, "vnmsubvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_mask_v2di, "vnmsubvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_mask_v2di, "vnmsubvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_mask_v2si, "vnmsubvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_mask_v32hi, "vnmsubvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_mask_v32qi, "vnmsubvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_mask_v32qi, "vnmsubvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_mask_v4di, "vnmsubvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_mask_v4di, "vnmsubvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_mask_v4hi, "vnmsubvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_mask_v4si, "vnmsubvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_mask_v4si, "vnmsubvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_mask_v64qi, "vnmsubvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_mask_v8di, "vnmsubvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_mask_v8hi, "vnmsubvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_mask_v8hi, "vnmsubvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_mask_v8qi, "vnmsubvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_mask_v8si, "vnmsubvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_mask_v8si, "vnmsubvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v128qi, "vnmsubvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_QI_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v16di, "vnmsubvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_DI_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v16hi, "vnmsubvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v16hi, "vnmsubvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_HI_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v16qi, "vnmsubvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v16qi, "vnmsubvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_QI_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v16si, "vnmsubvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v16si, "vnmsubvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_SI_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v1di, "vnmsubvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_DI_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v2di, "vnmsubvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v2di, "vnmsubvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_DI_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v2si, "vnmsubvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_SI_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v32hi, "vnmsubvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v32hi, "vnmsubvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_HI_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v32qi, "vnmsubvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v32qi, "vnmsubvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_QI_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v32si, "vnmsubvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_SI_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v4di, "vnmsubvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v4di, "vnmsubvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_DI_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v4hi, "vnmsubvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_HI_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v4si, "vnmsubvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v4si, "vnmsubvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_SI_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v64hi, "vnmsubvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_HI_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v64qi, "vnmsubvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v64qi, "vnmsubvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_QI_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v8di, "vnmsubvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v8di, "vnmsubvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_DI_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v8hi, "vnmsubvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v8hi, "vnmsubvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_HI_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v8qi, "vnmsubvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_QI_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vnmsubvx_v8si, "vnmsubvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vnmsubvx_v8si, "vnmsubvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_SI_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v128qi, "vnotv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v16di, "vnotv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v16hi, "vnotv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v16hi, "vnotv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v16qi, "vnotv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v16qi, "vnotv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v16si, "vnotv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v16si, "vnotv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v1di, "vnotv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v2di, "vnotv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v2di, "vnotv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v2si, "vnotv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v32hi, "vnotv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v32hi, "vnotv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v32qi, "vnotv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v32qi, "vnotv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v32si, "vnotv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v4di, "vnotv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v4di, "vnotv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v4hi, "vnotv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v4si, "vnotv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v4si, "vnotv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v64hi, "vnotv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v64qi, "vnotv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v64qi, "vnotv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v8di, "vnotv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v8di, "vnotv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v8hi, "vnotv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v8hi, "vnotv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v8qi, "vnotv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_mask_v8si, "vnotv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vnotv_mask_v8si, "vnotv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vnotv_v128qi, "vnotv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_SI, vector128),
RISCV_BUILTIN (vnotv_v16di, "vnotv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_SI, vector128),
RISCV_BUILTIN (vnotv_v16hi, "vnotv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_SI, vector128),
RISCV_BUILTIN (vnotv_v16hi, "vnotv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_SI, vector64),
RISCV_BUILTIN (vnotv_v16qi, "vnotv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_SI, vector128),
RISCV_BUILTIN (vnotv_v16qi, "vnotv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_SI, vector64),
RISCV_BUILTIN (vnotv_v16si, "vnotv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI, vector128),
RISCV_BUILTIN (vnotv_v16si, "vnotv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI, vector64),
RISCV_BUILTIN (vnotv_v1di, "vnotv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_SI, vector64),
RISCV_BUILTIN (vnotv_v2di, "vnotv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_SI, vector128),
RISCV_BUILTIN (vnotv_v2di, "vnotv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_SI, vector64),
RISCV_BUILTIN (vnotv_v2si, "vnotv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI, vector64),
RISCV_BUILTIN (vnotv_v32hi, "vnotv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_SI, vector128),
RISCV_BUILTIN (vnotv_v32hi, "vnotv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_SI, vector64),
RISCV_BUILTIN (vnotv_v32qi, "vnotv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_SI, vector128),
RISCV_BUILTIN (vnotv_v32qi, "vnotv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_SI, vector64),
RISCV_BUILTIN (vnotv_v32si, "vnotv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI, vector128),
RISCV_BUILTIN (vnotv_v4di, "vnotv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI, vector128),
RISCV_BUILTIN (vnotv_v4di, "vnotv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI, vector64),
RISCV_BUILTIN (vnotv_v4hi, "vnotv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_SI, vector64),
RISCV_BUILTIN (vnotv_v4si, "vnotv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI, vector128),
RISCV_BUILTIN (vnotv_v4si, "vnotv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI, vector64),
RISCV_BUILTIN (vnotv_v64hi, "vnotv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_SI, vector128),
RISCV_BUILTIN (vnotv_v64qi, "vnotv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_SI, vector128),
RISCV_BUILTIN (vnotv_v64qi, "vnotv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_SI, vector64),
RISCV_BUILTIN (vnotv_v8di, "vnotv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI, vector128),
RISCV_BUILTIN (vnotv_v8di, "vnotv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI, vector64),
RISCV_BUILTIN (vnotv_v8hi, "vnotv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_SI, vector128),
RISCV_BUILTIN (vnotv_v8hi, "vnotv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_SI, vector64),
RISCV_BUILTIN (vnotv_v8qi, "vnotv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_SI, vector64),
RISCV_BUILTIN (vnotv_v8si, "vnotv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI, vector128),
RISCV_BUILTIN (vnotv_v8si, "vnotv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI, vector64),
RISCV_BUILTIN (vnsravi_mask_v16di, "vnsravi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravi_mask_v16hi, "vnsravi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravi_mask_v16hi, "vnsravi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravi_mask_v16si, "vnsravi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravi_mask_v16si, "vnsravi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravi_mask_v2di, "vnsravi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravi_mask_v32hi, "vnsravi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravi_mask_v32hi, "vnsravi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravi_mask_v32si, "vnsravi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravi_mask_v4di, "vnsravi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravi_mask_v4di, "vnsravi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravi_mask_v4si, "vnsravi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravi_mask_v64hi, "vnsravi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravi_mask_v8di, "vnsravi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravi_mask_v8di, "vnsravi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravi_mask_v8hi, "vnsravi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravi_mask_v8si, "vnsravi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravi_mask_v8si, "vnsravi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravi_v16di, "vnsravi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16DI_USI_USI, vector128),
RISCV_BUILTIN (vnsravi_v16hi, "vnsravi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16HI_UQI_USI, vector128),
RISCV_BUILTIN (vnsravi_v16hi, "vnsravi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16HI_UQI_USI, vector64),
RISCV_BUILTIN (vnsravi_v16si, "vnsravi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SI_UHI_USI, vector128),
RISCV_BUILTIN (vnsravi_v16si, "vnsravi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SI_UHI_USI, vector64),
RISCV_BUILTIN (vnsravi_v2di, "vnsravi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vnsravi_v32hi, "vnsravi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32HI_UQI_USI, vector128),
RISCV_BUILTIN (vnsravi_v32hi, "vnsravi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32HI_UQI_USI, vector64),
RISCV_BUILTIN (vnsravi_v32si, "vnsravi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32SI_UHI_USI, vector128),
RISCV_BUILTIN (vnsravi_v4di, "vnsravi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vnsravi_v4di, "vnsravi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DI_USI_USI, vector64),
RISCV_BUILTIN (vnsravi_v4si, "vnsravi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4SI_UHI_USI, vector64),
RISCV_BUILTIN (vnsravi_v64hi, "vnsravi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64HI_UQI_USI, vector128),
RISCV_BUILTIN (vnsravi_v8di, "vnsravi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DI_USI_USI, vector128),
RISCV_BUILTIN (vnsravi_v8di, "vnsravi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DI_USI_USI, vector64),
RISCV_BUILTIN (vnsravi_v8hi, "vnsravi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8HI_UQI_USI, vector64),
RISCV_BUILTIN (vnsravi_v8si, "vnsravi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SI_UHI_USI, vector128),
RISCV_BUILTIN (vnsravi_v8si, "vnsravi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SI_UHI_USI, vector64),
RISCV_BUILTIN (vnsravv_mask_v16di, "vnsravv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16DI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravv_mask_v16hi, "vnsravv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16HI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravv_mask_v16hi, "vnsravv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16HI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravv_mask_v16si, "vnsravv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravv_mask_v16si, "vnsravv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravv_mask_v2di, "vnsravv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2DI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravv_mask_v32hi, "vnsravv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32HI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravv_mask_v32hi, "vnsravv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32HI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravv_mask_v32si, "vnsravv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32SI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravv_mask_v4di, "vnsravv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravv_mask_v4di, "vnsravv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravv_mask_v4si, "vnsravv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4SI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravv_mask_v64hi, "vnsravv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64HI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravv_mask_v8di, "vnsravv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravv_mask_v8di, "vnsravv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravv_mask_v8hi, "vnsravv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8HI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravv_mask_v8si, "vnsravv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravv_mask_v8si, "vnsravv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravv_v16di, "vnsravv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16DI_UV16SI_USI, vector128),
RISCV_BUILTIN (vnsravv_v16hi, "vnsravv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravv_v16hi, "vnsravv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16HI_UV16QI_USI, vector64),
RISCV_BUILTIN (vnsravv_v16si, "vnsravv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SI_UV16HI_USI, vector128),
RISCV_BUILTIN (vnsravv_v16si, "vnsravv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SI_UV16HI_USI, vector64),
RISCV_BUILTIN (vnsravv_v2di, "vnsravv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2DI_UV2SI_USI, vector64),
RISCV_BUILTIN (vnsravv_v32hi, "vnsravv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32HI_UV32QI_USI, vector128),
RISCV_BUILTIN (vnsravv_v32hi, "vnsravv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32HI_UV32QI_USI, vector64),
RISCV_BUILTIN (vnsravv_v32si, "vnsravv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32SI_UV32HI_USI, vector128),
RISCV_BUILTIN (vnsravv_v4di, "vnsravv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DI_UV4SI_USI, vector128),
RISCV_BUILTIN (vnsravv_v4di, "vnsravv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DI_UV4SI_USI, vector64),
RISCV_BUILTIN (vnsravv_v4si, "vnsravv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4SI_UV4HI_USI, vector64),
RISCV_BUILTIN (vnsravv_v64hi, "vnsravv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64HI_UV64QI_USI, vector128),
RISCV_BUILTIN (vnsravv_v8di, "vnsravv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DI_UV8SI_USI, vector128),
RISCV_BUILTIN (vnsravv_v8di, "vnsravv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DI_UV8SI_USI, vector64),
RISCV_BUILTIN (vnsravv_v8hi, "vnsravv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravv_v8si, "vnsravv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SI_UV8HI_USI, vector128),
RISCV_BUILTIN (vnsravv_v8si, "vnsravv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SI_UV8HI_USI, vector64),
RISCV_BUILTIN (vnsravx_mask_v16di, "vnsravx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravx_mask_v16hi, "vnsravx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravx_mask_v16hi, "vnsravx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravx_mask_v16si, "vnsravx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravx_mask_v16si, "vnsravx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravx_mask_v2di, "vnsravx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravx_mask_v32hi, "vnsravx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravx_mask_v32hi, "vnsravx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravx_mask_v32si, "vnsravx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravx_mask_v4di, "vnsravx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravx_mask_v4di, "vnsravx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravx_mask_v4si, "vnsravx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravx_mask_v64hi, "vnsravx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravx_mask_v8di, "vnsravx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravx_mask_v8di, "vnsravx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravx_mask_v8hi, "vnsravx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravx_mask_v8si, "vnsravx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsravx_mask_v8si, "vnsravx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsravx_v16di, "vnsravx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16DI_USI_USI, vector128),
RISCV_BUILTIN (vnsravx_v16hi, "vnsravx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16HI_UQI_USI, vector128),
RISCV_BUILTIN (vnsravx_v16hi, "vnsravx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16HI_UQI_USI, vector64),
RISCV_BUILTIN (vnsravx_v16si, "vnsravx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SI_UHI_USI, vector128),
RISCV_BUILTIN (vnsravx_v16si, "vnsravx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16SI_UHI_USI, vector64),
RISCV_BUILTIN (vnsravx_v2di, "vnsravx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2DI_USI_USI, vector64),
RISCV_BUILTIN (vnsravx_v32hi, "vnsravx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32HI_UQI_USI, vector128),
RISCV_BUILTIN (vnsravx_v32hi, "vnsravx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32HI_UQI_USI, vector64),
RISCV_BUILTIN (vnsravx_v32si, "vnsravx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32SI_UHI_USI, vector128),
RISCV_BUILTIN (vnsravx_v4di, "vnsravx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DI_USI_USI, vector128),
RISCV_BUILTIN (vnsravx_v4di, "vnsravx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4DI_USI_USI, vector64),
RISCV_BUILTIN (vnsravx_v4si, "vnsravx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4SI_UHI_USI, vector64),
RISCV_BUILTIN (vnsravx_v64hi, "vnsravx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64HI_UQI_USI, vector128),
RISCV_BUILTIN (vnsravx_v8di, "vnsravx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DI_USI_USI, vector128),
RISCV_BUILTIN (vnsravx_v8di, "vnsravx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8DI_USI_USI, vector64),
RISCV_BUILTIN (vnsravx_v8hi, "vnsravx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8HI_UQI_USI, vector64),
RISCV_BUILTIN (vnsravx_v8si, "vnsravx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SI_UHI_USI, vector128),
RISCV_BUILTIN (vnsravx_v8si, "vnsravx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8SI_UHI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_mask_v16di, "vnsrlvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_mask_v16hi, "vnsrlvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_mask_v16hi, "vnsrlvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_mask_v16si, "vnsrlvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_mask_v16si, "vnsrlvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_mask_v2di, "vnsrlvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_mask_v32hi, "vnsrlvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_mask_v32hi, "vnsrlvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_mask_v32si, "vnsrlvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_mask_v4di, "vnsrlvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_mask_v4di, "vnsrlvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_mask_v4si, "vnsrlvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_mask_v64hi, "vnsrlvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_mask_v8di, "vnsrlvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_mask_v8di, "vnsrlvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_mask_v8hi, "vnsrlvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_mask_v8si, "vnsrlvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_mask_v8si, "vnsrlvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_v16di, "vnsrlvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16DI_USI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_v16hi, "vnsrlvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UQI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_v16hi, "vnsrlvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UQI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_v16si, "vnsrlvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16SI_UHI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_v16si, "vnsrlvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16SI_UHI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_v2di, "vnsrlvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_v32hi, "vnsrlvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32HI_UQI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_v32hi, "vnsrlvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32HI_UQI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_v32si, "vnsrlvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32SI_UHI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_v4di, "vnsrlvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_v4di, "vnsrlvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4DI_USI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_v4si, "vnsrlvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4SI_UHI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_v64hi, "vnsrlvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64HI_UQI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_v8di, "vnsrlvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8DI_USI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_v8di, "vnsrlvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8DI_USI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_v8hi, "vnsrlvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UQI_USI, vector64),
RISCV_BUILTIN (vnsrlvi_v8si, "vnsrlvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8SI_UHI_USI, vector128),
RISCV_BUILTIN (vnsrlvi_v8si, "vnsrlvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8SI_UHI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_mask_v16di, "vnsrlvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16DI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_mask_v16hi, "vnsrlvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_mask_v16hi, "vnsrlvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_mask_v16si, "vnsrlvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16SI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_mask_v16si, "vnsrlvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16SI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_mask_v2di, "vnsrlvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2DI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_mask_v32hi, "vnsrlvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32HI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_mask_v32hi, "vnsrlvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32HI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_mask_v32si, "vnsrlvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32SI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_mask_v4di, "vnsrlvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4DI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_mask_v4di, "vnsrlvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4DI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_mask_v4si, "vnsrlvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4SI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_mask_v64hi, "vnsrlvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64HI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_mask_v8di, "vnsrlvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8DI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_mask_v8di, "vnsrlvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8DI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_mask_v8hi, "vnsrlvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_mask_v8si, "vnsrlvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8SI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_mask_v8si, "vnsrlvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8SI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_v16di, "vnsrlvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16DI_UV16SI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_v16hi, "vnsrlvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_v16hi, "vnsrlvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UV16QI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_v16si, "vnsrlvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16SI_UV16HI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_v16si, "vnsrlvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16SI_UV16HI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_v2di, "vnsrlvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2DI_UV2SI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_v32hi, "vnsrlvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32HI_UV32QI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_v32hi, "vnsrlvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32HI_UV32QI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_v32si, "vnsrlvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32SI_UV32HI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_v4di, "vnsrlvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4DI_UV4SI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_v4di, "vnsrlvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4DI_UV4SI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_v4si, "vnsrlvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4SI_UV4HI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_v64hi, "vnsrlvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64HI_UV64QI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_v8di, "vnsrlvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8DI_UV8SI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_v8di, "vnsrlvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8DI_UV8SI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_v8hi, "vnsrlvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvv_v8si, "vnsrlvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8SI_UV8HI_USI, vector128),
RISCV_BUILTIN (vnsrlvv_v8si, "vnsrlvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8SI_UV8HI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_mask_v16di, "vnsrlvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_mask_v16hi, "vnsrlvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_mask_v16hi, "vnsrlvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_mask_v16si, "vnsrlvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_mask_v16si, "vnsrlvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_mask_v2di, "vnsrlvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_mask_v32hi, "vnsrlvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_mask_v32hi, "vnsrlvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_mask_v32si, "vnsrlvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_mask_v4di, "vnsrlvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_mask_v4di, "vnsrlvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_mask_v4si, "vnsrlvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_mask_v64hi, "vnsrlvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_mask_v8di, "vnsrlvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_mask_v8di, "vnsrlvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_mask_v8hi, "vnsrlvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_mask_v8si, "vnsrlvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_mask_v8si, "vnsrlvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_v16di, "vnsrlvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16DI_USI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_v16hi, "vnsrlvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UQI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_v16hi, "vnsrlvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16HI_UQI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_v16si, "vnsrlvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16SI_UHI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_v16si, "vnsrlvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16SI_UHI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_v2di, "vnsrlvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_v32hi, "vnsrlvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32HI_UQI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_v32hi, "vnsrlvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32HI_UQI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_v32si, "vnsrlvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32SI_UHI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_v4di, "vnsrlvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_v4di, "vnsrlvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4DI_USI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_v4si, "vnsrlvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4SI_UHI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_v64hi, "vnsrlvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64HI_UQI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_v8di, "vnsrlvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8DI_USI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_v8di, "vnsrlvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8DI_USI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_v8hi, "vnsrlvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8HI_UQI_USI, vector64),
RISCV_BUILTIN (vnsrlvx_v8si, "vnsrlvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8SI_UHI_USI, vector128),
RISCV_BUILTIN (vnsrlvx_v8si, "vnsrlvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8SI_UHI_USI, vector64),
RISCV_BUILTIN (vorvi_mask_v128qi, "vorvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v16di, "vorvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v16hi, "vorvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v16hi, "vorvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v16qi, "vorvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v16qi, "vorvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v16si, "vorvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v16si, "vorvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v1di, "vorvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v2di, "vorvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v2di, "vorvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v2si, "vorvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v32hi, "vorvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v32hi, "vorvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v32qi, "vorvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v32qi, "vorvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v32si, "vorvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v4di, "vorvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v4di, "vorvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v4hi, "vorvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v4si, "vorvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v4si, "vorvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v64hi, "vorvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v64qi, "vorvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v64qi, "vorvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v8di, "vorvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v8di, "vorvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v8hi, "vorvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v8hi, "vorvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v8qi, "vorvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_mask_v8si, "vorvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvi_mask_v8si, "vorvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvi_v128qi, "vorvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vorvi_v16di, "vorvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vorvi_v16hi, "vorvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vorvi_v16hi, "vorvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vorvi_v16qi, "vorvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vorvi_v16qi, "vorvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vorvi_v16si, "vorvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vorvi_v16si, "vorvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vorvi_v1di, "vorvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vorvi_v2di, "vorvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vorvi_v2di, "vorvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vorvi_v2si, "vorvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vorvi_v32hi, "vorvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vorvi_v32hi, "vorvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vorvi_v32qi, "vorvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vorvi_v32qi, "vorvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vorvi_v32si, "vorvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vorvi_v4di, "vorvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vorvi_v4di, "vorvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vorvi_v4hi, "vorvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vorvi_v4si, "vorvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vorvi_v4si, "vorvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vorvi_v64hi, "vorvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vorvi_v64qi, "vorvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vorvi_v64qi, "vorvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vorvi_v8di, "vorvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vorvi_v8di, "vorvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vorvi_v8hi, "vorvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vorvi_v8hi, "vorvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vorvi_v8qi, "vorvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vorvi_v8si, "vorvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vorvi_v8si, "vorvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v128qi, "vorvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v16di, "vorvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v16hi, "vorvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v16hi, "vorvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v16qi, "vorvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v16qi, "vorvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v16si, "vorvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v16si, "vorvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v1di, "vorvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v2di, "vorvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v2di, "vorvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v2si, "vorvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v32hi, "vorvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v32hi, "vorvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v32qi, "vorvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v32qi, "vorvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v32si, "vorvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v4di, "vorvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v4di, "vorvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v4hi, "vorvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v4si, "vorvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v4si, "vorvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v64hi, "vorvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v64qi, "vorvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v64qi, "vorvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v8di, "vorvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v8di, "vorvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v8hi, "vorvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v8hi, "vorvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v8qi, "vorvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_mask_v8si, "vorvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvv_mask_v8si, "vorvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvv_v128qi, "vorvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vorvv_v16di, "vorvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vorvv_v16hi, "vorvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vorvv_v16hi, "vorvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vorvv_v16qi, "vorvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vorvv_v16qi, "vorvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vorvv_v16si, "vorvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vorvv_v16si, "vorvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vorvv_v1di, "vorvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vorvv_v2di, "vorvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vorvv_v2di, "vorvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vorvv_v2si, "vorvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vorvv_v32hi, "vorvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vorvv_v32hi, "vorvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vorvv_v32qi, "vorvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vorvv_v32qi, "vorvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vorvv_v32si, "vorvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vorvv_v4di, "vorvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vorvv_v4di, "vorvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vorvv_v4hi, "vorvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vorvv_v4si, "vorvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vorvv_v4si, "vorvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vorvv_v64hi, "vorvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vorvv_v64qi, "vorvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vorvv_v64qi, "vorvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vorvv_v8di, "vorvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vorvv_v8di, "vorvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vorvv_v8hi, "vorvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vorvv_v8hi, "vorvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vorvv_v8qi, "vorvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vorvv_v8si, "vorvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vorvv_v8si, "vorvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v128qi, "vorvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v16di, "vorvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v16hi, "vorvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v16hi, "vorvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v16qi, "vorvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v16qi, "vorvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v16si, "vorvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v16si, "vorvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v1di, "vorvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v2di, "vorvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v2di, "vorvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v2si, "vorvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v32hi, "vorvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v32hi, "vorvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v32qi, "vorvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v32qi, "vorvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v32si, "vorvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v4di, "vorvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v4di, "vorvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v4hi, "vorvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v4si, "vorvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v4si, "vorvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v64hi, "vorvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v64qi, "vorvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v64qi, "vorvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v8di, "vorvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v8di, "vorvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v8hi, "vorvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v8hi, "vorvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v8qi, "vorvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_mask_v8si, "vorvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vorvx_mask_v8si, "vorvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vorvx_v128qi, "vorvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vorvx_v16di, "vorvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vorvx_v16hi, "vorvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vorvx_v16hi, "vorvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vorvx_v16qi, "vorvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vorvx_v16qi, "vorvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vorvx_v16si, "vorvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vorvx_v16si, "vorvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vorvx_v1di, "vorvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vorvx_v2di, "vorvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vorvx_v2di, "vorvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vorvx_v2si, "vorvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vorvx_v32hi, "vorvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vorvx_v32hi, "vorvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vorvx_v32qi, "vorvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vorvx_v32qi, "vorvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vorvx_v32si, "vorvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vorvx_v4di, "vorvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vorvx_v4di, "vorvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vorvx_v4hi, "vorvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vorvx_v4si, "vorvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vorvx_v4si, "vorvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vorvx_v64hi, "vorvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vorvx_v64qi, "vorvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vorvx_v64qi, "vorvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vorvx_v8di, "vorvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vorvx_v8di, "vorvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vorvx_v8hi, "vorvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vorvx_v8hi, "vorvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vorvx_v8qi, "vorvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vorvx_v8si, "vorvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vorvx_v8si, "vorvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v128qi, "vredandvs_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v16di, "vredandvs_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v16hi, "vredandvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v16hi, "vredandvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v16qi, "vredandvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v16qi, "vredandvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v16si, "vredandvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v16si, "vredandvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v1di, "vredandvs_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v2di, "vredandvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v2di, "vredandvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v2si, "vredandvs_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v32hi, "vredandvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v32hi, "vredandvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v32qi, "vredandvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v32qi, "vredandvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v32si, "vredandvs_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v4di, "vredandvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v4di, "vredandvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v4hi, "vredandvs_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v4si, "vredandvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v4si, "vredandvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v64hi, "vredandvs_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v64qi, "vredandvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v64qi, "vredandvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v8di, "vredandvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v8di, "vredandvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v8hi, "vredandvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v8hi, "vredandvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v8qi, "vredandvs_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_mask_v8si, "vredandvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_mask_v8si, "vredandvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_v128qi, "vredandvs_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vredandvs_v16di, "vredandvs_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vredandvs_v16hi, "vredandvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vredandvs_v16hi, "vredandvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vredandvs_v16qi, "vredandvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vredandvs_v16qi, "vredandvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vredandvs_v16si, "vredandvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vredandvs_v16si, "vredandvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vredandvs_v1di, "vredandvs_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vredandvs_v2di, "vredandvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vredandvs_v2di, "vredandvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vredandvs_v2si, "vredandvs_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vredandvs_v32hi, "vredandvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vredandvs_v32hi, "vredandvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vredandvs_v32qi, "vredandvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vredandvs_v32qi, "vredandvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vredandvs_v32si, "vredandvs_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vredandvs_v4di, "vredandvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vredandvs_v4di, "vredandvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vredandvs_v4hi, "vredandvs_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vredandvs_v4si, "vredandvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vredandvs_v4si, "vredandvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vredandvs_v64hi, "vredandvs_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vredandvs_v64qi, "vredandvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vredandvs_v64qi, "vredandvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vredandvs_v8di, "vredandvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vredandvs_v8di, "vredandvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vredandvs_v8hi, "vredandvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vredandvs_v8hi, "vredandvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vredandvs_v8qi, "vredandvs_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vredandvs_v8si, "vredandvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vredandvs_v8si, "vredandvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v128qi, "vredmaxuvs_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v16di, "vredmaxuvs_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v16hi, "vredmaxuvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v16hi, "vredmaxuvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v16qi, "vredmaxuvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v16qi, "vredmaxuvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v16si, "vredmaxuvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v16si, "vredmaxuvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v1di, "vredmaxuvs_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v2di, "vredmaxuvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v2di, "vredmaxuvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v2si, "vredmaxuvs_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v32hi, "vredmaxuvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v32hi, "vredmaxuvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v32qi, "vredmaxuvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v32qi, "vredmaxuvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v32si, "vredmaxuvs_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v4di, "vredmaxuvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v4di, "vredmaxuvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v4hi, "vredmaxuvs_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v4si, "vredmaxuvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v4si, "vredmaxuvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v64hi, "vredmaxuvs_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v64qi, "vredmaxuvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v64qi, "vredmaxuvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v8di, "vredmaxuvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v8di, "vredmaxuvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v8hi, "vredmaxuvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v8hi, "vredmaxuvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v8qi, "vredmaxuvs_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_mask_v8si, "vredmaxuvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_mask_v8si, "vredmaxuvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v128qi, "vredmaxuvs_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v16di, "vredmaxuvs_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v16hi, "vredmaxuvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v16hi, "vredmaxuvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v16qi, "vredmaxuvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v16qi, "vredmaxuvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v16si, "vredmaxuvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v16si, "vredmaxuvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v1di, "vredmaxuvs_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v2di, "vredmaxuvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v2di, "vredmaxuvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v2si, "vredmaxuvs_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v32hi, "vredmaxuvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v32hi, "vredmaxuvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v32qi, "vredmaxuvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v32qi, "vredmaxuvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v32si, "vredmaxuvs_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v4di, "vredmaxuvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v4di, "vredmaxuvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v4hi, "vredmaxuvs_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v4si, "vredmaxuvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v4si, "vredmaxuvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v64hi, "vredmaxuvs_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v64qi, "vredmaxuvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v64qi, "vredmaxuvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v8di, "vredmaxuvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v8di, "vredmaxuvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v8hi, "vredmaxuvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v8hi, "vredmaxuvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v8qi, "vredmaxuvs_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxuvs_v8si, "vredmaxuvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vredmaxuvs_v8si, "vredmaxuvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v128qi, "vredmaxvs_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v16di, "vredmaxvs_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v16hi, "vredmaxvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v16hi, "vredmaxvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v16qi, "vredmaxvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v16qi, "vredmaxvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v16si, "vredmaxvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v16si, "vredmaxvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v1di, "vredmaxvs_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v2di, "vredmaxvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v2di, "vredmaxvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v2si, "vredmaxvs_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v32hi, "vredmaxvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v32hi, "vredmaxvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v32qi, "vredmaxvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v32qi, "vredmaxvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v32si, "vredmaxvs_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v4di, "vredmaxvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v4di, "vredmaxvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v4hi, "vredmaxvs_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v4si, "vredmaxvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v4si, "vredmaxvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v64hi, "vredmaxvs_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v64qi, "vredmaxvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v64qi, "vredmaxvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v8di, "vredmaxvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v8di, "vredmaxvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v8hi, "vredmaxvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v8hi, "vredmaxvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v8qi, "vredmaxvs_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_mask_v8si, "vredmaxvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_mask_v8si, "vredmaxvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v128qi, "vredmaxvs_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v16di, "vredmaxvs_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v16hi, "vredmaxvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v16hi, "vredmaxvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v16qi, "vredmaxvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v16qi, "vredmaxvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v16si, "vredmaxvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v16si, "vredmaxvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v1di, "vredmaxvs_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v2di, "vredmaxvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v2di, "vredmaxvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v2si, "vredmaxvs_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v32hi, "vredmaxvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v32hi, "vredmaxvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v32qi, "vredmaxvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v32qi, "vredmaxvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v32si, "vredmaxvs_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v4di, "vredmaxvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v4di, "vredmaxvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v4hi, "vredmaxvs_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v4si, "vredmaxvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v4si, "vredmaxvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v64hi, "vredmaxvs_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v64qi, "vredmaxvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v64qi, "vredmaxvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v8di, "vredmaxvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v8di, "vredmaxvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v8hi, "vredmaxvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v8hi, "vredmaxvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v8qi, "vredmaxvs_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vredmaxvs_v8si, "vredmaxvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vredmaxvs_v8si, "vredmaxvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v128qi, "vredminuvs_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v16di, "vredminuvs_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v16hi, "vredminuvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v16hi, "vredminuvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v16qi, "vredminuvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v16qi, "vredminuvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v16si, "vredminuvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v16si, "vredminuvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v1di, "vredminuvs_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v2di, "vredminuvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v2di, "vredminuvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v2si, "vredminuvs_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v32hi, "vredminuvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v32hi, "vredminuvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v32qi, "vredminuvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v32qi, "vredminuvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v32si, "vredminuvs_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v4di, "vredminuvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v4di, "vredminuvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v4hi, "vredminuvs_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v4si, "vredminuvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v4si, "vredminuvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v64hi, "vredminuvs_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v64qi, "vredminuvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v64qi, "vredminuvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v8di, "vredminuvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v8di, "vredminuvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v8hi, "vredminuvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v8hi, "vredminuvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v8qi, "vredminuvs_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_mask_v8si, "vredminuvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_mask_v8si, "vredminuvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v128qi, "vredminuvs_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v16di, "vredminuvs_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v16hi, "vredminuvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v16hi, "vredminuvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v16qi, "vredminuvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v16qi, "vredminuvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v16si, "vredminuvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v16si, "vredminuvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v1di, "vredminuvs_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v2di, "vredminuvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v2di, "vredminuvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v2si, "vredminuvs_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v32hi, "vredminuvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v32hi, "vredminuvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v32qi, "vredminuvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v32qi, "vredminuvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v32si, "vredminuvs_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v4di, "vredminuvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v4di, "vredminuvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v4hi, "vredminuvs_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v4si, "vredminuvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v4si, "vredminuvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v64hi, "vredminuvs_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v64qi, "vredminuvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v64qi, "vredminuvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v8di, "vredminuvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v8di, "vredminuvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v8hi, "vredminuvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v8hi, "vredminuvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v8qi, "vredminuvs_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminuvs_v8si, "vredminuvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vredminuvs_v8si, "vredminuvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v128qi, "vredminvs_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v16di, "vredminvs_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v16hi, "vredminvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v16hi, "vredminvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v16qi, "vredminvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v16qi, "vredminvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v16si, "vredminvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v16si, "vredminvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v1di, "vredminvs_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v2di, "vredminvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v2di, "vredminvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v2si, "vredminvs_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v32hi, "vredminvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v32hi, "vredminvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v32qi, "vredminvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v32qi, "vredminvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v32si, "vredminvs_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v4di, "vredminvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v4di, "vredminvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v4hi, "vredminvs_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v4si, "vredminvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v4si, "vredminvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v64hi, "vredminvs_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v64qi, "vredminvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v64qi, "vredminvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v8di, "vredminvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v8di, "vredminvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v8hi, "vredminvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v8hi, "vredminvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v8qi, "vredminvs_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_mask_v8si, "vredminvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_mask_v8si, "vredminvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_v128qi, "vredminvs_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vredminvs_v16di, "vredminvs_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vredminvs_v16hi, "vredminvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vredminvs_v16hi, "vredminvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vredminvs_v16qi, "vredminvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vredminvs_v16qi, "vredminvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vredminvs_v16si, "vredminvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vredminvs_v16si, "vredminvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vredminvs_v1di, "vredminvs_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vredminvs_v2di, "vredminvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vredminvs_v2di, "vredminvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vredminvs_v2si, "vredminvs_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vredminvs_v32hi, "vredminvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vredminvs_v32hi, "vredminvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vredminvs_v32qi, "vredminvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vredminvs_v32qi, "vredminvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vredminvs_v32si, "vredminvs_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vredminvs_v4di, "vredminvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vredminvs_v4di, "vredminvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vredminvs_v4hi, "vredminvs_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vredminvs_v4si, "vredminvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vredminvs_v4si, "vredminvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vredminvs_v64hi, "vredminvs_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vredminvs_v64qi, "vredminvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vredminvs_v64qi, "vredminvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vredminvs_v8di, "vredminvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vredminvs_v8di, "vredminvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vredminvs_v8hi, "vredminvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vredminvs_v8hi, "vredminvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vredminvs_v8qi, "vredminvs_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vredminvs_v8si, "vredminvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vredminvs_v8si, "vredminvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vredorvs_mask_v128qi, "vredorvs_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v16di, "vredorvs_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v16hi, "vredorvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v16hi, "vredorvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v16qi, "vredorvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v16qi, "vredorvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v16si, "vredorvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v16si, "vredorvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v1di, "vredorvs_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v2di, "vredorvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v2di, "vredorvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v2si, "vredorvs_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v32hi, "vredorvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v32hi, "vredorvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v32qi, "vredorvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v32qi, "vredorvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v32si, "vredorvs_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v4di, "vredorvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v4di, "vredorvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v4hi, "vredorvs_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v4si, "vredorvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v4si, "vredorvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v64hi, "vredorvs_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v64qi, "vredorvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v64qi, "vredorvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v8di, "vredorvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v8di, "vredorvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v8hi, "vredorvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v8hi, "vredorvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v8qi, "vredorvs_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_mask_v8si, "vredorvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_mask_v8si, "vredorvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_v128qi, "vredorvs_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vredorvs_v16di, "vredorvs_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vredorvs_v16hi, "vredorvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vredorvs_v16hi, "vredorvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vredorvs_v16qi, "vredorvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vredorvs_v16qi, "vredorvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vredorvs_v16si, "vredorvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vredorvs_v16si, "vredorvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vredorvs_v1di, "vredorvs_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vredorvs_v2di, "vredorvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vredorvs_v2di, "vredorvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vredorvs_v2si, "vredorvs_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vredorvs_v32hi, "vredorvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vredorvs_v32hi, "vredorvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vredorvs_v32qi, "vredorvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vredorvs_v32qi, "vredorvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vredorvs_v32si, "vredorvs_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vredorvs_v4di, "vredorvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vredorvs_v4di, "vredorvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vredorvs_v4hi, "vredorvs_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vredorvs_v4si, "vredorvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vredorvs_v4si, "vredorvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vredorvs_v64hi, "vredorvs_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vredorvs_v64qi, "vredorvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vredorvs_v64qi, "vredorvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vredorvs_v8di, "vredorvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vredorvs_v8di, "vredorvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vredorvs_v8hi, "vredorvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vredorvs_v8hi, "vredorvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vredorvs_v8qi, "vredorvs_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vredorvs_v8si, "vredorvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vredorvs_v8si, "vredorvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v128qi, "vredsumvs_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v16di, "vredsumvs_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v16hi, "vredsumvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v16hi, "vredsumvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v16qi, "vredsumvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v16qi, "vredsumvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v16si, "vredsumvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v16si, "vredsumvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v1di, "vredsumvs_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v2di, "vredsumvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v2di, "vredsumvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v2si, "vredsumvs_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v32hi, "vredsumvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v32hi, "vredsumvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v32qi, "vredsumvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v32qi, "vredsumvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v32si, "vredsumvs_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v4di, "vredsumvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v4di, "vredsumvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v4hi, "vredsumvs_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v4si, "vredsumvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v4si, "vredsumvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v64hi, "vredsumvs_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v64qi, "vredsumvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v64qi, "vredsumvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v8di, "vredsumvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v8di, "vredsumvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v8hi, "vredsumvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v8hi, "vredsumvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v8qi, "vredsumvs_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_mask_v8si, "vredsumvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_mask_v8si, "vredsumvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v128qi, "vredsumvs_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v16di, "vredsumvs_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v16hi, "vredsumvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v16hi, "vredsumvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v16qi, "vredsumvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v16qi, "vredsumvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v16si, "vredsumvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v16si, "vredsumvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v1di, "vredsumvs_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v2di, "vredsumvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v2di, "vredsumvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v2si, "vredsumvs_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v32hi, "vredsumvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v32hi, "vredsumvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v32qi, "vredsumvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v32qi, "vredsumvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v32si, "vredsumvs_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v4di, "vredsumvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v4di, "vredsumvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v4hi, "vredsumvs_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v4si, "vredsumvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v4si, "vredsumvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v64hi, "vredsumvs_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v64qi, "vredsumvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v64qi, "vredsumvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v8di, "vredsumvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v8di, "vredsumvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v8hi, "vredsumvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v8hi, "vredsumvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v8qi, "vredsumvs_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vredsumvs_v8si, "vredsumvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vredsumvs_v8si, "vredsumvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v128qi, "vredxorvs_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v16di, "vredxorvs_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v16hi, "vredxorvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v16hi, "vredxorvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v16qi, "vredxorvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v16qi, "vredxorvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v16si, "vredxorvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v16si, "vredxorvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v1di, "vredxorvs_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v2di, "vredxorvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v2di, "vredxorvs_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v2si, "vredxorvs_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v32hi, "vredxorvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v32hi, "vredxorvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v32qi, "vredxorvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v32qi, "vredxorvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v32si, "vredxorvs_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v4di, "vredxorvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v4di, "vredxorvs_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v4hi, "vredxorvs_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v4si, "vredxorvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v4si, "vredxorvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v64hi, "vredxorvs_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v64qi, "vredxorvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v64qi, "vredxorvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v8di, "vredxorvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v8di, "vredxorvs_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v8hi, "vredxorvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v8hi, "vredxorvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v8qi, "vredxorvs_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_mask_v8si, "vredxorvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_mask_v8si, "vredxorvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v128qi, "vredxorvs_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v16di, "vredxorvs_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v16hi, "vredxorvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v16hi, "vredxorvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v16qi, "vredxorvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v16qi, "vredxorvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v16si, "vredxorvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v16si, "vredxorvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v1di, "vredxorvs_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v2di, "vredxorvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v2di, "vredxorvs_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v2si, "vredxorvs_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v32hi, "vredxorvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v32hi, "vredxorvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v32qi, "vredxorvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v32qi, "vredxorvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v32si, "vredxorvs_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v4di, "vredxorvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v4di, "vredxorvs_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v4hi, "vredxorvs_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v4si, "vredxorvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v4si, "vredxorvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v64hi, "vredxorvs_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v64qi, "vredxorvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v64qi, "vredxorvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v8di, "vredxorvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v8di, "vredxorvs_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v8hi, "vredxorvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v8hi, "vredxorvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v8qi, "vredxorvs_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vredxorvs_v8si, "vredxorvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vredxorvs_v8si, "vredxorvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vremuvv_mask_v128qi, "vremuvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v16di, "vremuvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v16hi, "vremuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v16hi, "vremuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v16qi, "vremuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v16qi, "vremuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v16si, "vremuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v16si, "vremuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v1di, "vremuvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v2di, "vremuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v2di, "vremuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v2si, "vremuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v32hi, "vremuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v32hi, "vremuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v32qi, "vremuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v32qi, "vremuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v32si, "vremuvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v4di, "vremuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v4di, "vremuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v4hi, "vremuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v4si, "vremuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v4si, "vremuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v64hi, "vremuvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v64qi, "vremuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v64qi, "vremuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v8di, "vremuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v8di, "vremuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v8hi, "vremuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v8hi, "vremuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v8qi, "vremuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_mask_v8si, "vremuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_mask_v8si, "vremuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_v128qi, "vremuvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vremuvv_v16di, "vremuvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vremuvv_v16hi, "vremuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vremuvv_v16hi, "vremuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vremuvv_v16qi, "vremuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvv_v16qi, "vremuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vremuvv_v16si, "vremuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vremuvv_v16si, "vremuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vremuvv_v1di, "vremuvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vremuvv_v2di, "vremuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vremuvv_v2di, "vremuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vremuvv_v2si, "vremuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vremuvv_v32hi, "vremuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vremuvv_v32hi, "vremuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vremuvv_v32qi, "vremuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vremuvv_v32qi, "vremuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vremuvv_v32si, "vremuvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vremuvv_v4di, "vremuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vremuvv_v4di, "vremuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vremuvv_v4hi, "vremuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vremuvv_v4si, "vremuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vremuvv_v4si, "vremuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vremuvv_v64hi, "vremuvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vremuvv_v64qi, "vremuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vremuvv_v64qi, "vremuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vremuvv_v8di, "vremuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vremuvv_v8di, "vremuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vremuvv_v8hi, "vremuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vremuvv_v8hi, "vremuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vremuvv_v8qi, "vremuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvv_v8si, "vremuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vremuvv_v8si, "vremuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v128qi, "vremuvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v16di, "vremuvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v16hi, "vremuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v16hi, "vremuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v16qi, "vremuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v16qi, "vremuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v16si, "vremuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v16si, "vremuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v1di, "vremuvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v2di, "vremuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v2di, "vremuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v2si, "vremuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v32hi, "vremuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v32hi, "vremuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v32qi, "vremuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v32qi, "vremuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v32si, "vremuvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v4di, "vremuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v4di, "vremuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v4hi, "vremuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v4si, "vremuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v4si, "vremuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v64hi, "vremuvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v64qi, "vremuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v64qi, "vremuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v8di, "vremuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v8di, "vremuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v8hi, "vremuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v8hi, "vremuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v8qi, "vremuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_mask_v8si, "vremuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremuvx_mask_v8si, "vremuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremuvx_v128qi, "vremuvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vremuvx_v16di, "vremuvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vremuvx_v16hi, "vremuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vremuvx_v16hi, "vremuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vremuvx_v16qi, "vremuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vremuvx_v16qi, "vremuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vremuvx_v16si, "vremuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vremuvx_v16si, "vremuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vremuvx_v1di, "vremuvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vremuvx_v2di, "vremuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vremuvx_v2di, "vremuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vremuvx_v2si, "vremuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vremuvx_v32hi, "vremuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vremuvx_v32hi, "vremuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vremuvx_v32qi, "vremuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vremuvx_v32qi, "vremuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vremuvx_v32si, "vremuvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vremuvx_v4di, "vremuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vremuvx_v4di, "vremuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vremuvx_v4hi, "vremuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vremuvx_v4si, "vremuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vremuvx_v4si, "vremuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vremuvx_v64hi, "vremuvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vremuvx_v64qi, "vremuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vremuvx_v64qi, "vremuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vremuvx_v8di, "vremuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vremuvx_v8di, "vremuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vremuvx_v8hi, "vremuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vremuvx_v8hi, "vremuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vremuvx_v8qi, "vremuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vremuvx_v8si, "vremuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vremuvx_v8si, "vremuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v128qi, "vremvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v16di, "vremvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v16hi, "vremvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v16hi, "vremvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v16qi, "vremvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v16qi, "vremvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v16si, "vremvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v16si, "vremvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v1di, "vremvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v2di, "vremvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v2di, "vremvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v2si, "vremvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v32hi, "vremvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v32hi, "vremvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v32qi, "vremvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v32qi, "vremvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v32si, "vremvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v4di, "vremvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v4di, "vremvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v4hi, "vremvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v4si, "vremvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v4si, "vremvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v64hi, "vremvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v64qi, "vremvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v64qi, "vremvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v8di, "vremvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v8di, "vremvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v8hi, "vremvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v8hi, "vremvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v8qi, "vremvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_mask_v8si, "vremvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvv_mask_v8si, "vremvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvv_v128qi, "vremvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vremvv_v16di, "vremvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vremvv_v16hi, "vremvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vremvv_v16hi, "vremvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vremvv_v16qi, "vremvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vremvv_v16qi, "vremvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vremvv_v16si, "vremvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vremvv_v16si, "vremvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vremvv_v1di, "vremvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vremvv_v2di, "vremvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vremvv_v2di, "vremvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vremvv_v2si, "vremvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vremvv_v32hi, "vremvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vremvv_v32hi, "vremvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vremvv_v32qi, "vremvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vremvv_v32qi, "vremvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vremvv_v32si, "vremvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vremvv_v4di, "vremvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vremvv_v4di, "vremvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vremvv_v4hi, "vremvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vremvv_v4si, "vremvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vremvv_v4si, "vremvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vremvv_v64hi, "vremvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vremvv_v64qi, "vremvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vremvv_v64qi, "vremvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vremvv_v8di, "vremvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vremvv_v8di, "vremvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vremvv_v8hi, "vremvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vremvv_v8hi, "vremvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vremvv_v8qi, "vremvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vremvv_v8si, "vremvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vremvv_v8si, "vremvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v128qi, "vremvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v16di, "vremvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v16hi, "vremvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v16hi, "vremvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v16qi, "vremvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v16qi, "vremvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v16si, "vremvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v16si, "vremvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v1di, "vremvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v2di, "vremvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v2di, "vremvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v2si, "vremvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v32hi, "vremvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v32hi, "vremvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v32qi, "vremvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v32qi, "vremvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v32si, "vremvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v4di, "vremvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v4di, "vremvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v4hi, "vremvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v4si, "vremvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v4si, "vremvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v64hi, "vremvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v64qi, "vremvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v64qi, "vremvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v8di, "vremvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v8di, "vremvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v8hi, "vremvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v8hi, "vremvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v8qi, "vremvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_mask_v8si, "vremvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vremvx_mask_v8si, "vremvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vremvx_v128qi, "vremvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vremvx_v16di, "vremvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vremvx_v16hi, "vremvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vremvx_v16hi, "vremvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vremvx_v16qi, "vremvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vremvx_v16qi, "vremvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vremvx_v16si, "vremvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vremvx_v16si, "vremvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vremvx_v1di, "vremvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vremvx_v2di, "vremvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vremvx_v2di, "vremvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vremvx_v2si, "vremvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vremvx_v32hi, "vremvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vremvx_v32hi, "vremvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vremvx_v32qi, "vremvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vremvx_v32qi, "vremvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vremvx_v32si, "vremvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vremvx_v4di, "vremvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vremvx_v4di, "vremvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vremvx_v4hi, "vremvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vremvx_v4si, "vremvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vremvx_v4si, "vremvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vremvx_v64hi, "vremvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vremvx_v64qi, "vremvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vremvx_v64qi, "vremvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vremvx_v8di, "vremvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vremvx_v8di, "vremvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vremvx_v8hi, "vremvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vremvx_v8hi, "vremvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vremvx_v8qi, "vremvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vremvx_v8si, "vremvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vremvx_v8si, "vremvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v128qi, "vrgathervi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v16df, "vrgathervi_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v16di, "vrgathervi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v16hi, "vrgathervi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v16hi, "vrgathervi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v16qi, "vrgathervi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v16qi, "vrgathervi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v16sf, "vrgathervi_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v16sf, "vrgathervi_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v16si, "vrgathervi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v16si, "vrgathervi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v1df, "vrgathervi_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v1di, "vrgathervi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v2df, "vrgathervi_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v2df, "vrgathervi_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v2di, "vrgathervi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v2di, "vrgathervi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v2sf, "vrgathervi_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v2si, "vrgathervi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v32hi, "vrgathervi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v32hi, "vrgathervi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v32qi, "vrgathervi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v32qi, "vrgathervi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v32sf, "vrgathervi_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v32si, "vrgathervi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v4df, "vrgathervi_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v4df, "vrgathervi_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v4di, "vrgathervi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v4di, "vrgathervi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v4hi, "vrgathervi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v4sf, "vrgathervi_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v4sf, "vrgathervi_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v4si, "vrgathervi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v4si, "vrgathervi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v64hi, "vrgathervi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v64qi, "vrgathervi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v64qi, "vrgathervi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v8df, "vrgathervi_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v8df, "vrgathervi_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v8di, "vrgathervi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v8di, "vrgathervi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v8hi, "vrgathervi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v8hi, "vrgathervi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v8qi, "vrgathervi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v8sf, "vrgathervi_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v8sf, "vrgathervi_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_mask_v8si, "vrgathervi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervi_mask_v8si, "vrgathervi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v128qi, "vrgathervi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UQI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v16df, "vrgathervi_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v16di, "vrgathervi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v16hi, "vrgathervi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v16hi, "vrgathervi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v16qi, "vrgathervi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v16qi, "vrgathervi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v16sf, "vrgathervi_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_USI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v16sf, "vrgathervi_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_USI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v16si, "vrgathervi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v16si, "vrgathervi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v1df, "vrgathervi_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v1di, "vrgathervi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v2df, "vrgathervi_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v2df, "vrgathervi_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v2di, "vrgathervi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v2di, "vrgathervi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v2sf, "vrgathervi_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_USI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v2si, "vrgathervi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_USI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v32hi, "vrgathervi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v32hi, "vrgathervi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v32qi, "vrgathervi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v32qi, "vrgathervi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v32sf, "vrgathervi_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_USI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v32si, "vrgathervi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_USI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v4df, "vrgathervi_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v4df, "vrgathervi_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v4di, "vrgathervi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v4di, "vrgathervi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v4hi, "vrgathervi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UHI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v4sf, "vrgathervi_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_USI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v4sf, "vrgathervi_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_USI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v4si, "vrgathervi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v4si, "vrgathervi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v64hi, "vrgathervi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UHI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v64qi, "vrgathervi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v64qi, "vrgathervi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v8df, "vrgathervi_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v8df, "vrgathervi_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v8di, "vrgathervi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v8di, "vrgathervi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v8hi, "vrgathervi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v8hi, "vrgathervi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v8qi, "vrgathervi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UQI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v8sf, "vrgathervi_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_USI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v8sf, "vrgathervi_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_USI_SI, vector64),
RISCV_BUILTIN (vrgathervi_v8si, "vrgathervi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_SI, vector128),
RISCV_BUILTIN (vrgathervi_v8si, "vrgathervi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v128qi, "vrgathervv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UV128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v16df, "vrgathervv_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_UV16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v16di, "vrgathervv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UV16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v16hi, "vrgathervv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v16hi, "vrgathervv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v16qi, "vrgathervv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v16qi, "vrgathervv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v16sf, "vrgathervv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_UV16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v16sf, "vrgathervv_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_UV16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v16si, "vrgathervv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v16si, "vrgathervv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v1df, "vrgathervv_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_UV1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v1di, "vrgathervv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UV1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v2df, "vrgathervv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UV2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v2df, "vrgathervv_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UV2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v2di, "vrgathervv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v2di, "vrgathervv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v2sf, "vrgathervv_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_UV2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v2si, "vrgathervv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_UV2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v32hi, "vrgathervv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v32hi, "vrgathervv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v32qi, "vrgathervv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v32qi, "vrgathervv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v32sf, "vrgathervv_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_UV32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v32si, "vrgathervv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_UV32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v4df, "vrgathervv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UV4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v4df, "vrgathervv_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UV4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v4di, "vrgathervv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v4di, "vrgathervv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v4hi, "vrgathervv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UV4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v4sf, "vrgathervv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_UV4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v4sf, "vrgathervv_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_UV4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v4si, "vrgathervv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v4si, "vrgathervv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v64hi, "vrgathervv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UV64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v64qi, "vrgathervv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v64qi, "vrgathervv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v8df, "vrgathervv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UV8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v8df, "vrgathervv_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UV8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v8di, "vrgathervv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v8di, "vrgathervv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v8hi, "vrgathervv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v8hi, "vrgathervv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v8qi, "vrgathervv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UV8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v8sf, "vrgathervv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_UV8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v8sf, "vrgathervv_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_UV8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_mask_v8si, "vrgathervv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_mask_v8si, "vrgathervv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v128qi, "vrgathervv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UV128QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v16df, "vrgathervv_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_UV16DI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v16di, "vrgathervv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UV16DI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v16hi, "vrgathervv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UV16HI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v16hi, "vrgathervv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UV16HI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v16qi, "vrgathervv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v16qi, "vrgathervv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UV16QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v16sf, "vrgathervv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_UV16SI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v16sf, "vrgathervv_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_UV16SI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v16si, "vrgathervv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UV16SI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v16si, "vrgathervv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UV16SI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v1df, "vrgathervv_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_UV1DI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v1di, "vrgathervv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UV1DI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v2df, "vrgathervv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_UV2DI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v2df, "vrgathervv_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_UV2DI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v2di, "vrgathervv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UV2DI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v2di, "vrgathervv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UV2DI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v2sf, "vrgathervv_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_UV2SI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v2si, "vrgathervv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_UV2SI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v32hi, "vrgathervv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UV32HI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v32hi, "vrgathervv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UV32HI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v32qi, "vrgathervv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UV32QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v32qi, "vrgathervv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UV32QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v32sf, "vrgathervv_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_UV32SI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v32si, "vrgathervv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_UV32SI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v4df, "vrgathervv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_UV4DI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v4df, "vrgathervv_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_UV4DI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v4di, "vrgathervv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UV4DI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v4di, "vrgathervv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UV4DI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v4hi, "vrgathervv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UV4HI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v4sf, "vrgathervv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_UV4SI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v4sf, "vrgathervv_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_UV4SI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v4si, "vrgathervv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UV4SI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v4si, "vrgathervv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UV4SI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v64hi, "vrgathervv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UV64HI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v64qi, "vrgathervv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UV64QI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v64qi, "vrgathervv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UV64QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v8df, "vrgathervv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_UV8DI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v8df, "vrgathervv_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_UV8DI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v8di, "vrgathervv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UV8DI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v8di, "vrgathervv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UV8DI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v8hi, "vrgathervv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UV8HI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v8hi, "vrgathervv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UV8HI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v8qi, "vrgathervv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v8sf, "vrgathervv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_UV8SI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v8sf, "vrgathervv_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_UV8SI_SI, vector64),
RISCV_BUILTIN (vrgathervv_v8si, "vrgathervv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UV8SI_SI, vector128),
RISCV_BUILTIN (vrgathervv_v8si, "vrgathervv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UV8SI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v128qi, "vrgathervx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v16df, "vrgathervx_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v16di, "vrgathervx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v16hi, "vrgathervx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v16hi, "vrgathervx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v16qi, "vrgathervx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v16qi, "vrgathervx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v16sf, "vrgathervx_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v16sf, "vrgathervx_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v16si, "vrgathervx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v16si, "vrgathervx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v1df, "vrgathervx_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v1di, "vrgathervx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v2df, "vrgathervx_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v2df, "vrgathervx_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v2di, "vrgathervx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v2di, "vrgathervx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v2sf, "vrgathervx_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v2si, "vrgathervx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v32hi, "vrgathervx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v32hi, "vrgathervx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v32qi, "vrgathervx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v32qi, "vrgathervx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v32sf, "vrgathervx_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v32si, "vrgathervx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v4df, "vrgathervx_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v4df, "vrgathervx_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v4di, "vrgathervx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v4di, "vrgathervx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v4hi, "vrgathervx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v4sf, "vrgathervx_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v4sf, "vrgathervx_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v4si, "vrgathervx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v4si, "vrgathervx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v64hi, "vrgathervx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v64qi, "vrgathervx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v64qi, "vrgathervx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v8df, "vrgathervx_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v8df, "vrgathervx_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v8di, "vrgathervx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v8di, "vrgathervx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v8hi, "vrgathervx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v8hi, "vrgathervx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v8qi, "vrgathervx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v8sf, "vrgathervx_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v8sf, "vrgathervx_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_mask_v8si, "vrgathervx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrgathervx_mask_v8si, "vrgathervx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v128qi, "vrgathervx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UQI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v16df, "vrgathervx_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v16di, "vrgathervx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v16hi, "vrgathervx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v16hi, "vrgathervx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v16qi, "vrgathervx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v16qi, "vrgathervx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v16sf, "vrgathervx_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_USI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v16sf, "vrgathervx_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_USI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v16si, "vrgathervx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v16si, "vrgathervx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v1df, "vrgathervx_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v1di, "vrgathervx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v2df, "vrgathervx_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v2df, "vrgathervx_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v2di, "vrgathervx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v2di, "vrgathervx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v2sf, "vrgathervx_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_USI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v2si, "vrgathervx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_USI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v32hi, "vrgathervx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v32hi, "vrgathervx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v32qi, "vrgathervx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v32qi, "vrgathervx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v32sf, "vrgathervx_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_USI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v32si, "vrgathervx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_USI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v4df, "vrgathervx_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v4df, "vrgathervx_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v4di, "vrgathervx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v4di, "vrgathervx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v4hi, "vrgathervx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UHI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v4sf, "vrgathervx_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_USI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v4sf, "vrgathervx_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_USI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v4si, "vrgathervx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v4si, "vrgathervx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v64hi, "vrgathervx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UHI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v64qi, "vrgathervx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v64qi, "vrgathervx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v8df, "vrgathervx_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v8df, "vrgathervx_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v8di, "vrgathervx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v8di, "vrgathervx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v8hi, "vrgathervx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v8hi, "vrgathervx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v8qi, "vrgathervx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UQI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v8sf, "vrgathervx_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_USI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v8sf, "vrgathervx_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_USI_SI, vector64),
RISCV_BUILTIN (vrgathervx_v8si, "vrgathervx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_SI, vector128),
RISCV_BUILTIN (vrgathervx_v8si, "vrgathervx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v128qi, "vrsubvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v16di, "vrsubvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v16hi, "vrsubvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v16hi, "vrsubvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v16qi, "vrsubvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v16qi, "vrsubvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v16si, "vrsubvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v16si, "vrsubvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v1di, "vrsubvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v2di, "vrsubvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v2di, "vrsubvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v2si, "vrsubvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v32hi, "vrsubvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v32hi, "vrsubvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v32qi, "vrsubvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v32qi, "vrsubvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v32si, "vrsubvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v4di, "vrsubvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v4di, "vrsubvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v4hi, "vrsubvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v4si, "vrsubvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v4si, "vrsubvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v64hi, "vrsubvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v64qi, "vrsubvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v64qi, "vrsubvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v8di, "vrsubvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v8di, "vrsubvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v8hi, "vrsubvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v8hi, "vrsubvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v8qi, "vrsubvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_mask_v8si, "vrsubvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_mask_v8si, "vrsubvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v128qi, "vrsubvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v16di, "vrsubvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v16hi, "vrsubvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v16hi, "vrsubvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v16qi, "vrsubvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v16qi, "vrsubvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v16si, "vrsubvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v16si, "vrsubvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v1di, "vrsubvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v2di, "vrsubvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v2di, "vrsubvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v2si, "vrsubvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v32hi, "vrsubvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v32hi, "vrsubvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v32qi, "vrsubvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v32qi, "vrsubvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v32si, "vrsubvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v4di, "vrsubvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v4di, "vrsubvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v4hi, "vrsubvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v4si, "vrsubvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v4si, "vrsubvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v64hi, "vrsubvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v64qi, "vrsubvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v64qi, "vrsubvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v8di, "vrsubvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v8di, "vrsubvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v8hi, "vrsubvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v8hi, "vrsubvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v8qi, "vrsubvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vrsubvi_v8si, "vrsubvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vrsubvi_v8si, "vrsubvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v128qi, "vrsubvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v16di, "vrsubvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v16hi, "vrsubvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v16hi, "vrsubvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v16qi, "vrsubvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v16qi, "vrsubvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v16si, "vrsubvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v16si, "vrsubvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v1di, "vrsubvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v2di, "vrsubvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v2di, "vrsubvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v2si, "vrsubvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v32hi, "vrsubvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v32hi, "vrsubvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v32qi, "vrsubvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v32qi, "vrsubvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v32si, "vrsubvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v4di, "vrsubvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v4di, "vrsubvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v4hi, "vrsubvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v4si, "vrsubvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v4si, "vrsubvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v64hi, "vrsubvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v64qi, "vrsubvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v64qi, "vrsubvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v8di, "vrsubvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v8di, "vrsubvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v8hi, "vrsubvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v8hi, "vrsubvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v8qi, "vrsubvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_mask_v8si, "vrsubvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_mask_v8si, "vrsubvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v128qi, "vrsubvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v16di, "vrsubvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v16hi, "vrsubvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v16hi, "vrsubvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v16qi, "vrsubvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v16qi, "vrsubvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v16si, "vrsubvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v16si, "vrsubvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v1di, "vrsubvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v2di, "vrsubvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v2di, "vrsubvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v2si, "vrsubvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v32hi, "vrsubvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v32hi, "vrsubvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v32qi, "vrsubvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v32qi, "vrsubvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v32si, "vrsubvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v4di, "vrsubvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v4di, "vrsubvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v4hi, "vrsubvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v4si, "vrsubvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v4si, "vrsubvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v64hi, "vrsubvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v64qi, "vrsubvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v64qi, "vrsubvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v8di, "vrsubvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v8di, "vrsubvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v8hi, "vrsubvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v8hi, "vrsubvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v8qi, "vrsubvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vrsubvx_v8si, "vrsubvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vrsubvx_v8si, "vrsubvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v128qi, "vsadduvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v16di, "vsadduvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v16hi, "vsadduvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v16hi, "vsadduvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v16qi, "vsadduvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v16qi, "vsadduvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v16si, "vsadduvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v16si, "vsadduvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v1di, "vsadduvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v2di, "vsadduvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v2di, "vsadduvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v2si, "vsadduvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v32hi, "vsadduvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v32hi, "vsadduvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v32qi, "vsadduvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v32qi, "vsadduvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v32si, "vsadduvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v4di, "vsadduvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v4di, "vsadduvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v4hi, "vsadduvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v4si, "vsadduvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v4si, "vsadduvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v64hi, "vsadduvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v64qi, "vsadduvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v64qi, "vsadduvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v8di, "vsadduvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v8di, "vsadduvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v8hi, "vsadduvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v8hi, "vsadduvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v8qi, "vsadduvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_mask_v8si, "vsadduvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvi_mask_v8si, "vsadduvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v128qi, "vsadduvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v16di, "vsadduvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v16hi, "vsadduvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v16hi, "vsadduvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v16qi, "vsadduvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v16qi, "vsadduvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v16si, "vsadduvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v16si, "vsadduvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v1di, "vsadduvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v2di, "vsadduvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v2di, "vsadduvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v2si, "vsadduvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v32hi, "vsadduvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v32hi, "vsadduvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v32qi, "vsadduvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v32qi, "vsadduvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v32si, "vsadduvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v4di, "vsadduvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v4di, "vsadduvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v4hi, "vsadduvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v4si, "vsadduvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v4si, "vsadduvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v64hi, "vsadduvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v64qi, "vsadduvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v64qi, "vsadduvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v8di, "vsadduvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v8di, "vsadduvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v8hi, "vsadduvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v8hi, "vsadduvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v8qi, "vsadduvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vsadduvi_v8si, "vsadduvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vsadduvi_v8si, "vsadduvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v128qi, "vsadduvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v16di, "vsadduvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v16hi, "vsadduvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v16hi, "vsadduvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v16qi, "vsadduvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v16qi, "vsadduvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v16si, "vsadduvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v16si, "vsadduvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v1di, "vsadduvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v2di, "vsadduvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v2di, "vsadduvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v2si, "vsadduvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v32hi, "vsadduvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v32hi, "vsadduvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v32qi, "vsadduvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v32qi, "vsadduvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v32si, "vsadduvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v4di, "vsadduvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v4di, "vsadduvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v4hi, "vsadduvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v4si, "vsadduvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v4si, "vsadduvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v64hi, "vsadduvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v64qi, "vsadduvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v64qi, "vsadduvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v8di, "vsadduvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v8di, "vsadduvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v8hi, "vsadduvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v8hi, "vsadduvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v8qi, "vsadduvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_mask_v8si, "vsadduvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_mask_v8si, "vsadduvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v128qi, "vsadduvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v16di, "vsadduvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v16hi, "vsadduvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v16hi, "vsadduvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v16qi, "vsadduvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v16qi, "vsadduvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v16si, "vsadduvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v16si, "vsadduvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v1di, "vsadduvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v2di, "vsadduvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v2di, "vsadduvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v2si, "vsadduvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v32hi, "vsadduvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v32hi, "vsadduvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v32qi, "vsadduvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v32qi, "vsadduvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v32si, "vsadduvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v4di, "vsadduvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v4di, "vsadduvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v4hi, "vsadduvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v4si, "vsadduvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v4si, "vsadduvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v64hi, "vsadduvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v64qi, "vsadduvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v64qi, "vsadduvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v8di, "vsadduvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v8di, "vsadduvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v8hi, "vsadduvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v8hi, "vsadduvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v8qi, "vsadduvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvv_v8si, "vsadduvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vsadduvv_v8si, "vsadduvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v128qi, "vsadduvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v16di, "vsadduvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v16hi, "vsadduvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v16hi, "vsadduvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v16qi, "vsadduvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v16qi, "vsadduvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v16si, "vsadduvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v16si, "vsadduvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v1di, "vsadduvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v2di, "vsadduvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v2di, "vsadduvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v2si, "vsadduvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v32hi, "vsadduvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v32hi, "vsadduvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v32qi, "vsadduvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v32qi, "vsadduvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v32si, "vsadduvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v4di, "vsadduvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v4di, "vsadduvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v4hi, "vsadduvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v4si, "vsadduvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v4si, "vsadduvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v64hi, "vsadduvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v64qi, "vsadduvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v64qi, "vsadduvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v8di, "vsadduvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v8di, "vsadduvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v8hi, "vsadduvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v8hi, "vsadduvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v8qi, "vsadduvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_mask_v8si, "vsadduvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsadduvx_mask_v8si, "vsadduvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v128qi, "vsadduvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v16di, "vsadduvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v16hi, "vsadduvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v16hi, "vsadduvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v16qi, "vsadduvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v16qi, "vsadduvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v16si, "vsadduvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v16si, "vsadduvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v1di, "vsadduvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v2di, "vsadduvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v2di, "vsadduvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v2si, "vsadduvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v32hi, "vsadduvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v32hi, "vsadduvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v32qi, "vsadduvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v32qi, "vsadduvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v32si, "vsadduvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v4di, "vsadduvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v4di, "vsadduvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v4hi, "vsadduvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v4si, "vsadduvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v4si, "vsadduvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v64hi, "vsadduvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v64qi, "vsadduvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v64qi, "vsadduvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v8di, "vsadduvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v8di, "vsadduvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v8hi, "vsadduvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v8hi, "vsadduvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v8qi, "vsadduvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vsadduvx_v8si, "vsadduvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vsadduvx_v8si, "vsadduvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v128qi, "vsaddvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v16di, "vsaddvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v16hi, "vsaddvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v16hi, "vsaddvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v16qi, "vsaddvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v16qi, "vsaddvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v16si, "vsaddvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v16si, "vsaddvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v1di, "vsaddvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v2di, "vsaddvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v2di, "vsaddvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v2si, "vsaddvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v32hi, "vsaddvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v32hi, "vsaddvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v32qi, "vsaddvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v32qi, "vsaddvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v32si, "vsaddvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v4di, "vsaddvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v4di, "vsaddvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v4hi, "vsaddvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v4si, "vsaddvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v4si, "vsaddvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v64hi, "vsaddvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v64qi, "vsaddvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v64qi, "vsaddvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v8di, "vsaddvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v8di, "vsaddvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v8hi, "vsaddvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v8hi, "vsaddvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v8qi, "vsaddvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_mask_v8si, "vsaddvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_mask_v8si, "vsaddvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v128qi, "vsaddvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v16di, "vsaddvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v16hi, "vsaddvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v16hi, "vsaddvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v16qi, "vsaddvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v16qi, "vsaddvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v16si, "vsaddvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v16si, "vsaddvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v1di, "vsaddvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v2di, "vsaddvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v2di, "vsaddvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v2si, "vsaddvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v32hi, "vsaddvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v32hi, "vsaddvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v32qi, "vsaddvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v32qi, "vsaddvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v32si, "vsaddvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v4di, "vsaddvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v4di, "vsaddvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v4hi, "vsaddvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v4si, "vsaddvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v4si, "vsaddvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v64hi, "vsaddvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v64qi, "vsaddvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v64qi, "vsaddvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v8di, "vsaddvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v8di, "vsaddvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v8hi, "vsaddvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v8hi, "vsaddvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v8qi, "vsaddvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vsaddvi_v8si, "vsaddvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vsaddvi_v8si, "vsaddvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v128qi, "vsaddvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v16di, "vsaddvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v16hi, "vsaddvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v16hi, "vsaddvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v16qi, "vsaddvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v16qi, "vsaddvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v16si, "vsaddvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v16si, "vsaddvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v1di, "vsaddvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v2di, "vsaddvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v2di, "vsaddvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v2si, "vsaddvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v32hi, "vsaddvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v32hi, "vsaddvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v32qi, "vsaddvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v32qi, "vsaddvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v32si, "vsaddvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v4di, "vsaddvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v4di, "vsaddvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v4hi, "vsaddvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v4si, "vsaddvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v4si, "vsaddvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v64hi, "vsaddvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v64qi, "vsaddvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v64qi, "vsaddvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v8di, "vsaddvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v8di, "vsaddvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v8hi, "vsaddvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v8hi, "vsaddvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v8qi, "vsaddvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_mask_v8si, "vsaddvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_mask_v8si, "vsaddvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v128qi, "vsaddvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v16di, "vsaddvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v16hi, "vsaddvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v16hi, "vsaddvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v16qi, "vsaddvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v16qi, "vsaddvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v16si, "vsaddvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v16si, "vsaddvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v1di, "vsaddvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v2di, "vsaddvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v2di, "vsaddvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v2si, "vsaddvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v32hi, "vsaddvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v32hi, "vsaddvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v32qi, "vsaddvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v32qi, "vsaddvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v32si, "vsaddvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v4di, "vsaddvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v4di, "vsaddvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v4hi, "vsaddvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v4si, "vsaddvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v4si, "vsaddvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v64hi, "vsaddvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v64qi, "vsaddvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v64qi, "vsaddvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v8di, "vsaddvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v8di, "vsaddvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v8hi, "vsaddvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v8hi, "vsaddvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v8qi, "vsaddvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vsaddvv_v8si, "vsaddvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vsaddvv_v8si, "vsaddvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v128qi, "vsaddvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v16di, "vsaddvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v16hi, "vsaddvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v16hi, "vsaddvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v16qi, "vsaddvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v16qi, "vsaddvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v16si, "vsaddvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v16si, "vsaddvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v1di, "vsaddvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v2di, "vsaddvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v2di, "vsaddvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v2si, "vsaddvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v32hi, "vsaddvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v32hi, "vsaddvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v32qi, "vsaddvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v32qi, "vsaddvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v32si, "vsaddvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v4di, "vsaddvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v4di, "vsaddvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v4hi, "vsaddvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v4si, "vsaddvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v4si, "vsaddvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v64hi, "vsaddvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v64qi, "vsaddvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v64qi, "vsaddvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v8di, "vsaddvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v8di, "vsaddvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v8hi, "vsaddvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v8hi, "vsaddvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v8qi, "vsaddvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_mask_v8si, "vsaddvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_mask_v8si, "vsaddvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v128qi, "vsaddvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v16di, "vsaddvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v16hi, "vsaddvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v16hi, "vsaddvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v16qi, "vsaddvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v16qi, "vsaddvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v16si, "vsaddvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v16si, "vsaddvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v1di, "vsaddvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v2di, "vsaddvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v2di, "vsaddvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v2si, "vsaddvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v32hi, "vsaddvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v32hi, "vsaddvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v32qi, "vsaddvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v32qi, "vsaddvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v32si, "vsaddvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v4di, "vsaddvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v4di, "vsaddvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v4hi, "vsaddvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v4si, "vsaddvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v4si, "vsaddvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v64hi, "vsaddvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v64qi, "vsaddvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v64qi, "vsaddvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v8di, "vsaddvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v8di, "vsaddvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v8hi, "vsaddvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v8hi, "vsaddvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v8qi, "vsaddvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vsaddvx_v8si, "vsaddvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vsaddvx_v8si, "vsaddvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v128qi, "vsbcvvm_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v16di, "vsbcvvm_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v16hi, "vsbcvvm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v16hi, "vsbcvvm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v16qi, "vsbcvvm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v16qi, "vsbcvvm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v16si, "vsbcvvm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v16si, "vsbcvvm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v1di, "vsbcvvm_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v2di, "vsbcvvm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v2di, "vsbcvvm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v2si, "vsbcvvm_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v32hi, "vsbcvvm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v32hi, "vsbcvvm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v32qi, "vsbcvvm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v32qi, "vsbcvvm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v32si, "vsbcvvm_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v4di, "vsbcvvm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v4di, "vsbcvvm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v4hi, "vsbcvvm_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v4si, "vsbcvvm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v4si, "vsbcvvm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v64hi, "vsbcvvm_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v64qi, "vsbcvvm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v64qi, "vsbcvvm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v8di, "vsbcvvm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v8di, "vsbcvvm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v8hi, "vsbcvvm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v8hi, "vsbcvvm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v8qi, "vsbcvvm_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvvm_mask_v8si, "vsbcvvm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvvm_mask_v8si, "vsbcvvm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v128qi, "vsbcvxm_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v16di, "vsbcvxm_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v16hi, "vsbcvxm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v16hi, "vsbcvxm_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v16qi, "vsbcvxm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v16qi, "vsbcvxm_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v16si, "vsbcvxm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v16si, "vsbcvxm_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v1di, "vsbcvxm_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v2di, "vsbcvxm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v2di, "vsbcvxm_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v2si, "vsbcvxm_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v32hi, "vsbcvxm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v32hi, "vsbcvxm_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v32qi, "vsbcvxm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v32qi, "vsbcvxm_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v32si, "vsbcvxm_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v4di, "vsbcvxm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v4di, "vsbcvxm_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v4hi, "vsbcvxm_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v4si, "vsbcvxm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v4si, "vsbcvxm_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v64hi, "vsbcvxm_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v64qi, "vsbcvxm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v64qi, "vsbcvxm_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v8di, "vsbcvxm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v8di, "vsbcvxm_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v8hi, "vsbcvxm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v8hi, "vsbcvxm_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v8qi, "vsbcvxm_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbcvxm_mask_v8si, "vsbcvxm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbcvxm_mask_v8si, "vsbcvxm_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v128qi, "vsbv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v16di, "vsbv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v16hi, "vsbv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v16hi, "vsbv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v16qi, "vsbv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v16qi, "vsbv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v16si, "vsbv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v16si, "vsbv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v1di, "vsbv_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v2di, "vsbv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v2di, "vsbv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v2si, "vsbv_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v32hi, "vsbv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v32hi, "vsbv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v32qi, "vsbv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v32qi, "vsbv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v32si, "vsbv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v4di, "vsbv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v4di, "vsbv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v4hi, "vsbv_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v4si, "vsbv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v4si, "vsbv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v64hi, "vsbv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v64qi, "vsbv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v64qi, "vsbv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v8di, "vsbv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v8di, "vsbv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v8hi, "vsbv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v8hi, "vsbv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v8qi, "vsbv_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_mask_v8si, "vsbv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsbv_mask_v8si, "vsbv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsbv_v128qi, "vsbv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_SI, vector128),
RISCV_BUILTIN (vsbv_v16di, "vsbv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_SI, vector128),
RISCV_BUILTIN (vsbv_v16hi, "vsbv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_SI, vector128),
RISCV_BUILTIN (vsbv_v16hi, "vsbv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_SI, vector64),
RISCV_BUILTIN (vsbv_v16qi, "vsbv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_SI, vector128),
RISCV_BUILTIN (vsbv_v16qi, "vsbv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_SI, vector64),
RISCV_BUILTIN (vsbv_v16si, "vsbv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_SI, vector128),
RISCV_BUILTIN (vsbv_v16si, "vsbv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_SI, vector64),
RISCV_BUILTIN (vsbv_v1di, "vsbv_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_SI, vector64),
RISCV_BUILTIN (vsbv_v2di, "vsbv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_SI, vector128),
RISCV_BUILTIN (vsbv_v2di, "vsbv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_SI, vector64),
RISCV_BUILTIN (vsbv_v2si, "vsbv_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_SI, vector64),
RISCV_BUILTIN (vsbv_v32hi, "vsbv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_SI, vector128),
RISCV_BUILTIN (vsbv_v32hi, "vsbv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_SI, vector64),
RISCV_BUILTIN (vsbv_v32qi, "vsbv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_SI, vector128),
RISCV_BUILTIN (vsbv_v32qi, "vsbv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_SI, vector64),
RISCV_BUILTIN (vsbv_v32si, "vsbv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_SI, vector128),
RISCV_BUILTIN (vsbv_v4di, "vsbv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_SI, vector128),
RISCV_BUILTIN (vsbv_v4di, "vsbv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_SI, vector64),
RISCV_BUILTIN (vsbv_v4hi, "vsbv_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_SI, vector64),
RISCV_BUILTIN (vsbv_v4si, "vsbv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_SI, vector128),
RISCV_BUILTIN (vsbv_v4si, "vsbv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_SI, vector64),
RISCV_BUILTIN (vsbv_v64hi, "vsbv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_SI, vector128),
RISCV_BUILTIN (vsbv_v64qi, "vsbv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_SI, vector128),
RISCV_BUILTIN (vsbv_v64qi, "vsbv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_SI, vector64),
RISCV_BUILTIN (vsbv_v8di, "vsbv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_SI, vector128),
RISCV_BUILTIN (vsbv_v8di, "vsbv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_SI, vector64),
RISCV_BUILTIN (vsbv_v8hi, "vsbv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_SI, vector128),
RISCV_BUILTIN (vsbv_v8hi, "vsbv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_SI, vector64),
RISCV_BUILTIN (vsbv_v8qi, "vsbv_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_SI, vector64),
RISCV_BUILTIN (vsbv_v8si, "vsbv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_SI, vector128),
RISCV_BUILTIN (vsbv_v8si, "vsbv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_SI, vector64),
RISCV_BUILTIN (vsetvl, "vsetvl", RISCV_BUILTIN_DIRECT, RISCV_USI_FTYPE_USI_SI, vector),
RISCV_BUILTIN (vsetvli, "vsetvli", RISCV_BUILTIN_DIRECT, RISCV_USI_FTYPE_USI_SI_SI, vector),
RISCV_BUILTIN (vsev_mask_v128qi, "vsev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v16df, "vsev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V16DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v16di, "vsev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v16hi, "vsev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v16hi, "vsev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v16qi, "vsev_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v16qi, "vsev_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v16sf, "vsev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v16sf, "vsev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v16si, "vsev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v16si, "vsev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v1df, "vsev_mask_v1df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v1di, "vsev_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v2df, "vsev_mask_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v2df, "vsev_mask_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v2di, "vsev_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v2di, "vsev_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v2sf, "vsev_mask_v2sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v2si, "vsev_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v32hi, "vsev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v32hi, "vsev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v32qi, "vsev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v32qi, "vsev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v32sf, "vsev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V32SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v32si, "vsev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v4df, "vsev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v4df, "vsev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v4di, "vsev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v4di, "vsev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v4hi, "vsev_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v4sf, "vsev_mask_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v4sf, "vsev_mask_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v4si, "vsev_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v4si, "vsev_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v64hi, "vsev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v64qi, "vsev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v64qi, "vsev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v8df, "vsev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v8df, "vsev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v8di, "vsev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v8di, "vsev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v8hi, "vsev_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v8hi, "vsev_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v8qi, "vsev_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v8sf, "vsev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v8sf, "vsev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_mask_v8si, "vsev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsev_mask_v8si, "vsev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsev_v128qi, "vsev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_SI, vector128),
RISCV_BUILTIN (vsev_v16df, "vsev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V16DF_SI, vector128),
RISCV_BUILTIN (vsev_v16di, "vsev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_SI, vector128),
RISCV_BUILTIN (vsev_v16hi, "vsev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_SI, vector128),
RISCV_BUILTIN (vsev_v16hi, "vsev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_SI, vector64),
RISCV_BUILTIN (vsev_v16qi, "vsev_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_SI, vector128),
RISCV_BUILTIN (vsev_v16qi, "vsev_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_SI, vector64),
RISCV_BUILTIN (vsev_v16sf, "vsev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SF_SI, vector128),
RISCV_BUILTIN (vsev_v16sf, "vsev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SF_SI, vector64),
RISCV_BUILTIN (vsev_v16si, "vsev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_SI, vector128),
RISCV_BUILTIN (vsev_v16si, "vsev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_SI, vector64),
RISCV_BUILTIN (vsev_v1df, "vsev_v1df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_SI, vector64),
RISCV_BUILTIN (vsev_v1di, "vsev_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_SI, vector64),
RISCV_BUILTIN (vsev_v2df, "vsev_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_SI, vector128),
RISCV_BUILTIN (vsev_v2df, "vsev_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_SI, vector64),
RISCV_BUILTIN (vsev_v2di, "vsev_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_SI, vector128),
RISCV_BUILTIN (vsev_v2di, "vsev_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_SI, vector64),
RISCV_BUILTIN (vsev_v2sf, "vsev_v2sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_SI, vector64),
RISCV_BUILTIN (vsev_v2si, "vsev_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_SI, vector64),
RISCV_BUILTIN (vsev_v32hi, "vsev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_SI, vector128),
RISCV_BUILTIN (vsev_v32hi, "vsev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_SI, vector64),
RISCV_BUILTIN (vsev_v32qi, "vsev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_SI, vector128),
RISCV_BUILTIN (vsev_v32qi, "vsev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_SI, vector64),
RISCV_BUILTIN (vsev_v32sf, "vsev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V32SF_SI, vector128),
RISCV_BUILTIN (vsev_v32si, "vsev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_SI, vector128),
RISCV_BUILTIN (vsev_v4df, "vsev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DF_SI, vector128),
RISCV_BUILTIN (vsev_v4df, "vsev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DF_SI, vector64),
RISCV_BUILTIN (vsev_v4di, "vsev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_SI, vector128),
RISCV_BUILTIN (vsev_v4di, "vsev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_SI, vector64),
RISCV_BUILTIN (vsev_v4hi, "vsev_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_SI, vector64),
RISCV_BUILTIN (vsev_v4sf, "vsev_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_SI, vector128),
RISCV_BUILTIN (vsev_v4sf, "vsev_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_SI, vector64),
RISCV_BUILTIN (vsev_v4si, "vsev_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_SI, vector128),
RISCV_BUILTIN (vsev_v4si, "vsev_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_SI, vector64),
RISCV_BUILTIN (vsev_v64hi, "vsev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_SI, vector128),
RISCV_BUILTIN (vsev_v64qi, "vsev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_SI, vector128),
RISCV_BUILTIN (vsev_v64qi, "vsev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_SI, vector64),
RISCV_BUILTIN (vsev_v8df, "vsev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DF_SI, vector128),
RISCV_BUILTIN (vsev_v8df, "vsev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DF_SI, vector64),
RISCV_BUILTIN (vsev_v8di, "vsev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_SI, vector128),
RISCV_BUILTIN (vsev_v8di, "vsev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_SI, vector64),
RISCV_BUILTIN (vsev_v8hi, "vsev_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_SI, vector128),
RISCV_BUILTIN (vsev_v8hi, "vsev_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_SI, vector64),
RISCV_BUILTIN (vsev_v8qi, "vsev_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_SI, vector64),
RISCV_BUILTIN (vsev_v8sf, "vsev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SF_SI, vector128),
RISCV_BUILTIN (vsev_v8sf, "vsev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SF_SI, vector64),
RISCV_BUILTIN (vsev_v8si, "vsev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_SI, vector128),
RISCV_BUILTIN (vsev_v8si, "vsev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v128qi, "vshv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v16di, "vshv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v16hi, "vshv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v16hi, "vshv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v16qi, "vshv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v16qi, "vshv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v16si, "vshv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v16si, "vshv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v1di, "vshv_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v2di, "vshv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v2di, "vshv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v2si, "vshv_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v32hi, "vshv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v32hi, "vshv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v32qi, "vshv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v32qi, "vshv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v32si, "vshv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v4di, "vshv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v4di, "vshv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v4hi, "vshv_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v4si, "vshv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v4si, "vshv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v64hi, "vshv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v64qi, "vshv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v64qi, "vshv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v8di, "vshv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v8di, "vshv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v8hi, "vshv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v8hi, "vshv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v8qi, "vshv_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_mask_v8si, "vshv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vshv_mask_v8si, "vshv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vshv_v128qi, "vshv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_SI, vector128),
RISCV_BUILTIN (vshv_v16di, "vshv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_SI, vector128),
RISCV_BUILTIN (vshv_v16hi, "vshv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_SI, vector128),
RISCV_BUILTIN (vshv_v16hi, "vshv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_SI, vector64),
RISCV_BUILTIN (vshv_v16qi, "vshv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_SI, vector128),
RISCV_BUILTIN (vshv_v16qi, "vshv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_SI, vector64),
RISCV_BUILTIN (vshv_v16si, "vshv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_SI, vector128),
RISCV_BUILTIN (vshv_v16si, "vshv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_SI, vector64),
RISCV_BUILTIN (vshv_v1di, "vshv_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_SI, vector64),
RISCV_BUILTIN (vshv_v2di, "vshv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_SI, vector128),
RISCV_BUILTIN (vshv_v2di, "vshv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_SI, vector64),
RISCV_BUILTIN (vshv_v2si, "vshv_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_SI, vector64),
RISCV_BUILTIN (vshv_v32hi, "vshv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_SI, vector128),
RISCV_BUILTIN (vshv_v32hi, "vshv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_SI, vector64),
RISCV_BUILTIN (vshv_v32qi, "vshv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_SI, vector128),
RISCV_BUILTIN (vshv_v32qi, "vshv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_SI, vector64),
RISCV_BUILTIN (vshv_v32si, "vshv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_SI, vector128),
RISCV_BUILTIN (vshv_v4di, "vshv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_SI, vector128),
RISCV_BUILTIN (vshv_v4di, "vshv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_SI, vector64),
RISCV_BUILTIN (vshv_v4hi, "vshv_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_SI, vector64),
RISCV_BUILTIN (vshv_v4si, "vshv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_SI, vector128),
RISCV_BUILTIN (vshv_v4si, "vshv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_SI, vector64),
RISCV_BUILTIN (vshv_v64hi, "vshv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_SI, vector128),
RISCV_BUILTIN (vshv_v64qi, "vshv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_SI, vector128),
RISCV_BUILTIN (vshv_v64qi, "vshv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_SI, vector64),
RISCV_BUILTIN (vshv_v8di, "vshv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_SI, vector128),
RISCV_BUILTIN (vshv_v8di, "vshv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_SI, vector64),
RISCV_BUILTIN (vshv_v8hi, "vshv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_SI, vector128),
RISCV_BUILTIN (vshv_v8hi, "vshv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_SI, vector64),
RISCV_BUILTIN (vshv_v8qi, "vshv_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_SI, vector64),
RISCV_BUILTIN (vshv_v8si, "vshv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_SI, vector128),
RISCV_BUILTIN (vshv_v8si, "vshv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v128qi, "vslide1downvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v16df, "vslide1downvx_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v16di, "vslide1downvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v16hi, "vslide1downvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v16hi, "vslide1downvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v16qi, "vslide1downvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v16qi, "vslide1downvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v16sf, "vslide1downvx_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v16sf, "vslide1downvx_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v16si, "vslide1downvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v16si, "vslide1downvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v1df, "vslide1downvx_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v1di, "vslide1downvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v2df, "vslide1downvx_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v2df, "vslide1downvx_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v2di, "vslide1downvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v2di, "vslide1downvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v2sf, "vslide1downvx_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v2si, "vslide1downvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v32hi, "vslide1downvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v32hi, "vslide1downvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v32qi, "vslide1downvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v32qi, "vslide1downvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v32sf, "vslide1downvx_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v32si, "vslide1downvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v4df, "vslide1downvx_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v4df, "vslide1downvx_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v4di, "vslide1downvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v4di, "vslide1downvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v4hi, "vslide1downvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v4sf, "vslide1downvx_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v4sf, "vslide1downvx_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v4si, "vslide1downvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v4si, "vslide1downvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v64hi, "vslide1downvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v64qi, "vslide1downvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v64qi, "vslide1downvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v8df, "vslide1downvx_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v8df, "vslide1downvx_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v8di, "vslide1downvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v8di, "vslide1downvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v8hi, "vslide1downvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v8hi, "vslide1downvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v8qi, "vslide1downvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v8sf, "vslide1downvx_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v8sf, "vslide1downvx_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_mask_v8si, "vslide1downvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_mask_v8si, "vslide1downvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v128qi, "vslide1downvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v16df, "vslide1downvx_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v16di, "vslide1downvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v16hi, "vslide1downvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v16hi, "vslide1downvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v16qi, "vslide1downvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v16qi, "vslide1downvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v16sf, "vslide1downvx_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v16sf, "vslide1downvx_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v16si, "vslide1downvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v16si, "vslide1downvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v1df, "vslide1downvx_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v1di, "vslide1downvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v2df, "vslide1downvx_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v2df, "vslide1downvx_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v2di, "vslide1downvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v2di, "vslide1downvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v2sf, "vslide1downvx_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v2si, "vslide1downvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v32hi, "vslide1downvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v32hi, "vslide1downvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v32qi, "vslide1downvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v32qi, "vslide1downvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v32sf, "vslide1downvx_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v32si, "vslide1downvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v4df, "vslide1downvx_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v4df, "vslide1downvx_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v4di, "vslide1downvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v4di, "vslide1downvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v4hi, "vslide1downvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v4sf, "vslide1downvx_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v4sf, "vslide1downvx_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v4si, "vslide1downvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v4si, "vslide1downvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v64hi, "vslide1downvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v64qi, "vslide1downvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v64qi, "vslide1downvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v8df, "vslide1downvx_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v8df, "vslide1downvx_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v8di, "vslide1downvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v8di, "vslide1downvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v8hi, "vslide1downvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v8hi, "vslide1downvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v8qi, "vslide1downvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v8sf, "vslide1downvx_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v8sf, "vslide1downvx_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_DI_SI, vector64),
RISCV_BUILTIN (vslide1downvx_v8si, "vslide1downvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_DI_SI, vector128),
RISCV_BUILTIN (vslide1downvx_v8si, "vslide1downvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v128qi, "vslide1upvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v16df, "vslide1upvx_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v16di, "vslide1upvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v16hi, "vslide1upvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v16hi, "vslide1upvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v16qi, "vslide1upvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v16qi, "vslide1upvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v16sf, "vslide1upvx_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v16sf, "vslide1upvx_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v16si, "vslide1upvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v16si, "vslide1upvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v1df, "vslide1upvx_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v1di, "vslide1upvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v2df, "vslide1upvx_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v2df, "vslide1upvx_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v2di, "vslide1upvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v2di, "vslide1upvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v2sf, "vslide1upvx_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v2si, "vslide1upvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v32hi, "vslide1upvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v32hi, "vslide1upvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v32qi, "vslide1upvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v32qi, "vslide1upvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v32sf, "vslide1upvx_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v32si, "vslide1upvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v4df, "vslide1upvx_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v4df, "vslide1upvx_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v4di, "vslide1upvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v4di, "vslide1upvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v4hi, "vslide1upvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v4sf, "vslide1upvx_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v4sf, "vslide1upvx_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v4si, "vslide1upvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v4si, "vslide1upvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v64hi, "vslide1upvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v64qi, "vslide1upvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v64qi, "vslide1upvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v8df, "vslide1upvx_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v8df, "vslide1upvx_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v8di, "vslide1upvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v8di, "vslide1upvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v8hi, "vslide1upvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v8hi, "vslide1upvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v8qi, "vslide1upvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v8sf, "vslide1upvx_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v8sf, "vslide1upvx_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_mask_v8si, "vslide1upvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_mask_v8si, "vslide1upvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v128qi, "vslide1upvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v16df, "vslide1upvx_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v16di, "vslide1upvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v16hi, "vslide1upvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v16hi, "vslide1upvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v16qi, "vslide1upvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v16qi, "vslide1upvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v16sf, "vslide1upvx_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v16sf, "vslide1upvx_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v16si, "vslide1upvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v16si, "vslide1upvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v1df, "vslide1upvx_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v1di, "vslide1upvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v2df, "vslide1upvx_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v2df, "vslide1upvx_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v2di, "vslide1upvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v2di, "vslide1upvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v2sf, "vslide1upvx_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v2si, "vslide1upvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v32hi, "vslide1upvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v32hi, "vslide1upvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v32qi, "vslide1upvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v32qi, "vslide1upvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v32sf, "vslide1upvx_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v32si, "vslide1upvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v4df, "vslide1upvx_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v4df, "vslide1upvx_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v4di, "vslide1upvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v4di, "vslide1upvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v4hi, "vslide1upvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v4sf, "vslide1upvx_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v4sf, "vslide1upvx_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v4si, "vslide1upvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v4si, "vslide1upvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v64hi, "vslide1upvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v64qi, "vslide1upvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v64qi, "vslide1upvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v8df, "vslide1upvx_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v8df, "vslide1upvx_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v8di, "vslide1upvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v8di, "vslide1upvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v8hi, "vslide1upvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v8hi, "vslide1upvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v8qi, "vslide1upvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v8sf, "vslide1upvx_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v8sf, "vslide1upvx_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_DI_SI, vector64),
RISCV_BUILTIN (vslide1upvx_v8si, "vslide1upvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_DI_SI, vector128),
RISCV_BUILTIN (vslide1upvx_v8si, "vslide1upvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v128qi, "vslidedownvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v16df, "vslidedownvi_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v16di, "vslidedownvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v16hi, "vslidedownvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v16hi, "vslidedownvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v16qi, "vslidedownvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v16qi, "vslidedownvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v16sf, "vslidedownvi_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v16sf, "vslidedownvi_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v16si, "vslidedownvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v16si, "vslidedownvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v1df, "vslidedownvi_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v1di, "vslidedownvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v2df, "vslidedownvi_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v2df, "vslidedownvi_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v2di, "vslidedownvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v2di, "vslidedownvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v2sf, "vslidedownvi_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v2si, "vslidedownvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v32hi, "vslidedownvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v32hi, "vslidedownvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v32qi, "vslidedownvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v32qi, "vslidedownvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v32sf, "vslidedownvi_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v32si, "vslidedownvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v4df, "vslidedownvi_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v4df, "vslidedownvi_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v4di, "vslidedownvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v4di, "vslidedownvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v4hi, "vslidedownvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v4sf, "vslidedownvi_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v4sf, "vslidedownvi_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v4si, "vslidedownvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v4si, "vslidedownvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v64hi, "vslidedownvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v64qi, "vslidedownvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v64qi, "vslidedownvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v8df, "vslidedownvi_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v8df, "vslidedownvi_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v8di, "vslidedownvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v8di, "vslidedownvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v8hi, "vslidedownvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v8hi, "vslidedownvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v8qi, "vslidedownvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v8sf, "vslidedownvi_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v8sf, "vslidedownvi_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_mask_v8si, "vslidedownvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_mask_v8si, "vslidedownvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v128qi, "vslidedownvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v16df, "vslidedownvi_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v16di, "vslidedownvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v16hi, "vslidedownvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v16hi, "vslidedownvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v16qi, "vslidedownvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v16qi, "vslidedownvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v16sf, "vslidedownvi_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v16sf, "vslidedownvi_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v16si, "vslidedownvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v16si, "vslidedownvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v1df, "vslidedownvi_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v1di, "vslidedownvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v2df, "vslidedownvi_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v2df, "vslidedownvi_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v2di, "vslidedownvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v2di, "vslidedownvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v2sf, "vslidedownvi_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v2si, "vslidedownvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v32hi, "vslidedownvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v32hi, "vslidedownvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v32qi, "vslidedownvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v32qi, "vslidedownvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v32sf, "vslidedownvi_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v32si, "vslidedownvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v4df, "vslidedownvi_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v4df, "vslidedownvi_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v4di, "vslidedownvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v4di, "vslidedownvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v4hi, "vslidedownvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v4sf, "vslidedownvi_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v4sf, "vslidedownvi_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v4si, "vslidedownvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v4si, "vslidedownvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v64hi, "vslidedownvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v64qi, "vslidedownvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v64qi, "vslidedownvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v8df, "vslidedownvi_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v8df, "vslidedownvi_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v8di, "vslidedownvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v8di, "vslidedownvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v8hi, "vslidedownvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v8hi, "vslidedownvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v8qi, "vslidedownvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v8sf, "vslidedownvi_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v8sf, "vslidedownvi_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvi_v8si, "vslidedownvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvi_v8si, "vslidedownvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v128qi, "vslidedownvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v16df, "vslidedownvx_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v16di, "vslidedownvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v16hi, "vslidedownvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v16hi, "vslidedownvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v16qi, "vslidedownvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v16qi, "vslidedownvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v16sf, "vslidedownvx_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v16sf, "vslidedownvx_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v16si, "vslidedownvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v16si, "vslidedownvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v1df, "vslidedownvx_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v1di, "vslidedownvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v2df, "vslidedownvx_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v2df, "vslidedownvx_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v2di, "vslidedownvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v2di, "vslidedownvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v2sf, "vslidedownvx_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v2si, "vslidedownvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v32hi, "vslidedownvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v32hi, "vslidedownvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v32qi, "vslidedownvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v32qi, "vslidedownvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v32sf, "vslidedownvx_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v32si, "vslidedownvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v4df, "vslidedownvx_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v4df, "vslidedownvx_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v4di, "vslidedownvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v4di, "vslidedownvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v4hi, "vslidedownvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v4sf, "vslidedownvx_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v4sf, "vslidedownvx_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v4si, "vslidedownvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v4si, "vslidedownvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v64hi, "vslidedownvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v64qi, "vslidedownvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v64qi, "vslidedownvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v8df, "vslidedownvx_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v8df, "vslidedownvx_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v8di, "vslidedownvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v8di, "vslidedownvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v8hi, "vslidedownvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v8hi, "vslidedownvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v8qi, "vslidedownvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v8sf, "vslidedownvx_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v8sf, "vslidedownvx_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_mask_v8si, "vslidedownvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_mask_v8si, "vslidedownvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v128qi, "vslidedownvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v16df, "vslidedownvx_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v16di, "vslidedownvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v16hi, "vslidedownvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v16hi, "vslidedownvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v16qi, "vslidedownvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v16qi, "vslidedownvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v16sf, "vslidedownvx_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v16sf, "vslidedownvx_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v16si, "vslidedownvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v16si, "vslidedownvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v1df, "vslidedownvx_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v1di, "vslidedownvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v2df, "vslidedownvx_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v2df, "vslidedownvx_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v2di, "vslidedownvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v2di, "vslidedownvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v2sf, "vslidedownvx_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v2si, "vslidedownvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v32hi, "vslidedownvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v32hi, "vslidedownvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v32qi, "vslidedownvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v32qi, "vslidedownvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v32sf, "vslidedownvx_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v32si, "vslidedownvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v4df, "vslidedownvx_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v4df, "vslidedownvx_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v4di, "vslidedownvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v4di, "vslidedownvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v4hi, "vslidedownvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v4sf, "vslidedownvx_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v4sf, "vslidedownvx_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v4si, "vslidedownvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v4si, "vslidedownvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v64hi, "vslidedownvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v64qi, "vslidedownvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v64qi, "vslidedownvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v8df, "vslidedownvx_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v8df, "vslidedownvx_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v8di, "vslidedownvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v8di, "vslidedownvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v8hi, "vslidedownvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v8hi, "vslidedownvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v8qi, "vslidedownvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v8sf, "vslidedownvx_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v8sf, "vslidedownvx_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_DI_SI, vector64),
RISCV_BUILTIN (vslidedownvx_v8si, "vslidedownvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_DI_SI, vector128),
RISCV_BUILTIN (vslidedownvx_v8si, "vslidedownvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v128qi, "vslideupvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v16df, "vslideupvi_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v16di, "vslideupvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v16hi, "vslideupvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v16hi, "vslideupvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v16qi, "vslideupvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v16qi, "vslideupvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v16sf, "vslideupvi_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v16sf, "vslideupvi_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v16si, "vslideupvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v16si, "vslideupvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v1df, "vslideupvi_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v1di, "vslideupvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v2df, "vslideupvi_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v2df, "vslideupvi_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v2di, "vslideupvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v2di, "vslideupvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v2sf, "vslideupvi_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v2si, "vslideupvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v32hi, "vslideupvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v32hi, "vslideupvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v32qi, "vslideupvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v32qi, "vslideupvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v32sf, "vslideupvi_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v32si, "vslideupvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v4df, "vslideupvi_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v4df, "vslideupvi_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v4di, "vslideupvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v4di, "vslideupvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v4hi, "vslideupvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v4sf, "vslideupvi_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v4sf, "vslideupvi_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v4si, "vslideupvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v4si, "vslideupvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v64hi, "vslideupvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v64qi, "vslideupvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v64qi, "vslideupvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v8df, "vslideupvi_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v8df, "vslideupvi_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v8di, "vslideupvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v8di, "vslideupvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v8hi, "vslideupvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v8hi, "vslideupvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v8qi, "vslideupvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v8sf, "vslideupvi_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v8sf, "vslideupvi_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_mask_v8si, "vslideupvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvi_mask_v8si, "vslideupvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v128qi, "vslideupvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v16df, "vslideupvi_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v16di, "vslideupvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v16hi, "vslideupvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v16hi, "vslideupvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v16qi, "vslideupvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v16qi, "vslideupvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v16sf, "vslideupvi_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v16sf, "vslideupvi_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v16si, "vslideupvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v16si, "vslideupvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v1df, "vslideupvi_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v1di, "vslideupvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v2df, "vslideupvi_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v2df, "vslideupvi_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v2di, "vslideupvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v2di, "vslideupvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v2sf, "vslideupvi_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v2si, "vslideupvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v32hi, "vslideupvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v32hi, "vslideupvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v32qi, "vslideupvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v32qi, "vslideupvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v32sf, "vslideupvi_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v32si, "vslideupvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v4df, "vslideupvi_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v4df, "vslideupvi_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v4di, "vslideupvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v4di, "vslideupvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v4hi, "vslideupvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v4sf, "vslideupvi_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v4sf, "vslideupvi_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v4si, "vslideupvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v4si, "vslideupvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v64hi, "vslideupvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v64qi, "vslideupvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v64qi, "vslideupvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v8df, "vslideupvi_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v8df, "vslideupvi_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v8di, "vslideupvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v8di, "vslideupvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v8hi, "vslideupvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v8hi, "vslideupvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v8qi, "vslideupvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v8sf, "vslideupvi_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v8sf, "vslideupvi_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvi_v8si, "vslideupvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvi_v8si, "vslideupvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v128qi, "vslideupvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v16df, "vslideupvx_mask_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_V16DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v16di, "vslideupvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v16hi, "vslideupvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v16hi, "vslideupvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v16qi, "vslideupvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v16qi, "vslideupvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v16sf, "vslideupvx_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v16sf, "vslideupvx_mask_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_V16SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v16si, "vslideupvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v16si, "vslideupvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v1df, "vslideupvx_mask_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_V1DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v1di, "vslideupvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v2df, "vslideupvx_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v2df, "vslideupvx_mask_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_V2DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v2di, "vslideupvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v2di, "vslideupvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v2sf, "vslideupvx_mask_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_V2SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v2si, "vslideupvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v32hi, "vslideupvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v32hi, "vslideupvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v32qi, "vslideupvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v32qi, "vslideupvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v32sf, "vslideupvx_mask_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_V32SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v32si, "vslideupvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v4df, "vslideupvx_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v4df, "vslideupvx_mask_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_V4DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v4di, "vslideupvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v4di, "vslideupvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v4hi, "vslideupvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v4sf, "vslideupvx_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v4sf, "vslideupvx_mask_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_V4SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v4si, "vslideupvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v4si, "vslideupvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v64hi, "vslideupvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v64qi, "vslideupvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v64qi, "vslideupvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v8df, "vslideupvx_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v8df, "vslideupvx_mask_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_V8DF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v8di, "vslideupvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v8di, "vslideupvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v8hi, "vslideupvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v8hi, "vslideupvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v8qi, "vslideupvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v8sf, "vslideupvx_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v8sf, "vslideupvx_mask_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_V8SF_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_mask_v8si, "vslideupvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vslideupvx_mask_v8si, "vslideupvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v128qi, "vslideupvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v16df, "vslideupvx_v16df", RISCV_BUILTIN_DIRECT, RISCV_V16DF_FTYPE_V16DF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v16di, "vslideupvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v16hi, "vslideupvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v16hi, "vslideupvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v16qi, "vslideupvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v16qi, "vslideupvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v16sf, "vslideupvx_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v16sf, "vslideupvx_v16sf", RISCV_BUILTIN_DIRECT, RISCV_V16SF_FTYPE_V16SF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v16si, "vslideupvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v16si, "vslideupvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v1df, "vslideupvx_v1df", RISCV_BUILTIN_DIRECT, RISCV_V1DF_FTYPE_V1DF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v1di, "vslideupvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v2df, "vslideupvx_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v2df, "vslideupvx_v2df", RISCV_BUILTIN_DIRECT, RISCV_V2DF_FTYPE_V2DF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v2di, "vslideupvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v2di, "vslideupvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v2sf, "vslideupvx_v2sf", RISCV_BUILTIN_DIRECT, RISCV_V2SF_FTYPE_V2SF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v2si, "vslideupvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v32hi, "vslideupvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v32hi, "vslideupvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v32qi, "vslideupvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v32qi, "vslideupvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v32sf, "vslideupvx_v32sf", RISCV_BUILTIN_DIRECT, RISCV_V32SF_FTYPE_V32SF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v32si, "vslideupvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v4df, "vslideupvx_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v4df, "vslideupvx_v4df", RISCV_BUILTIN_DIRECT, RISCV_V4DF_FTYPE_V4DF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v4di, "vslideupvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v4di, "vslideupvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v4hi, "vslideupvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v4sf, "vslideupvx_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v4sf, "vslideupvx_v4sf", RISCV_BUILTIN_DIRECT, RISCV_V4SF_FTYPE_V4SF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v4si, "vslideupvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v4si, "vslideupvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v64hi, "vslideupvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v64qi, "vslideupvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v64qi, "vslideupvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v8df, "vslideupvx_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v8df, "vslideupvx_v8df", RISCV_BUILTIN_DIRECT, RISCV_V8DF_FTYPE_V8DF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v8di, "vslideupvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v8di, "vslideupvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v8hi, "vslideupvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v8hi, "vslideupvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v8qi, "vslideupvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v8sf, "vslideupvx_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v8sf, "vslideupvx_v8sf", RISCV_BUILTIN_DIRECT, RISCV_V8SF_FTYPE_V8SF_DI_SI, vector64),
RISCV_BUILTIN (vslideupvx_v8si, "vslideupvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_DI_SI, vector128),
RISCV_BUILTIN (vslideupvx_v8si, "vslideupvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_DI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v128qi, "vsllvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v16di, "vsllvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v16hi, "vsllvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v16hi, "vsllvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v16qi, "vsllvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v16qi, "vsllvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v16si, "vsllvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v16si, "vsllvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v1di, "vsllvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v2di, "vsllvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v2di, "vsllvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v2si, "vsllvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v32hi, "vsllvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v32hi, "vsllvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v32qi, "vsllvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v32qi, "vsllvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v32si, "vsllvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v4di, "vsllvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v4di, "vsllvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v4hi, "vsllvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v4si, "vsllvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v4si, "vsllvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v64hi, "vsllvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v64qi, "vsllvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v64qi, "vsllvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v8di, "vsllvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v8di, "vsllvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v8hi, "vsllvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v8hi, "vsllvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v8qi, "vsllvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_mask_v8si, "vsllvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvi_mask_v8si, "vsllvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvi_v128qi, "vsllvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UQI_SI, vector128),
RISCV_BUILTIN (vsllvi_v16di, "vsllvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UDI_SI, vector128),
RISCV_BUILTIN (vsllvi_v16hi, "vsllvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_SI, vector128),
RISCV_BUILTIN (vsllvi_v16hi, "vsllvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_SI, vector64),
RISCV_BUILTIN (vsllvi_v16qi, "vsllvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_SI, vector128),
RISCV_BUILTIN (vsllvi_v16qi, "vsllvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_SI, vector64),
RISCV_BUILTIN (vsllvi_v16si, "vsllvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_SI, vector128),
RISCV_BUILTIN (vsllvi_v16si, "vsllvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_SI, vector64),
RISCV_BUILTIN (vsllvi_v1di, "vsllvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UDI_SI, vector64),
RISCV_BUILTIN (vsllvi_v2di, "vsllvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_SI, vector128),
RISCV_BUILTIN (vsllvi_v2di, "vsllvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_SI, vector64),
RISCV_BUILTIN (vsllvi_v2si, "vsllvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_USI_SI, vector64),
RISCV_BUILTIN (vsllvi_v32hi, "vsllvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_SI, vector128),
RISCV_BUILTIN (vsllvi_v32hi, "vsllvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_SI, vector64),
RISCV_BUILTIN (vsllvi_v32qi, "vsllvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_SI, vector128),
RISCV_BUILTIN (vsllvi_v32qi, "vsllvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_SI, vector64),
RISCV_BUILTIN (vsllvi_v32si, "vsllvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_USI_SI, vector128),
RISCV_BUILTIN (vsllvi_v4di, "vsllvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_SI, vector128),
RISCV_BUILTIN (vsllvi_v4di, "vsllvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_SI, vector64),
RISCV_BUILTIN (vsllvi_v4hi, "vsllvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UHI_SI, vector64),
RISCV_BUILTIN (vsllvi_v4si, "vsllvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_SI, vector128),
RISCV_BUILTIN (vsllvi_v4si, "vsllvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_SI, vector64),
RISCV_BUILTIN (vsllvi_v64hi, "vsllvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UHI_SI, vector128),
RISCV_BUILTIN (vsllvi_v64qi, "vsllvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_SI, vector128),
RISCV_BUILTIN (vsllvi_v64qi, "vsllvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_SI, vector64),
RISCV_BUILTIN (vsllvi_v8di, "vsllvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_SI, vector128),
RISCV_BUILTIN (vsllvi_v8di, "vsllvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_SI, vector64),
RISCV_BUILTIN (vsllvi_v8hi, "vsllvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_SI, vector128),
RISCV_BUILTIN (vsllvi_v8hi, "vsllvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_SI, vector64),
RISCV_BUILTIN (vsllvi_v8qi, "vsllvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UQI_SI, vector64),
RISCV_BUILTIN (vsllvi_v8si, "vsllvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_SI, vector128),
RISCV_BUILTIN (vsllvi_v8si, "vsllvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v128qi, "vsllvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UV128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v16di, "vsllvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UV16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v16hi, "vsllvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v16hi, "vsllvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v16qi, "vsllvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v16qi, "vsllvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v16si, "vsllvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v16si, "vsllvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v1di, "vsllvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UV1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v2di, "vsllvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v2di, "vsllvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v2si, "vsllvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_UV2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v32hi, "vsllvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v32hi, "vsllvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v32qi, "vsllvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v32qi, "vsllvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v32si, "vsllvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_UV32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v4di, "vsllvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v4di, "vsllvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v4hi, "vsllvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UV4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v4si, "vsllvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v4si, "vsllvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v64hi, "vsllvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UV64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v64qi, "vsllvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v64qi, "vsllvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v8di, "vsllvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v8di, "vsllvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v8hi, "vsllvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v8hi, "vsllvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v8qi, "vsllvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UV8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_mask_v8si, "vsllvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_mask_v8si, "vsllvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_v128qi, "vsllvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UV128QI_SI, vector128),
RISCV_BUILTIN (vsllvv_v16di, "vsllvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UV16DI_SI, vector128),
RISCV_BUILTIN (vsllvv_v16hi, "vsllvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UV16HI_SI, vector128),
RISCV_BUILTIN (vsllvv_v16hi, "vsllvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UV16HI_SI, vector64),
RISCV_BUILTIN (vsllvv_v16qi, "vsllvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvv_v16qi, "vsllvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UV16QI_SI, vector64),
RISCV_BUILTIN (vsllvv_v16si, "vsllvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UV16SI_SI, vector128),
RISCV_BUILTIN (vsllvv_v16si, "vsllvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UV16SI_SI, vector64),
RISCV_BUILTIN (vsllvv_v1di, "vsllvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UV1DI_SI, vector64),
RISCV_BUILTIN (vsllvv_v2di, "vsllvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UV2DI_SI, vector128),
RISCV_BUILTIN (vsllvv_v2di, "vsllvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UV2DI_SI, vector64),
RISCV_BUILTIN (vsllvv_v2si, "vsllvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_UV2SI_SI, vector64),
RISCV_BUILTIN (vsllvv_v32hi, "vsllvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UV32HI_SI, vector128),
RISCV_BUILTIN (vsllvv_v32hi, "vsllvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UV32HI_SI, vector64),
RISCV_BUILTIN (vsllvv_v32qi, "vsllvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UV32QI_SI, vector128),
RISCV_BUILTIN (vsllvv_v32qi, "vsllvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UV32QI_SI, vector64),
RISCV_BUILTIN (vsllvv_v32si, "vsllvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_UV32SI_SI, vector128),
RISCV_BUILTIN (vsllvv_v4di, "vsllvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UV4DI_SI, vector128),
RISCV_BUILTIN (vsllvv_v4di, "vsllvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UV4DI_SI, vector64),
RISCV_BUILTIN (vsllvv_v4hi, "vsllvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UV4HI_SI, vector64),
RISCV_BUILTIN (vsllvv_v4si, "vsllvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UV4SI_SI, vector128),
RISCV_BUILTIN (vsllvv_v4si, "vsllvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UV4SI_SI, vector64),
RISCV_BUILTIN (vsllvv_v64hi, "vsllvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UV64HI_SI, vector128),
RISCV_BUILTIN (vsllvv_v64qi, "vsllvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UV64QI_SI, vector128),
RISCV_BUILTIN (vsllvv_v64qi, "vsllvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UV64QI_SI, vector64),
RISCV_BUILTIN (vsllvv_v8di, "vsllvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UV8DI_SI, vector128),
RISCV_BUILTIN (vsllvv_v8di, "vsllvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UV8DI_SI, vector64),
RISCV_BUILTIN (vsllvv_v8hi, "vsllvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UV8HI_SI, vector128),
RISCV_BUILTIN (vsllvv_v8hi, "vsllvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UV8HI_SI, vector64),
RISCV_BUILTIN (vsllvv_v8qi, "vsllvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvv_v8si, "vsllvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UV8SI_SI, vector128),
RISCV_BUILTIN (vsllvv_v8si, "vsllvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UV8SI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v128qi, "vsllvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v16di, "vsllvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v16hi, "vsllvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v16hi, "vsllvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v16qi, "vsllvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v16qi, "vsllvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v16si, "vsllvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v16si, "vsllvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v1di, "vsllvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v2di, "vsllvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v2di, "vsllvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v2si, "vsllvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v32hi, "vsllvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v32hi, "vsllvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v32qi, "vsllvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v32qi, "vsllvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v32si, "vsllvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v4di, "vsllvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v4di, "vsllvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v4hi, "vsllvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v4si, "vsllvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v4si, "vsllvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v64hi, "vsllvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v64qi, "vsllvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v64qi, "vsllvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v8di, "vsllvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v8di, "vsllvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v8hi, "vsllvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v8hi, "vsllvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v8qi, "vsllvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UQI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_mask_v8si, "vsllvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsllvx_mask_v8si, "vsllvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsllvx_v128qi, "vsllvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UQI_SI, vector128),
RISCV_BUILTIN (vsllvx_v16di, "vsllvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UDI_SI, vector128),
RISCV_BUILTIN (vsllvx_v16hi, "vsllvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_SI, vector128),
RISCV_BUILTIN (vsllvx_v16hi, "vsllvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_SI, vector64),
RISCV_BUILTIN (vsllvx_v16qi, "vsllvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_SI, vector128),
RISCV_BUILTIN (vsllvx_v16qi, "vsllvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_SI, vector64),
RISCV_BUILTIN (vsllvx_v16si, "vsllvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_SI, vector128),
RISCV_BUILTIN (vsllvx_v16si, "vsllvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_SI, vector64),
RISCV_BUILTIN (vsllvx_v1di, "vsllvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UDI_SI, vector64),
RISCV_BUILTIN (vsllvx_v2di, "vsllvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_SI, vector128),
RISCV_BUILTIN (vsllvx_v2di, "vsllvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_SI, vector64),
RISCV_BUILTIN (vsllvx_v2si, "vsllvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_USI_SI, vector64),
RISCV_BUILTIN (vsllvx_v32hi, "vsllvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_SI, vector128),
RISCV_BUILTIN (vsllvx_v32hi, "vsllvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_SI, vector64),
RISCV_BUILTIN (vsllvx_v32qi, "vsllvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_SI, vector128),
RISCV_BUILTIN (vsllvx_v32qi, "vsllvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_SI, vector64),
RISCV_BUILTIN (vsllvx_v32si, "vsllvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_USI_SI, vector128),
RISCV_BUILTIN (vsllvx_v4di, "vsllvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_SI, vector128),
RISCV_BUILTIN (vsllvx_v4di, "vsllvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_SI, vector64),
RISCV_BUILTIN (vsllvx_v4hi, "vsllvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UHI_SI, vector64),
RISCV_BUILTIN (vsllvx_v4si, "vsllvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_SI, vector128),
RISCV_BUILTIN (vsllvx_v4si, "vsllvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_SI, vector64),
RISCV_BUILTIN (vsllvx_v64hi, "vsllvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UHI_SI, vector128),
RISCV_BUILTIN (vsllvx_v64qi, "vsllvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_SI, vector128),
RISCV_BUILTIN (vsllvx_v64qi, "vsllvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_SI, vector64),
RISCV_BUILTIN (vsllvx_v8di, "vsllvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_SI, vector128),
RISCV_BUILTIN (vsllvx_v8di, "vsllvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_SI, vector64),
RISCV_BUILTIN (vsllvx_v8hi, "vsllvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_SI, vector128),
RISCV_BUILTIN (vsllvx_v8hi, "vsllvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_SI, vector64),
RISCV_BUILTIN (vsllvx_v8qi, "vsllvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UQI_SI, vector64),
RISCV_BUILTIN (vsllvx_v8si, "vsllvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_SI, vector128),
RISCV_BUILTIN (vsllvx_v8si, "vsllvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_SI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v128qi, "vsmulvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v16di, "vsmulvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v16hi, "vsmulvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v16hi, "vsmulvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v16qi, "vsmulvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v16qi, "vsmulvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v16si, "vsmulvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v16si, "vsmulvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v1di, "vsmulvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v2di, "vsmulvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v2di, "vsmulvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v2si, "vsmulvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v32hi, "vsmulvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v32hi, "vsmulvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v32qi, "vsmulvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v32qi, "vsmulvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v32si, "vsmulvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v4di, "vsmulvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v4di, "vsmulvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v4hi, "vsmulvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v4si, "vsmulvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v4si, "vsmulvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v64hi, "vsmulvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v64qi, "vsmulvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v64qi, "vsmulvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v8di, "vsmulvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v8di, "vsmulvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v8hi, "vsmulvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v8hi, "vsmulvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v8qi, "vsmulvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_mask_v8si, "vsmulvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_mask_v8si, "vsmulvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v128qi, "vsmulvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v16di, "vsmulvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v16hi, "vsmulvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v16hi, "vsmulvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v16qi, "vsmulvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v16qi, "vsmulvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v16si, "vsmulvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v16si, "vsmulvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v1di, "vsmulvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v2di, "vsmulvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v2di, "vsmulvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v2si, "vsmulvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v32hi, "vsmulvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v32hi, "vsmulvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v32qi, "vsmulvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v32qi, "vsmulvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v32si, "vsmulvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v4di, "vsmulvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v4di, "vsmulvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v4hi, "vsmulvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v4si, "vsmulvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v4si, "vsmulvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v64hi, "vsmulvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v64qi, "vsmulvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v64qi, "vsmulvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v8di, "vsmulvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v8di, "vsmulvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v8hi, "vsmulvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v8hi, "vsmulvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v8qi, "vsmulvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vsmulvv_v8si, "vsmulvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vsmulvv_v8si, "vsmulvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v128qi, "vsmulvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v16di, "vsmulvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v16hi, "vsmulvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v16hi, "vsmulvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v16qi, "vsmulvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v16qi, "vsmulvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v16si, "vsmulvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v16si, "vsmulvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v1di, "vsmulvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v2di, "vsmulvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v2di, "vsmulvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v2si, "vsmulvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v32hi, "vsmulvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v32hi, "vsmulvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v32qi, "vsmulvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v32qi, "vsmulvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v32si, "vsmulvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v4di, "vsmulvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v4di, "vsmulvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v4hi, "vsmulvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v4si, "vsmulvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v4si, "vsmulvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v64hi, "vsmulvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v64qi, "vsmulvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v64qi, "vsmulvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v8di, "vsmulvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v8di, "vsmulvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v8hi, "vsmulvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v8hi, "vsmulvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v8qi, "vsmulvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_mask_v8si, "vsmulvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_mask_v8si, "vsmulvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v128qi, "vsmulvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v16di, "vsmulvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v16hi, "vsmulvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v16hi, "vsmulvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v16qi, "vsmulvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v16qi, "vsmulvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v16si, "vsmulvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v16si, "vsmulvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v1di, "vsmulvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v2di, "vsmulvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v2di, "vsmulvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v2si, "vsmulvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v32hi, "vsmulvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v32hi, "vsmulvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v32qi, "vsmulvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v32qi, "vsmulvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v32si, "vsmulvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v4di, "vsmulvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v4di, "vsmulvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v4hi, "vsmulvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v4si, "vsmulvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v4si, "vsmulvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v64hi, "vsmulvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v64qi, "vsmulvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v64qi, "vsmulvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v8di, "vsmulvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v8di, "vsmulvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v8hi, "vsmulvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v8hi, "vsmulvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v8qi, "vsmulvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vsmulvx_v8si, "vsmulvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vsmulvx_v8si, "vsmulvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v128qi, "vsravi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v16di, "vsravi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v16hi, "vsravi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v16hi, "vsravi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v16qi, "vsravi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v16qi, "vsravi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v16si, "vsravi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v16si, "vsravi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v1di, "vsravi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v2di, "vsravi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v2di, "vsravi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v2si, "vsravi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v32hi, "vsravi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v32hi, "vsravi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v32qi, "vsravi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v32qi, "vsravi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v32si, "vsravi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v4di, "vsravi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v4di, "vsravi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v4hi, "vsravi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v4si, "vsravi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v4si, "vsravi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v64hi, "vsravi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v64qi, "vsravi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v64qi, "vsravi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v8di, "vsravi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v8di, "vsravi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v8hi, "vsravi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v8hi, "vsravi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v8qi, "vsravi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_mask_v8si, "vsravi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravi_mask_v8si, "vsravi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravi_v128qi, "vsravi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UQI_USI, vector128),
RISCV_BUILTIN (vsravi_v16di, "vsravi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UDI_USI, vector128),
RISCV_BUILTIN (vsravi_v16hi, "vsravi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_USI, vector128),
RISCV_BUILTIN (vsravi_v16hi, "vsravi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_USI, vector64),
RISCV_BUILTIN (vsravi_v16qi, "vsravi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_USI, vector128),
RISCV_BUILTIN (vsravi_v16qi, "vsravi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_USI, vector64),
RISCV_BUILTIN (vsravi_v16si, "vsravi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_USI, vector128),
RISCV_BUILTIN (vsravi_v16si, "vsravi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_USI, vector64),
RISCV_BUILTIN (vsravi_v1di, "vsravi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UDI_USI, vector64),
RISCV_BUILTIN (vsravi_v2di, "vsravi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_USI, vector128),
RISCV_BUILTIN (vsravi_v2di, "vsravi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_USI, vector64),
RISCV_BUILTIN (vsravi_v2si, "vsravi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vsravi_v32hi, "vsravi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_USI, vector128),
RISCV_BUILTIN (vsravi_v32hi, "vsravi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_USI, vector64),
RISCV_BUILTIN (vsravi_v32qi, "vsravi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_USI, vector128),
RISCV_BUILTIN (vsravi_v32qi, "vsravi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_USI, vector64),
RISCV_BUILTIN (vsravi_v32si, "vsravi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_USI_USI, vector128),
RISCV_BUILTIN (vsravi_v4di, "vsravi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_USI, vector128),
RISCV_BUILTIN (vsravi_v4di, "vsravi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_USI, vector64),
RISCV_BUILTIN (vsravi_v4hi, "vsravi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UHI_USI, vector64),
RISCV_BUILTIN (vsravi_v4si, "vsravi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vsravi_v4si, "vsravi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vsravi_v64hi, "vsravi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UHI_USI, vector128),
RISCV_BUILTIN (vsravi_v64qi, "vsravi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_USI, vector128),
RISCV_BUILTIN (vsravi_v64qi, "vsravi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_USI, vector64),
RISCV_BUILTIN (vsravi_v8di, "vsravi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_USI, vector128),
RISCV_BUILTIN (vsravi_v8di, "vsravi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_USI, vector64),
RISCV_BUILTIN (vsravi_v8hi, "vsravi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_USI, vector128),
RISCV_BUILTIN (vsravi_v8hi, "vsravi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_USI, vector64),
RISCV_BUILTIN (vsravi_v8qi, "vsravi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UQI_USI, vector64),
RISCV_BUILTIN (vsravi_v8si, "vsravi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vsravi_v8si, "vsravi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v128qi, "vsravv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v16di, "vsravv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v16hi, "vsravv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v16hi, "vsravv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v16qi, "vsravv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v16qi, "vsravv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v16si, "vsravv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v16si, "vsravv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v1di, "vsravv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v2di, "vsravv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v2di, "vsravv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v2si, "vsravv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v32hi, "vsravv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v32hi, "vsravv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v32qi, "vsravv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v32qi, "vsravv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v32si, "vsravv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v4di, "vsravv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v4di, "vsravv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v4hi, "vsravv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v4si, "vsravv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v4si, "vsravv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v64hi, "vsravv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v64qi, "vsravv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v64qi, "vsravv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v8di, "vsravv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v8di, "vsravv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v8hi, "vsravv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v8hi, "vsravv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v8qi, "vsravv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_mask_v8si, "vsravv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_mask_v8si, "vsravv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_v128qi, "vsravv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vsravv_v16di, "vsravv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vsravv_v16hi, "vsravv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vsravv_v16hi, "vsravv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vsravv_v16qi, "vsravv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravv_v16qi, "vsravv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vsravv_v16si, "vsravv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vsravv_v16si, "vsravv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vsravv_v1di, "vsravv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vsravv_v2di, "vsravv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vsravv_v2di, "vsravv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vsravv_v2si, "vsravv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vsravv_v32hi, "vsravv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vsravv_v32hi, "vsravv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vsravv_v32qi, "vsravv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vsravv_v32qi, "vsravv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vsravv_v32si, "vsravv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vsravv_v4di, "vsravv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vsravv_v4di, "vsravv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vsravv_v4hi, "vsravv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vsravv_v4si, "vsravv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vsravv_v4si, "vsravv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vsravv_v64hi, "vsravv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vsravv_v64qi, "vsravv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vsravv_v64qi, "vsravv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vsravv_v8di, "vsravv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vsravv_v8di, "vsravv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vsravv_v8hi, "vsravv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vsravv_v8hi, "vsravv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vsravv_v8qi, "vsravv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravv_v8si, "vsravv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vsravv_v8si, "vsravv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v128qi, "vsravx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v16di, "vsravx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v16hi, "vsravx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v16hi, "vsravx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v16qi, "vsravx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v16qi, "vsravx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v16si, "vsravx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v16si, "vsravx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v1di, "vsravx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v2di, "vsravx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v2di, "vsravx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v2si, "vsravx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v32hi, "vsravx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v32hi, "vsravx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v32qi, "vsravx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v32qi, "vsravx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v32si, "vsravx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v4di, "vsravx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v4di, "vsravx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v4hi, "vsravx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v4si, "vsravx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v4si, "vsravx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v64hi, "vsravx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v64qi, "vsravx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v64qi, "vsravx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v8di, "vsravx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v8di, "vsravx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v8hi, "vsravx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v8hi, "vsravx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v8qi, "vsravx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_mask_v8si, "vsravx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsravx_mask_v8si, "vsravx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsravx_v128qi, "vsravx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UQI_USI, vector128),
RISCV_BUILTIN (vsravx_v16di, "vsravx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UDI_USI, vector128),
RISCV_BUILTIN (vsravx_v16hi, "vsravx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_USI, vector128),
RISCV_BUILTIN (vsravx_v16hi, "vsravx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_USI, vector64),
RISCV_BUILTIN (vsravx_v16qi, "vsravx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_USI, vector128),
RISCV_BUILTIN (vsravx_v16qi, "vsravx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_USI, vector64),
RISCV_BUILTIN (vsravx_v16si, "vsravx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_USI, vector128),
RISCV_BUILTIN (vsravx_v16si, "vsravx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_USI, vector64),
RISCV_BUILTIN (vsravx_v1di, "vsravx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UDI_USI, vector64),
RISCV_BUILTIN (vsravx_v2di, "vsravx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_USI, vector128),
RISCV_BUILTIN (vsravx_v2di, "vsravx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_USI, vector64),
RISCV_BUILTIN (vsravx_v2si, "vsravx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vsravx_v32hi, "vsravx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_USI, vector128),
RISCV_BUILTIN (vsravx_v32hi, "vsravx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_USI, vector64),
RISCV_BUILTIN (vsravx_v32qi, "vsravx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_USI, vector128),
RISCV_BUILTIN (vsravx_v32qi, "vsravx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_USI, vector64),
RISCV_BUILTIN (vsravx_v32si, "vsravx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_USI_USI, vector128),
RISCV_BUILTIN (vsravx_v4di, "vsravx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_USI, vector128),
RISCV_BUILTIN (vsravx_v4di, "vsravx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_USI, vector64),
RISCV_BUILTIN (vsravx_v4hi, "vsravx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UHI_USI, vector64),
RISCV_BUILTIN (vsravx_v4si, "vsravx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vsravx_v4si, "vsravx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vsravx_v64hi, "vsravx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UHI_USI, vector128),
RISCV_BUILTIN (vsravx_v64qi, "vsravx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_USI, vector128),
RISCV_BUILTIN (vsravx_v64qi, "vsravx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_USI, vector64),
RISCV_BUILTIN (vsravx_v8di, "vsravx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_USI, vector128),
RISCV_BUILTIN (vsravx_v8di, "vsravx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_USI, vector64),
RISCV_BUILTIN (vsravx_v8hi, "vsravx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_USI, vector128),
RISCV_BUILTIN (vsravx_v8hi, "vsravx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_USI, vector64),
RISCV_BUILTIN (vsravx_v8qi, "vsravx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UQI_USI, vector64),
RISCV_BUILTIN (vsravx_v8si, "vsravx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vsravx_v8si, "vsravx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v128qi, "vsrlvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v16di, "vsrlvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v16hi, "vsrlvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v16hi, "vsrlvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v16qi, "vsrlvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v16qi, "vsrlvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v16si, "vsrlvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v16si, "vsrlvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v1di, "vsrlvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v2di, "vsrlvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v2di, "vsrlvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v2si, "vsrlvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v32hi, "vsrlvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v32hi, "vsrlvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v32qi, "vsrlvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v32qi, "vsrlvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v32si, "vsrlvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v4di, "vsrlvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v4di, "vsrlvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v4hi, "vsrlvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v4si, "vsrlvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v4si, "vsrlvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v64hi, "vsrlvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v64qi, "vsrlvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v64qi, "vsrlvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v8di, "vsrlvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v8di, "vsrlvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v8hi, "vsrlvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v8hi, "vsrlvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v8qi, "vsrlvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_mask_v8si, "vsrlvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvi_mask_v8si, "vsrlvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v128qi, "vsrlvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v16di, "vsrlvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v16hi, "vsrlvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v16hi, "vsrlvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v16qi, "vsrlvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v16qi, "vsrlvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v16si, "vsrlvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v16si, "vsrlvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v1di, "vsrlvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v2di, "vsrlvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v2di, "vsrlvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v2si, "vsrlvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v32hi, "vsrlvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v32hi, "vsrlvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v32qi, "vsrlvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v32qi, "vsrlvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v32si, "vsrlvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v4di, "vsrlvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v4di, "vsrlvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v4hi, "vsrlvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v4si, "vsrlvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v4si, "vsrlvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v64hi, "vsrlvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v64qi, "vsrlvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v64qi, "vsrlvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v8di, "vsrlvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v8di, "vsrlvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v8hi, "vsrlvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v8hi, "vsrlvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v8qi, "vsrlvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vsrlvi_v8si, "vsrlvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vsrlvi_v8si, "vsrlvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v128qi, "vsrlvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v16di, "vsrlvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v16hi, "vsrlvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v16hi, "vsrlvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v16qi, "vsrlvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v16qi, "vsrlvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v16si, "vsrlvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v16si, "vsrlvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v1di, "vsrlvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v2di, "vsrlvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v2di, "vsrlvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v2si, "vsrlvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v32hi, "vsrlvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v32hi, "vsrlvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v32qi, "vsrlvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v32qi, "vsrlvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v32si, "vsrlvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v4di, "vsrlvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v4di, "vsrlvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v4hi, "vsrlvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v4si, "vsrlvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v4si, "vsrlvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v64hi, "vsrlvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v64qi, "vsrlvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v64qi, "vsrlvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v8di, "vsrlvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v8di, "vsrlvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v8hi, "vsrlvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v8hi, "vsrlvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v8qi, "vsrlvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_mask_v8si, "vsrlvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_mask_v8si, "vsrlvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v128qi, "vsrlvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v16di, "vsrlvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v16hi, "vsrlvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v16hi, "vsrlvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v16qi, "vsrlvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v16qi, "vsrlvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v16si, "vsrlvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v16si, "vsrlvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v1di, "vsrlvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v2di, "vsrlvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v2di, "vsrlvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v2si, "vsrlvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v32hi, "vsrlvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v32hi, "vsrlvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v32qi, "vsrlvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v32qi, "vsrlvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v32si, "vsrlvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v4di, "vsrlvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v4di, "vsrlvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v4hi, "vsrlvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v4si, "vsrlvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v4si, "vsrlvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v64hi, "vsrlvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v64qi, "vsrlvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v64qi, "vsrlvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v8di, "vsrlvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v8di, "vsrlvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v8hi, "vsrlvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v8hi, "vsrlvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v8qi, "vsrlvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvv_v8si, "vsrlvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vsrlvv_v8si, "vsrlvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v128qi, "vsrlvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v16di, "vsrlvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v16hi, "vsrlvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v16hi, "vsrlvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v16qi, "vsrlvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v16qi, "vsrlvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v16si, "vsrlvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v16si, "vsrlvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v1di, "vsrlvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v2di, "vsrlvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v2di, "vsrlvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v2si, "vsrlvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v32hi, "vsrlvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v32hi, "vsrlvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v32qi, "vsrlvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v32qi, "vsrlvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v32si, "vsrlvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v4di, "vsrlvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v4di, "vsrlvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v4hi, "vsrlvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v4si, "vsrlvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v4si, "vsrlvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v64hi, "vsrlvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v64qi, "vsrlvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v64qi, "vsrlvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v8di, "vsrlvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v8di, "vsrlvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v8hi, "vsrlvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v8hi, "vsrlvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v8qi, "vsrlvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_mask_v8si, "vsrlvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vsrlvx_mask_v8si, "vsrlvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v128qi, "vsrlvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v16di, "vsrlvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v16hi, "vsrlvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v16hi, "vsrlvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v16qi, "vsrlvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v16qi, "vsrlvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v16si, "vsrlvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v16si, "vsrlvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v1di, "vsrlvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v2di, "vsrlvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v2di, "vsrlvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v2si, "vsrlvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v32hi, "vsrlvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v32hi, "vsrlvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v32qi, "vsrlvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v32qi, "vsrlvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v32si, "vsrlvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v4di, "vsrlvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v4di, "vsrlvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v4hi, "vsrlvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v4si, "vsrlvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v4si, "vsrlvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v64hi, "vsrlvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v64qi, "vsrlvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v64qi, "vsrlvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v8di, "vsrlvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v8di, "vsrlvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v8hi, "vsrlvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v8hi, "vsrlvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v8qi, "vsrlvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vsrlvx_v8si, "vsrlvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vsrlvx_v8si, "vsrlvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vssbv_mask_v128qi, "vssbv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v16di, "vssbv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v16hi, "vssbv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v16hi, "vssbv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v16qi, "vssbv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v16qi, "vssbv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v16si, "vssbv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v16si, "vssbv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v1di, "vssbv_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v2di, "vssbv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v2di, "vssbv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v2si, "vssbv_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v32hi, "vssbv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v32hi, "vssbv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v32qi, "vssbv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v32qi, "vssbv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v32si, "vssbv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v4di, "vssbv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v4di, "vssbv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v4hi, "vssbv_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v4si, "vssbv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v4si, "vssbv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v64hi, "vssbv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v64qi, "vssbv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v64qi, "vssbv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v8di, "vssbv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v8di, "vssbv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v8hi, "vssbv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v8hi, "vssbv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v8qi, "vssbv_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_mask_v8si, "vssbv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssbv_mask_v8si, "vssbv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssbv_v128qi, "vssbv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QI_SI, vector128),
RISCV_BUILTIN (vssbv_v16di, "vssbv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DI_SI, vector128),
RISCV_BUILTIN (vssbv_v16hi, "vssbv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_SI, vector128),
RISCV_BUILTIN (vssbv_v16hi, "vssbv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_SI, vector64),
RISCV_BUILTIN (vssbv_v16qi, "vssbv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_SI, vector128),
RISCV_BUILTIN (vssbv_v16qi, "vssbv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_SI, vector64),
RISCV_BUILTIN (vssbv_v16si, "vssbv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_SI, vector128),
RISCV_BUILTIN (vssbv_v16si, "vssbv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_SI, vector64),
RISCV_BUILTIN (vssbv_v1di, "vssbv_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V1DI_SI, vector64),
RISCV_BUILTIN (vssbv_v2di, "vssbv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_SI, vector128),
RISCV_BUILTIN (vssbv_v2di, "vssbv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_SI, vector64),
RISCV_BUILTIN (vssbv_v2si, "vssbv_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V2SI_SI, vector64),
RISCV_BUILTIN (vssbv_v32hi, "vssbv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_SI, vector128),
RISCV_BUILTIN (vssbv_v32hi, "vssbv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_SI, vector64),
RISCV_BUILTIN (vssbv_v32qi, "vssbv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_SI, vector128),
RISCV_BUILTIN (vssbv_v32qi, "vssbv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_SI, vector64),
RISCV_BUILTIN (vssbv_v32si, "vssbv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SI_SI, vector128),
RISCV_BUILTIN (vssbv_v4di, "vssbv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_SI, vector128),
RISCV_BUILTIN (vssbv_v4di, "vssbv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_SI, vector64),
RISCV_BUILTIN (vssbv_v4hi, "vssbv_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V4HI_SI, vector64),
RISCV_BUILTIN (vssbv_v4si, "vssbv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_SI, vector128),
RISCV_BUILTIN (vssbv_v4si, "vssbv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_SI, vector64),
RISCV_BUILTIN (vssbv_v64hi, "vssbv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HI_SI, vector128),
RISCV_BUILTIN (vssbv_v64qi, "vssbv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_SI, vector128),
RISCV_BUILTIN (vssbv_v64qi, "vssbv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_SI, vector64),
RISCV_BUILTIN (vssbv_v8di, "vssbv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_SI, vector128),
RISCV_BUILTIN (vssbv_v8di, "vssbv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_SI, vector64),
RISCV_BUILTIN (vssbv_v8hi, "vssbv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_SI, vector128),
RISCV_BUILTIN (vssbv_v8hi, "vssbv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_SI, vector64),
RISCV_BUILTIN (vssbv_v8qi, "vssbv_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V8QI_SI, vector64),
RISCV_BUILTIN (vssbv_v8si, "vssbv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_SI, vector128),
RISCV_BUILTIN (vssbv_v8si, "vssbv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v10di, "vsseg5bv_mask_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V10DIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v10si, "vsseg5bv_mask_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V10SIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v112qi, "vsseg7bv_mask_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V112QIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v128qi, "vsseg2bv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v128qi, "vsseg4bv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v128qi, "vsseg8bv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v12di, "vsseg3bv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v12di, "vsseg6bv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v12hi, "vsseg3bv_mask_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V12HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v12si, "vsseg3bv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v12si, "vsseg3bv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v12si, "vsseg6bv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v14di, "vsseg7bv_mask_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V14DIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v14si, "vsseg7bv_mask_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V14SIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v16di, "vsseg2bv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v16di, "vsseg4bv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v16di, "vsseg8bv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v16hi, "vsseg2bv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v16hi, "vsseg2bv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v16hi, "vsseg4bv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v16qi, "vsseg2bv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v16si, "vsseg2bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v16si, "vsseg2bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v16si, "vsseg4bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v16si, "vsseg4bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v16si, "vsseg8bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v20hi, "vsseg5bv_mask_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V20HIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v20si, "vsseg5bv_mask_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V20SIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v24hi, "vsseg3bv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v24hi, "vsseg3bv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v24hi, "vsseg6bv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v24qi, "vsseg3bv_mask_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V24QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v24si, "vsseg3bv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v24si, "vsseg6bv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v28hi, "vsseg7bv_mask_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V28HIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v28si, "vsseg7bv_mask_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V28SIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v2di, "vsseg2bv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v32hi, "vsseg2bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v32hi, "vsseg2bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v32hi, "vsseg4bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v32hi, "vsseg4bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v32hi, "vsseg8bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v32qi, "vsseg2bv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v32qi, "vsseg2bv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v32qi, "vsseg4bv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v32si, "vsseg2bv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v32si, "vsseg4bv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v32si, "vsseg8bv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v3di, "vsseg3bv_mask_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V3DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v40hi, "vsseg5bv_mask_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V40HIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v40qi, "vsseg5bv_mask_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V40QIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v48hi, "vsseg3bv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v48hi, "vsseg6bv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v48qi, "vsseg3bv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v48qi, "vsseg3bv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v48qi, "vsseg6bv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v4di, "vsseg2bv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v4di, "vsseg2bv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v4di, "vsseg4bv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v4si, "vsseg2bv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v56hi, "vsseg7bv_mask_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V56HIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v56qi, "vsseg7bv_mask_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V56QIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v5di, "vsseg5bv_mask_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V5DIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v64hi, "vsseg2bv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v64hi, "vsseg4bv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v64hi, "vsseg8bv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v64qi, "vsseg2bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v64qi, "vsseg2bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v64qi, "vsseg4bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v64qi, "vsseg4bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v64qi, "vsseg8bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v6di, "vsseg3bv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v6di, "vsseg3bv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v6di, "vsseg6bv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v6si, "vsseg3bv_mask_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V6SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v7di, "vsseg7bv_mask_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V7DIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v80qi, "vsseg5bv_mask_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V80QIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v8di, "vsseg2bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v8di, "vsseg2bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v8di, "vsseg4bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v8di, "vsseg4bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v8di, "vsseg8bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v8hi, "vsseg2bv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v8si, "vsseg2bv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v8si, "vsseg2bv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v8si, "vsseg4bv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_mask_v96qi, "vsseg3bv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_mask_v96qi, "vsseg6bv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v10di, "vsseg5bv_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V10DIx5_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v10si, "vsseg5bv_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V10SIx5_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v112qi, "vsseg7bv_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V112QIx7_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v128qi, "vsseg2bv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v128qi, "vsseg4bv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v128qi, "vsseg8bv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx8_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v12di, "vsseg3bv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v12di, "vsseg6bv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx6_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v12hi, "vsseg3bv_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V12HIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v12si, "vsseg3bv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v12si, "vsseg3bv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v12si, "vsseg6bv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx6_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v14di, "vsseg7bv_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V14DIx7_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v14si, "vsseg7bv_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V14SIx7_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v16di, "vsseg2bv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v16di, "vsseg4bv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v16di, "vsseg8bv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx8_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v16hi, "vsseg2bv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v16hi, "vsseg2bv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v16hi, "vsseg4bv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v16qi, "vsseg2bv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v16si, "vsseg2bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v16si, "vsseg2bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v16si, "vsseg4bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v16si, "vsseg4bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v16si, "vsseg8bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx8_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v20hi, "vsseg5bv_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V20HIx5_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v20si, "vsseg5bv_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V20SIx5_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v24hi, "vsseg3bv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v24hi, "vsseg3bv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v24hi, "vsseg6bv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx6_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v24qi, "vsseg3bv_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V24QIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v24si, "vsseg3bv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v24si, "vsseg6bv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx6_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v28hi, "vsseg7bv_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V28HIx7_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v28si, "vsseg7bv_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V28SIx7_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v2di, "vsseg2bv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v32hi, "vsseg2bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v32hi, "vsseg2bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v32hi, "vsseg4bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v32hi, "vsseg4bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v32hi, "vsseg8bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx8_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v32qi, "vsseg2bv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v32qi, "vsseg2bv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v32qi, "vsseg4bv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v32si, "vsseg2bv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v32si, "vsseg4bv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v32si, "vsseg8bv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx8_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v3di, "vsseg3bv_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V3DIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v40hi, "vsseg5bv_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V40HIx5_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v40qi, "vsseg5bv_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V40QIx5_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v48hi, "vsseg3bv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v48hi, "vsseg6bv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx6_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v48qi, "vsseg3bv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v48qi, "vsseg3bv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v48qi, "vsseg6bv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx6_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v4di, "vsseg2bv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v4di, "vsseg2bv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v4di, "vsseg4bv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v4si, "vsseg2bv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v56hi, "vsseg7bv_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V56HIx7_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v56qi, "vsseg7bv_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V56QIx7_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v5di, "vsseg5bv_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V5DIx5_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v64hi, "vsseg2bv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v64hi, "vsseg4bv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v64hi, "vsseg8bv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx8_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v64qi, "vsseg2bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v64qi, "vsseg2bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v64qi, "vsseg4bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v64qi, "vsseg4bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v64qi, "vsseg8bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx8_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v6di, "vsseg3bv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v6di, "vsseg3bv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v6di, "vsseg6bv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx6_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v6si, "vsseg3bv_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V6SIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v7di, "vsseg7bv_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V7DIx7_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v80qi, "vsseg5bv_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V80QIx5_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v8di, "vsseg2bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v8di, "vsseg2bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v8di, "vsseg4bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v8di, "vsseg4bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v8di, "vsseg8bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx8_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v8hi, "vsseg2bv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v8si, "vsseg2bv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v8si, "vsseg2bv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v8si, "vsseg4bv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegbv_v96qi, "vsseg3bv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegbv_v96qi, "vsseg6bv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx6_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v10df, "vsseg5ev_mask_v10df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V10DFx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v10di, "vsseg5ev_mask_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V10DIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v10sf, "vsseg5ev_mask_v10sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V10SFx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v10si, "vsseg5ev_mask_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V10SIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v112qi, "vsseg7ev_mask_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V112QIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v128qi, "vsseg2ev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v128qi, "vsseg4ev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v128qi, "vsseg8ev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v12df, "vsseg3ev_mask_v12df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V12DFx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v12df, "vsseg6ev_mask_v12df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V12DFx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v12di, "vsseg3ev_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v12di, "vsseg6ev_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v12hi, "vsseg3ev_mask_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V12HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v12sf, "vsseg3ev_mask_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V12SFx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v12sf, "vsseg3ev_mask_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V12SFx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v12sf, "vsseg6ev_mask_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V12SFx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v12si, "vsseg3ev_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v12si, "vsseg3ev_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v12si, "vsseg6ev_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v14df, "vsseg7ev_mask_v14df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V14DFx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v14di, "vsseg7ev_mask_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V14DIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v14sf, "vsseg7ev_mask_v14sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V14SFx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v14si, "vsseg7ev_mask_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V14SIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v16df, "vsseg2ev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V16DFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v16df, "vsseg4ev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V16DFx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v16df, "vsseg8ev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V16DFx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v16di, "vsseg2ev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v16di, "vsseg4ev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v16di, "vsseg8ev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v16hi, "vsseg2ev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v16hi, "vsseg2ev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v16hi, "vsseg4ev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v16qi, "vsseg2ev_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v16sf, "vsseg2ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v16sf, "vsseg2ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v16sf, "vsseg4ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SFx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v16sf, "vsseg4ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SFx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v16sf, "vsseg8ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SFx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v16si, "vsseg2ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v16si, "vsseg2ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v16si, "vsseg4ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v16si, "vsseg4ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v16si, "vsseg8ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v20hi, "vsseg5ev_mask_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V20HIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v20sf, "vsseg5ev_mask_v20sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V20SFx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v20si, "vsseg5ev_mask_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V20SIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v24hi, "vsseg3ev_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v24hi, "vsseg3ev_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v24hi, "vsseg6ev_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v24qi, "vsseg3ev_mask_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V24QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v24sf, "vsseg3ev_mask_v24sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V24SFx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v24sf, "vsseg6ev_mask_v24sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V24SFx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v24si, "vsseg3ev_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v24si, "vsseg6ev_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v28hi, "vsseg7ev_mask_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V28HIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v28sf, "vsseg7ev_mask_v28sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V28SFx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v28si, "vsseg7ev_mask_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V28SIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v2df, "vsseg2ev_mask_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v2di, "vsseg2ev_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v32hi, "vsseg2ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v32hi, "vsseg2ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v32hi, "vsseg4ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v32hi, "vsseg4ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v32hi, "vsseg8ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v32qi, "vsseg2ev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v32qi, "vsseg2ev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v32qi, "vsseg4ev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v32sf, "vsseg2ev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V32SFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v32sf, "vsseg4ev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V32SFx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v32sf, "vsseg8ev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V32SFx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v32si, "vsseg2ev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v32si, "vsseg4ev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v32si, "vsseg8ev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v3df, "vsseg3ev_mask_v3df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V3DFx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v3di, "vsseg3ev_mask_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V3DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v40hi, "vsseg5ev_mask_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V40HIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v40qi, "vsseg5ev_mask_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V40QIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v48hi, "vsseg3ev_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v48hi, "vsseg6ev_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v48qi, "vsseg3ev_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v48qi, "vsseg3ev_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v48qi, "vsseg6ev_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v4df, "vsseg2ev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v4df, "vsseg2ev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v4df, "vsseg4ev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DFx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v4di, "vsseg2ev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v4di, "vsseg2ev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v4di, "vsseg4ev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v4sf, "vsseg2ev_mask_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v4si, "vsseg2ev_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v56hi, "vsseg7ev_mask_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V56HIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v56qi, "vsseg7ev_mask_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V56QIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v5df, "vsseg5ev_mask_v5df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V5DFx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v5di, "vsseg5ev_mask_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V5DIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v64hi, "vsseg2ev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v64hi, "vsseg4ev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v64hi, "vsseg8ev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v64qi, "vsseg2ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v64qi, "vsseg2ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v64qi, "vsseg4ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v64qi, "vsseg4ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v64qi, "vsseg8ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v6df, "vsseg3ev_mask_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V6DFx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v6df, "vsseg3ev_mask_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V6DFx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v6df, "vsseg6ev_mask_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V6DFx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v6di, "vsseg3ev_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v6di, "vsseg3ev_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v6di, "vsseg6ev_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v6sf, "vsseg3ev_mask_v6sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V6SFx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v6si, "vsseg3ev_mask_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V6SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v7df, "vsseg7ev_mask_v7df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V7DFx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v7di, "vsseg7ev_mask_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V7DIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v80qi, "vsseg5ev_mask_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V80QIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v8df, "vsseg2ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v8df, "vsseg2ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v8df, "vsseg4ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DFx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v8df, "vsseg4ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DFx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v8df, "vsseg8ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DFx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v8di, "vsseg2ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v8di, "vsseg2ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v8di, "vsseg4ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v8di, "vsseg4ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v8di, "vsseg8ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v8hi, "vsseg2ev_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v8sf, "vsseg2ev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v8sf, "vsseg2ev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v8sf, "vsseg4ev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SFx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v8si, "vsseg2ev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v8si, "vsseg2ev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v8si, "vsseg4ev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegev_mask_v96qi, "vsseg3ev_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_mask_v96qi, "vsseg6ev_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v10df, "vsseg5ev_v10df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V10DFx5_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v10di, "vsseg5ev_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V10DIx5_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v10sf, "vsseg5ev_v10sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V10SFx5_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v10si, "vsseg5ev_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V10SIx5_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v112qi, "vsseg7ev_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V112QIx7_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v128qi, "vsseg2ev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v128qi, "vsseg4ev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v128qi, "vsseg8ev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx8_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v12df, "vsseg3ev_v12df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V12DFx3_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v12df, "vsseg6ev_v12df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V12DFx6_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v12di, "vsseg3ev_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v12di, "vsseg6ev_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx6_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v12hi, "vsseg3ev_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V12HIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v12sf, "vsseg3ev_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V12SFx3_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v12sf, "vsseg3ev_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V12SFx3_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v12sf, "vsseg6ev_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V12SFx6_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v12si, "vsseg3ev_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v12si, "vsseg3ev_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v12si, "vsseg6ev_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx6_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v14df, "vsseg7ev_v14df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V14DFx7_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v14di, "vsseg7ev_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V14DIx7_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v14sf, "vsseg7ev_v14sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V14SFx7_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v14si, "vsseg7ev_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V14SIx7_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v16df, "vsseg2ev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V16DFx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v16df, "vsseg4ev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V16DFx4_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v16df, "vsseg8ev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V16DFx8_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v16di, "vsseg2ev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v16di, "vsseg4ev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v16di, "vsseg8ev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx8_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v16hi, "vsseg2ev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v16hi, "vsseg2ev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v16hi, "vsseg4ev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v16qi, "vsseg2ev_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v16sf, "vsseg2ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SFx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v16sf, "vsseg2ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SFx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v16sf, "vsseg4ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SFx4_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v16sf, "vsseg4ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SFx4_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v16sf, "vsseg8ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SFx8_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v16si, "vsseg2ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v16si, "vsseg2ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v16si, "vsseg4ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v16si, "vsseg4ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v16si, "vsseg8ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx8_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v20hi, "vsseg5ev_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V20HIx5_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v20sf, "vsseg5ev_v20sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V20SFx5_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v20si, "vsseg5ev_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V20SIx5_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v24hi, "vsseg3ev_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v24hi, "vsseg3ev_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v24hi, "vsseg6ev_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx6_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v24qi, "vsseg3ev_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V24QIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v24sf, "vsseg3ev_v24sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V24SFx3_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v24sf, "vsseg6ev_v24sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V24SFx6_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v24si, "vsseg3ev_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v24si, "vsseg6ev_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx6_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v28hi, "vsseg7ev_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V28HIx7_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v28sf, "vsseg7ev_v28sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V28SFx7_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v28si, "vsseg7ev_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V28SIx7_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v2df, "vsseg2ev_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DFx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v2di, "vsseg2ev_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v32hi, "vsseg2ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v32hi, "vsseg2ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v32hi, "vsseg4ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v32hi, "vsseg4ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v32hi, "vsseg8ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx8_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v32qi, "vsseg2ev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v32qi, "vsseg2ev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v32qi, "vsseg4ev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v32sf, "vsseg2ev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V32SFx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v32sf, "vsseg4ev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V32SFx4_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v32sf, "vsseg8ev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V32SFx8_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v32si, "vsseg2ev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v32si, "vsseg4ev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v32si, "vsseg8ev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx8_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v3df, "vsseg3ev_v3df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V3DFx3_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v3di, "vsseg3ev_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V3DIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v40hi, "vsseg5ev_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V40HIx5_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v40qi, "vsseg5ev_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V40QIx5_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v48hi, "vsseg3ev_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v48hi, "vsseg6ev_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx6_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v48qi, "vsseg3ev_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v48qi, "vsseg3ev_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v48qi, "vsseg6ev_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx6_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v4df, "vsseg2ev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DFx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v4df, "vsseg2ev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DFx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v4df, "vsseg4ev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DFx4_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v4di, "vsseg2ev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v4di, "vsseg2ev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v4di, "vsseg4ev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v4sf, "vsseg2ev_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SFx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v4si, "vsseg2ev_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v56hi, "vsseg7ev_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V56HIx7_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v56qi, "vsseg7ev_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V56QIx7_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v5df, "vsseg5ev_v5df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V5DFx5_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v5di, "vsseg5ev_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V5DIx5_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v64hi, "vsseg2ev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v64hi, "vsseg4ev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v64hi, "vsseg8ev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx8_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v64qi, "vsseg2ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v64qi, "vsseg2ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v64qi, "vsseg4ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v64qi, "vsseg4ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v64qi, "vsseg8ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx8_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v6df, "vsseg3ev_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V6DFx3_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v6df, "vsseg3ev_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V6DFx3_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v6df, "vsseg6ev_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V6DFx6_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v6di, "vsseg3ev_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v6di, "vsseg3ev_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v6di, "vsseg6ev_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx6_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v6sf, "vsseg3ev_v6sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V6SFx3_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v6si, "vsseg3ev_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V6SIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v7df, "vsseg7ev_v7df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V7DFx7_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v7di, "vsseg7ev_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V7DIx7_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v80qi, "vsseg5ev_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V80QIx5_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v8df, "vsseg2ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DFx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v8df, "vsseg2ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DFx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v8df, "vsseg4ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DFx4_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v8df, "vsseg4ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DFx4_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v8df, "vsseg8ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DFx8_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v8di, "vsseg2ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v8di, "vsseg2ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v8di, "vsseg4ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v8di, "vsseg4ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v8di, "vsseg8ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx8_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v8hi, "vsseg2ev_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v8sf, "vsseg2ev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SFx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v8sf, "vsseg2ev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SFx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v8sf, "vsseg4ev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SFx4_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v8si, "vsseg2ev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v8si, "vsseg2ev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v8si, "vsseg4ev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegev_v96qi, "vsseg3ev_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegev_v96qi, "vsseg6ev_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx6_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v10di, "vsseg5hv_mask_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V10DIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v10si, "vsseg5hv_mask_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V10SIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v112qi, "vsseg7hv_mask_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V112QIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v128qi, "vsseg2hv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v128qi, "vsseg4hv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v128qi, "vsseg8hv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v12di, "vsseg3hv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v12di, "vsseg6hv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v12hi, "vsseg3hv_mask_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V12HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v12si, "vsseg3hv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v12si, "vsseg3hv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v12si, "vsseg6hv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v14di, "vsseg7hv_mask_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V14DIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v14si, "vsseg7hv_mask_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V14SIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v16di, "vsseg2hv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v16di, "vsseg4hv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v16di, "vsseg8hv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v16hi, "vsseg2hv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v16hi, "vsseg2hv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v16hi, "vsseg4hv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v16qi, "vsseg2hv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v16si, "vsseg2hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v16si, "vsseg2hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v16si, "vsseg4hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v16si, "vsseg4hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v16si, "vsseg8hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v20hi, "vsseg5hv_mask_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V20HIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v20si, "vsseg5hv_mask_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V20SIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v24hi, "vsseg3hv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v24hi, "vsseg3hv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v24hi, "vsseg6hv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v24qi, "vsseg3hv_mask_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V24QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v24si, "vsseg3hv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v24si, "vsseg6hv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v28hi, "vsseg7hv_mask_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V28HIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v28si, "vsseg7hv_mask_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V28SIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v2di, "vsseg2hv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v32hi, "vsseg2hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v32hi, "vsseg2hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v32hi, "vsseg4hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v32hi, "vsseg4hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v32hi, "vsseg8hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v32qi, "vsseg2hv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v32qi, "vsseg2hv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v32qi, "vsseg4hv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v32si, "vsseg2hv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v32si, "vsseg4hv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v32si, "vsseg8hv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v3di, "vsseg3hv_mask_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V3DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v40hi, "vsseg5hv_mask_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V40HIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v40qi, "vsseg5hv_mask_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V40QIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v48hi, "vsseg3hv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v48hi, "vsseg6hv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v48qi, "vsseg3hv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v48qi, "vsseg3hv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v48qi, "vsseg6hv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v4di, "vsseg2hv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v4di, "vsseg2hv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v4di, "vsseg4hv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v4si, "vsseg2hv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v56hi, "vsseg7hv_mask_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V56HIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v56qi, "vsseg7hv_mask_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V56QIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v5di, "vsseg5hv_mask_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V5DIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v64hi, "vsseg2hv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v64hi, "vsseg4hv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v64hi, "vsseg8hv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v64qi, "vsseg2hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v64qi, "vsseg2hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v64qi, "vsseg4hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v64qi, "vsseg4hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v64qi, "vsseg8hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v6di, "vsseg3hv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v6di, "vsseg3hv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v6di, "vsseg6hv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v6si, "vsseg3hv_mask_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V6SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v7di, "vsseg7hv_mask_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V7DIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v80qi, "vsseg5hv_mask_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V80QIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v8di, "vsseg2hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v8di, "vsseg2hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v8di, "vsseg4hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v8di, "vsseg4hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v8di, "vsseg8hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v8hi, "vsseg2hv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v8si, "vsseg2hv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v8si, "vsseg2hv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v8si, "vsseg4hv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_mask_v96qi, "vsseg3hv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_mask_v96qi, "vsseg6hv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v10di, "vsseg5hv_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V10DIx5_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v10si, "vsseg5hv_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V10SIx5_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v112qi, "vsseg7hv_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V112QIx7_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v128qi, "vsseg2hv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v128qi, "vsseg4hv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v128qi, "vsseg8hv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx8_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v12di, "vsseg3hv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v12di, "vsseg6hv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx6_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v12hi, "vsseg3hv_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V12HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v12si, "vsseg3hv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v12si, "vsseg3hv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v12si, "vsseg6hv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx6_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v14di, "vsseg7hv_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V14DIx7_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v14si, "vsseg7hv_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V14SIx7_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v16di, "vsseg2hv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v16di, "vsseg4hv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v16di, "vsseg8hv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx8_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v16hi, "vsseg2hv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v16hi, "vsseg2hv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v16hi, "vsseg4hv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v16qi, "vsseg2hv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v16si, "vsseg2hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v16si, "vsseg2hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v16si, "vsseg4hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v16si, "vsseg4hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v16si, "vsseg8hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx8_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v20hi, "vsseg5hv_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V20HIx5_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v20si, "vsseg5hv_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V20SIx5_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v24hi, "vsseg3hv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v24hi, "vsseg3hv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v24hi, "vsseg6hv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx6_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v24qi, "vsseg3hv_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V24QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v24si, "vsseg3hv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v24si, "vsseg6hv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx6_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v28hi, "vsseg7hv_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V28HIx7_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v28si, "vsseg7hv_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V28SIx7_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v2di, "vsseg2hv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v32hi, "vsseg2hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v32hi, "vsseg2hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v32hi, "vsseg4hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v32hi, "vsseg4hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v32hi, "vsseg8hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx8_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v32qi, "vsseg2hv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v32qi, "vsseg2hv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v32qi, "vsseg4hv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v32si, "vsseg2hv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v32si, "vsseg4hv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v32si, "vsseg8hv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx8_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v3di, "vsseg3hv_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V3DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v40hi, "vsseg5hv_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V40HIx5_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v40qi, "vsseg5hv_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V40QIx5_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v48hi, "vsseg3hv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v48hi, "vsseg6hv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx6_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v48qi, "vsseg3hv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v48qi, "vsseg3hv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v48qi, "vsseg6hv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx6_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v4di, "vsseg2hv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v4di, "vsseg2hv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v4di, "vsseg4hv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v4si, "vsseg2hv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v56hi, "vsseg7hv_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V56HIx7_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v56qi, "vsseg7hv_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V56QIx7_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v5di, "vsseg5hv_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V5DIx5_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v64hi, "vsseg2hv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v64hi, "vsseg4hv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v64hi, "vsseg8hv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx8_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v64qi, "vsseg2hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v64qi, "vsseg2hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v64qi, "vsseg4hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v64qi, "vsseg4hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v64qi, "vsseg8hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx8_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v6di, "vsseg3hv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v6di, "vsseg3hv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v6di, "vsseg6hv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx6_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v6si, "vsseg3hv_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V6SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v7di, "vsseg7hv_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V7DIx7_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v80qi, "vsseg5hv_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V80QIx5_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v8di, "vsseg2hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v8di, "vsseg2hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v8di, "vsseg4hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v8di, "vsseg4hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v8di, "vsseg8hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx8_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v8hi, "vsseg2hv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v8si, "vsseg2hv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v8si, "vsseg2hv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v8si, "vsseg4hv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsseghv_v96qi, "vsseg3hv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsseghv_v96qi, "vsseg6hv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx6_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v10di, "vsseg5wv_mask_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V10DIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v10si, "vsseg5wv_mask_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V10SIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v112qi, "vsseg7wv_mask_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V112QIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v128qi, "vsseg2wv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v128qi, "vsseg4wv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v128qi, "vsseg8wv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v12di, "vsseg3wv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v12di, "vsseg6wv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v12hi, "vsseg3wv_mask_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V12HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v12si, "vsseg3wv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v12si, "vsseg3wv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v12si, "vsseg6wv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v14di, "vsseg7wv_mask_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V14DIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v14si, "vsseg7wv_mask_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V14SIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v16di, "vsseg2wv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v16di, "vsseg4wv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v16di, "vsseg8wv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v16hi, "vsseg2wv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v16hi, "vsseg2wv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v16hi, "vsseg4wv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v16qi, "vsseg2wv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v16si, "vsseg2wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v16si, "vsseg2wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v16si, "vsseg4wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v16si, "vsseg4wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v16si, "vsseg8wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v20hi, "vsseg5wv_mask_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V20HIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v20si, "vsseg5wv_mask_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V20SIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v24hi, "vsseg3wv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v24hi, "vsseg3wv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v24hi, "vsseg6wv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v24qi, "vsseg3wv_mask_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V24QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v24si, "vsseg3wv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v24si, "vsseg6wv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v28hi, "vsseg7wv_mask_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V28HIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v28si, "vsseg7wv_mask_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V28SIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v2di, "vsseg2wv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v32hi, "vsseg2wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v32hi, "vsseg2wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v32hi, "vsseg4wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v32hi, "vsseg4wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v32hi, "vsseg8wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v32qi, "vsseg2wv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v32qi, "vsseg2wv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v32qi, "vsseg4wv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v32si, "vsseg2wv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v32si, "vsseg4wv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v32si, "vsseg8wv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v3di, "vsseg3wv_mask_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V3DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v40hi, "vsseg5wv_mask_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V40HIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v40qi, "vsseg5wv_mask_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V40QIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v48hi, "vsseg3wv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v48hi, "vsseg6wv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v48qi, "vsseg3wv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v48qi, "vsseg3wv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v48qi, "vsseg6wv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v4di, "vsseg2wv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v4di, "vsseg2wv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v4di, "vsseg4wv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v4si, "vsseg2wv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v56hi, "vsseg7wv_mask_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V56HIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v56qi, "vsseg7wv_mask_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V56QIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v5di, "vsseg5wv_mask_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V5DIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v64hi, "vsseg2wv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v64hi, "vsseg4wv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v64hi, "vsseg8wv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v64qi, "vsseg2wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v64qi, "vsseg2wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v64qi, "vsseg4wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v64qi, "vsseg4wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v64qi, "vsseg8wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v6di, "vsseg3wv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v6di, "vsseg3wv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v6di, "vsseg6wv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v6si, "vsseg3wv_mask_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V6SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v7di, "vsseg7wv_mask_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V7DIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v80qi, "vsseg5wv_mask_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V80QIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v8di, "vsseg2wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v8di, "vsseg2wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v8di, "vsseg4wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v8di, "vsseg4wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v8di, "vsseg8wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v8hi, "vsseg2wv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v8si, "vsseg2wv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v8si, "vsseg2wv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v8si, "vsseg4wv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_mask_v96qi, "vsseg3wv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_mask_v96qi, "vsseg6wv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v10di, "vsseg5wv_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V10DIx5_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v10si, "vsseg5wv_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V10SIx5_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v112qi, "vsseg7wv_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V112QIx7_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v128qi, "vsseg2wv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v128qi, "vsseg4wv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v128qi, "vsseg8wv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QIx8_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v12di, "vsseg3wv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v12di, "vsseg6wv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V12DIx6_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v12hi, "vsseg3wv_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V12HIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v12si, "vsseg3wv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v12si, "vsseg3wv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v12si, "vsseg6wv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V12SIx6_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v14di, "vsseg7wv_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V14DIx7_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v14si, "vsseg7wv_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V14SIx7_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v16di, "vsseg2wv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v16di, "vsseg4wv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v16di, "vsseg8wv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DIx8_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v16hi, "vsseg2wv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v16hi, "vsseg2wv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v16hi, "vsseg4wv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v16qi, "vsseg2wv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v16si, "vsseg2wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v16si, "vsseg2wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v16si, "vsseg4wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v16si, "vsseg4wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v16si, "vsseg8wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SIx8_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v20hi, "vsseg5wv_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V20HIx5_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v20si, "vsseg5wv_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V20SIx5_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v24hi, "vsseg3wv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v24hi, "vsseg3wv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v24hi, "vsseg6wv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V24HIx6_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v24qi, "vsseg3wv_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V24QIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v24si, "vsseg3wv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v24si, "vsseg6wv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V24SIx6_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v28hi, "vsseg7wv_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V28HIx7_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v28si, "vsseg7wv_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V28SIx7_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v2di, "vsseg2wv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v32hi, "vsseg2wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v32hi, "vsseg2wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v32hi, "vsseg4wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v32hi, "vsseg4wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v32hi, "vsseg8wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HIx8_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v32qi, "vsseg2wv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v32qi, "vsseg2wv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v32qi, "vsseg4wv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v32si, "vsseg2wv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v32si, "vsseg4wv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v32si, "vsseg8wv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SIx8_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v3di, "vsseg3wv_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V3DIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v40hi, "vsseg5wv_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V40HIx5_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v40qi, "vsseg5wv_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V40QIx5_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v48hi, "vsseg3wv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v48hi, "vsseg6wv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V48HIx6_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v48qi, "vsseg3wv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v48qi, "vsseg3wv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v48qi, "vsseg6wv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V48QIx6_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v4di, "vsseg2wv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v4di, "vsseg2wv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v4di, "vsseg4wv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v4si, "vsseg2wv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v56hi, "vsseg7wv_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V56HIx7_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v56qi, "vsseg7wv_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V56QIx7_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v5di, "vsseg5wv_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V5DIx5_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v64hi, "vsseg2wv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v64hi, "vsseg4wv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v64hi, "vsseg8wv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HIx8_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v64qi, "vsseg2wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v64qi, "vsseg2wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v64qi, "vsseg4wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v64qi, "vsseg4wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v64qi, "vsseg8wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QIx8_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v6di, "vsseg3wv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v6di, "vsseg3wv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v6di, "vsseg6wv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V6DIx6_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v6si, "vsseg3wv_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V6SIx3_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v7di, "vsseg7wv_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V7DIx7_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v80qi, "vsseg5wv_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V80QIx5_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v8di, "vsseg2wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v8di, "vsseg2wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v8di, "vsseg4wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v8di, "vsseg4wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v8di, "vsseg8wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DIx8_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v8hi, "vsseg2wv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v8si, "vsseg2wv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v8si, "vsseg2wv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx2_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v8si, "vsseg4wv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SIx4_SI_SI, vector64),
RISCV_BUILTIN (vssegwv_v96qi, "vsseg3wv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx3_SI_SI, vector128),
RISCV_BUILTIN (vssegwv_v96qi, "vsseg6wv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V96QIx6_SI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v128qi, "vssev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v16df, "vssev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V16DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v16di, "vssev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v16hi, "vssev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v16hi, "vssev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v16qi, "vssev_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v16qi, "vssev_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v16sf, "vssev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v16sf, "vssev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v16si, "vssev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v16si, "vssev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v1df, "vssev_mask_v1df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V1DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v1di, "vssev_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v2df, "vssev_mask_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V2DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v2df, "vssev_mask_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V2DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v2di, "vssev_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v2di, "vssev_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v2sf, "vssev_mask_v2sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V2SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v2si, "vssev_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v32hi, "vssev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v32hi, "vssev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v32qi, "vssev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v32qi, "vssev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v32sf, "vssev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V32SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v32si, "vssev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v4df, "vssev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V4DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v4df, "vssev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V4DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v4di, "vssev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v4di, "vssev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v4hi, "vssev_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v4sf, "vssev_mask_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V4SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v4sf, "vssev_mask_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V4SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v4si, "vssev_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v4si, "vssev_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v64hi, "vssev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v64qi, "vssev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v64qi, "vssev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v8df, "vssev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v8df, "vssev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v8di, "vssev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v8di, "vssev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v8hi, "vssev_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v8hi, "vssev_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v8qi, "vssev_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v8sf, "vssev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V8SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v8sf, "vssev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V8SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_mask_v8si, "vssev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vssev_mask_v8si, "vssev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vssev_v128qi, "vssev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QI_SI, vector128),
RISCV_BUILTIN (vssev_v16df, "vssev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V16DF_SI, vector128),
RISCV_BUILTIN (vssev_v16di, "vssev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DI_SI, vector128),
RISCV_BUILTIN (vssev_v16hi, "vssev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_SI, vector128),
RISCV_BUILTIN (vssev_v16hi, "vssev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_SI, vector64),
RISCV_BUILTIN (vssev_v16qi, "vssev_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_SI, vector128),
RISCV_BUILTIN (vssev_v16qi, "vssev_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_SI, vector64),
RISCV_BUILTIN (vssev_v16sf, "vssev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SF_SI, vector128),
RISCV_BUILTIN (vssev_v16sf, "vssev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SF_SI, vector64),
RISCV_BUILTIN (vssev_v16si, "vssev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_SI, vector128),
RISCV_BUILTIN (vssev_v16si, "vssev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_SI, vector64),
RISCV_BUILTIN (vssev_v1df, "vssev_v1df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V1DF_SI, vector64),
RISCV_BUILTIN (vssev_v1di, "vssev_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V1DI_SI, vector64),
RISCV_BUILTIN (vssev_v2df, "vssev_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V2DF_SI, vector128),
RISCV_BUILTIN (vssev_v2df, "vssev_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V2DF_SI, vector64),
RISCV_BUILTIN (vssev_v2di, "vssev_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_SI, vector128),
RISCV_BUILTIN (vssev_v2di, "vssev_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_SI, vector64),
RISCV_BUILTIN (vssev_v2sf, "vssev_v2sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V2SF_SI, vector64),
RISCV_BUILTIN (vssev_v2si, "vssev_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V2SI_SI, vector64),
RISCV_BUILTIN (vssev_v32hi, "vssev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_SI, vector128),
RISCV_BUILTIN (vssev_v32hi, "vssev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_SI, vector64),
RISCV_BUILTIN (vssev_v32qi, "vssev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_SI, vector128),
RISCV_BUILTIN (vssev_v32qi, "vssev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_SI, vector64),
RISCV_BUILTIN (vssev_v32sf, "vssev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V32SF_SI, vector128),
RISCV_BUILTIN (vssev_v32si, "vssev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SI_SI, vector128),
RISCV_BUILTIN (vssev_v4df, "vssev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V4DF_SI, vector128),
RISCV_BUILTIN (vssev_v4df, "vssev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V4DF_SI, vector64),
RISCV_BUILTIN (vssev_v4di, "vssev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_SI, vector128),
RISCV_BUILTIN (vssev_v4di, "vssev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_SI, vector64),
RISCV_BUILTIN (vssev_v4hi, "vssev_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V4HI_SI, vector64),
RISCV_BUILTIN (vssev_v4sf, "vssev_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V4SF_SI, vector128),
RISCV_BUILTIN (vssev_v4sf, "vssev_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V4SF_SI, vector64),
RISCV_BUILTIN (vssev_v4si, "vssev_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_SI, vector128),
RISCV_BUILTIN (vssev_v4si, "vssev_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_SI, vector64),
RISCV_BUILTIN (vssev_v64hi, "vssev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HI_SI, vector128),
RISCV_BUILTIN (vssev_v64qi, "vssev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_SI, vector128),
RISCV_BUILTIN (vssev_v64qi, "vssev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_SI, vector64),
RISCV_BUILTIN (vssev_v8df, "vssev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DF_SI, vector128),
RISCV_BUILTIN (vssev_v8df, "vssev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DF_SI, vector64),
RISCV_BUILTIN (vssev_v8di, "vssev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_SI, vector128),
RISCV_BUILTIN (vssev_v8di, "vssev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_SI, vector64),
RISCV_BUILTIN (vssev_v8hi, "vssev_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_SI, vector128),
RISCV_BUILTIN (vssev_v8hi, "vssev_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_SI, vector64),
RISCV_BUILTIN (vssev_v8qi, "vssev_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V8QI_SI, vector64),
RISCV_BUILTIN (vssev_v8sf, "vssev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V8SF_SI, vector128),
RISCV_BUILTIN (vssev_v8sf, "vssev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V8SF_SI, vector64),
RISCV_BUILTIN (vssev_v8si, "vssev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_SI, vector128),
RISCV_BUILTIN (vssev_v8si, "vssev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v128qi, "vsshv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v16di, "vsshv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v16hi, "vsshv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v16hi, "vsshv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v16qi, "vsshv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v16qi, "vsshv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v16si, "vsshv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v16si, "vsshv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v1di, "vsshv_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v2di, "vsshv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v2di, "vsshv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v2si, "vsshv_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v32hi, "vsshv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v32hi, "vsshv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v32qi, "vsshv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v32qi, "vsshv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v32si, "vsshv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v4di, "vsshv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v4di, "vsshv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v4hi, "vsshv_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v4si, "vsshv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v4si, "vsshv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v64hi, "vsshv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v64qi, "vsshv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v64qi, "vsshv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v8di, "vsshv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v8di, "vsshv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v8hi, "vsshv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v8hi, "vsshv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v8qi, "vsshv_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_mask_v8si, "vsshv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsshv_mask_v8si, "vsshv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsshv_v128qi, "vsshv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QI_SI, vector128),
RISCV_BUILTIN (vsshv_v16di, "vsshv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DI_SI, vector128),
RISCV_BUILTIN (vsshv_v16hi, "vsshv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_SI, vector128),
RISCV_BUILTIN (vsshv_v16hi, "vsshv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_SI, vector64),
RISCV_BUILTIN (vsshv_v16qi, "vsshv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_SI, vector128),
RISCV_BUILTIN (vsshv_v16qi, "vsshv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_SI, vector64),
RISCV_BUILTIN (vsshv_v16si, "vsshv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_SI, vector128),
RISCV_BUILTIN (vsshv_v16si, "vsshv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_SI, vector64),
RISCV_BUILTIN (vsshv_v1di, "vsshv_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V1DI_SI, vector64),
RISCV_BUILTIN (vsshv_v2di, "vsshv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_SI, vector128),
RISCV_BUILTIN (vsshv_v2di, "vsshv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_SI, vector64),
RISCV_BUILTIN (vsshv_v2si, "vsshv_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V2SI_SI, vector64),
RISCV_BUILTIN (vsshv_v32hi, "vsshv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_SI, vector128),
RISCV_BUILTIN (vsshv_v32hi, "vsshv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_SI, vector64),
RISCV_BUILTIN (vsshv_v32qi, "vsshv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_SI, vector128),
RISCV_BUILTIN (vsshv_v32qi, "vsshv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_SI, vector64),
RISCV_BUILTIN (vsshv_v32si, "vsshv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SI_SI, vector128),
RISCV_BUILTIN (vsshv_v4di, "vsshv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_SI, vector128),
RISCV_BUILTIN (vsshv_v4di, "vsshv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_SI, vector64),
RISCV_BUILTIN (vsshv_v4hi, "vsshv_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V4HI_SI, vector64),
RISCV_BUILTIN (vsshv_v4si, "vsshv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_SI, vector128),
RISCV_BUILTIN (vsshv_v4si, "vsshv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_SI, vector64),
RISCV_BUILTIN (vsshv_v64hi, "vsshv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HI_SI, vector128),
RISCV_BUILTIN (vsshv_v64qi, "vsshv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_SI, vector128),
RISCV_BUILTIN (vsshv_v64qi, "vsshv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_SI, vector64),
RISCV_BUILTIN (vsshv_v8di, "vsshv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_SI, vector128),
RISCV_BUILTIN (vsshv_v8di, "vsshv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_SI, vector64),
RISCV_BUILTIN (vsshv_v8hi, "vsshv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_SI, vector128),
RISCV_BUILTIN (vsshv_v8hi, "vsshv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_SI, vector64),
RISCV_BUILTIN (vsshv_v8qi, "vsshv_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V8QI_SI, vector64),
RISCV_BUILTIN (vsshv_v8si, "vsshv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_SI, vector128),
RISCV_BUILTIN (vsshv_v8si, "vsshv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_SI, vector64),
RISCV_BUILTIN (vssravi_mask_v128qi, "vssravi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v16di, "vssravi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v16hi, "vssravi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v16hi, "vssravi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v16qi, "vssravi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v16qi, "vssravi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v16si, "vssravi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v16si, "vssravi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v1di, "vssravi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v2di, "vssravi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v2di, "vssravi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v2si, "vssravi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v32hi, "vssravi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v32hi, "vssravi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v32qi, "vssravi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v32qi, "vssravi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v32si, "vssravi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v4di, "vssravi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v4di, "vssravi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v4hi, "vssravi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v4si, "vssravi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v4si, "vssravi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v64hi, "vssravi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v64qi, "vssravi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v64qi, "vssravi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v8di, "vssravi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v8di, "vssravi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v8hi, "vssravi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v8hi, "vssravi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v8qi, "vssravi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_mask_v8si, "vssravi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravi_mask_v8si, "vssravi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravi_v128qi, "vssravi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UQI_USI, vector128),
RISCV_BUILTIN (vssravi_v16di, "vssravi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UDI_USI, vector128),
RISCV_BUILTIN (vssravi_v16hi, "vssravi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_USI, vector128),
RISCV_BUILTIN (vssravi_v16hi, "vssravi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_USI, vector64),
RISCV_BUILTIN (vssravi_v16qi, "vssravi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_USI, vector128),
RISCV_BUILTIN (vssravi_v16qi, "vssravi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_USI, vector64),
RISCV_BUILTIN (vssravi_v16si, "vssravi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_USI, vector128),
RISCV_BUILTIN (vssravi_v16si, "vssravi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_USI, vector64),
RISCV_BUILTIN (vssravi_v1di, "vssravi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UDI_USI, vector64),
RISCV_BUILTIN (vssravi_v2di, "vssravi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_USI, vector128),
RISCV_BUILTIN (vssravi_v2di, "vssravi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_USI, vector64),
RISCV_BUILTIN (vssravi_v2si, "vssravi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vssravi_v32hi, "vssravi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_USI, vector128),
RISCV_BUILTIN (vssravi_v32hi, "vssravi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_USI, vector64),
RISCV_BUILTIN (vssravi_v32qi, "vssravi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_USI, vector128),
RISCV_BUILTIN (vssravi_v32qi, "vssravi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_USI, vector64),
RISCV_BUILTIN (vssravi_v32si, "vssravi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_USI_USI, vector128),
RISCV_BUILTIN (vssravi_v4di, "vssravi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_USI, vector128),
RISCV_BUILTIN (vssravi_v4di, "vssravi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_USI, vector64),
RISCV_BUILTIN (vssravi_v4hi, "vssravi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UHI_USI, vector64),
RISCV_BUILTIN (vssravi_v4si, "vssravi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vssravi_v4si, "vssravi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vssravi_v64hi, "vssravi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UHI_USI, vector128),
RISCV_BUILTIN (vssravi_v64qi, "vssravi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_USI, vector128),
RISCV_BUILTIN (vssravi_v64qi, "vssravi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_USI, vector64),
RISCV_BUILTIN (vssravi_v8di, "vssravi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_USI, vector128),
RISCV_BUILTIN (vssravi_v8di, "vssravi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_USI, vector64),
RISCV_BUILTIN (vssravi_v8hi, "vssravi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_USI, vector128),
RISCV_BUILTIN (vssravi_v8hi, "vssravi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_USI, vector64),
RISCV_BUILTIN (vssravi_v8qi, "vssravi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UQI_USI, vector64),
RISCV_BUILTIN (vssravi_v8si, "vssravi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vssravi_v8si, "vssravi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v128qi, "vssravv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v16di, "vssravv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v16hi, "vssravv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v16hi, "vssravv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v16qi, "vssravv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v16qi, "vssravv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v16si, "vssravv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v16si, "vssravv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v1di, "vssravv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v2di, "vssravv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v2di, "vssravv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v2si, "vssravv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v32hi, "vssravv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v32hi, "vssravv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v32qi, "vssravv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v32qi, "vssravv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v32si, "vssravv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v4di, "vssravv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v4di, "vssravv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v4hi, "vssravv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v4si, "vssravv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v4si, "vssravv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v64hi, "vssravv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v64qi, "vssravv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v64qi, "vssravv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v8di, "vssravv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v8di, "vssravv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v8hi, "vssravv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v8hi, "vssravv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v8qi, "vssravv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_mask_v8si, "vssravv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_mask_v8si, "vssravv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_v128qi, "vssravv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vssravv_v16di, "vssravv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vssravv_v16hi, "vssravv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vssravv_v16hi, "vssravv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vssravv_v16qi, "vssravv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravv_v16qi, "vssravv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vssravv_v16si, "vssravv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vssravv_v16si, "vssravv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vssravv_v1di, "vssravv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vssravv_v2di, "vssravv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vssravv_v2di, "vssravv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vssravv_v2si, "vssravv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vssravv_v32hi, "vssravv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vssravv_v32hi, "vssravv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vssravv_v32qi, "vssravv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vssravv_v32qi, "vssravv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vssravv_v32si, "vssravv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vssravv_v4di, "vssravv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vssravv_v4di, "vssravv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vssravv_v4hi, "vssravv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vssravv_v4si, "vssravv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vssravv_v4si, "vssravv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vssravv_v64hi, "vssravv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vssravv_v64qi, "vssravv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vssravv_v64qi, "vssravv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vssravv_v8di, "vssravv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vssravv_v8di, "vssravv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vssravv_v8hi, "vssravv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vssravv_v8hi, "vssravv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vssravv_v8qi, "vssravv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravv_v8si, "vssravv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vssravv_v8si, "vssravv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v128qi, "vssravx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v16di, "vssravx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v16hi, "vssravx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v16hi, "vssravx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v16qi, "vssravx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v16qi, "vssravx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v16si, "vssravx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v16si, "vssravx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v1di, "vssravx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v2di, "vssravx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v2di, "vssravx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v2si, "vssravx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v32hi, "vssravx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v32hi, "vssravx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v32qi, "vssravx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v32qi, "vssravx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v32si, "vssravx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v4di, "vssravx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v4di, "vssravx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v4hi, "vssravx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v4si, "vssravx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v4si, "vssravx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v64hi, "vssravx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v64qi, "vssravx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v64qi, "vssravx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v8di, "vssravx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v8di, "vssravx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v8hi, "vssravx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v8hi, "vssravx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v8qi, "vssravx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_mask_v8si, "vssravx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssravx_mask_v8si, "vssravx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssravx_v128qi, "vssravx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_UQI_USI, vector128),
RISCV_BUILTIN (vssravx_v16di, "vssravx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_UDI_USI, vector128),
RISCV_BUILTIN (vssravx_v16hi, "vssravx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_USI, vector128),
RISCV_BUILTIN (vssravx_v16hi, "vssravx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UHI_USI, vector64),
RISCV_BUILTIN (vssravx_v16qi, "vssravx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_USI, vector128),
RISCV_BUILTIN (vssravx_v16qi, "vssravx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_UQI_USI, vector64),
RISCV_BUILTIN (vssravx_v16si, "vssravx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_USI, vector128),
RISCV_BUILTIN (vssravx_v16si, "vssravx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_USI_USI, vector64),
RISCV_BUILTIN (vssravx_v1di, "vssravx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_UDI_USI, vector64),
RISCV_BUILTIN (vssravx_v2di, "vssravx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_USI, vector128),
RISCV_BUILTIN (vssravx_v2di, "vssravx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_UDI_USI, vector64),
RISCV_BUILTIN (vssravx_v2si, "vssravx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vssravx_v32hi, "vssravx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_USI, vector128),
RISCV_BUILTIN (vssravx_v32hi, "vssravx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UHI_USI, vector64),
RISCV_BUILTIN (vssravx_v32qi, "vssravx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_USI, vector128),
RISCV_BUILTIN (vssravx_v32qi, "vssravx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_UQI_USI, vector64),
RISCV_BUILTIN (vssravx_v32si, "vssravx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_USI_USI, vector128),
RISCV_BUILTIN (vssravx_v4di, "vssravx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_USI, vector128),
RISCV_BUILTIN (vssravx_v4di, "vssravx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_UDI_USI, vector64),
RISCV_BUILTIN (vssravx_v4hi, "vssravx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_UHI_USI, vector64),
RISCV_BUILTIN (vssravx_v4si, "vssravx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vssravx_v4si, "vssravx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vssravx_v64hi, "vssravx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UHI_USI, vector128),
RISCV_BUILTIN (vssravx_v64qi, "vssravx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_USI, vector128),
RISCV_BUILTIN (vssravx_v64qi, "vssravx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_UQI_USI, vector64),
RISCV_BUILTIN (vssravx_v8di, "vssravx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_USI, vector128),
RISCV_BUILTIN (vssravx_v8di, "vssravx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_UDI_USI, vector64),
RISCV_BUILTIN (vssravx_v8hi, "vssravx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_USI, vector128),
RISCV_BUILTIN (vssravx_v8hi, "vssravx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UHI_USI, vector64),
RISCV_BUILTIN (vssravx_v8qi, "vssravx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_UQI_USI, vector64),
RISCV_BUILTIN (vssravx_v8si, "vssravx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vssravx_v8si, "vssravx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_USI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v128qi, "vssrlvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v16di, "vssrlvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v16hi, "vssrlvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v16hi, "vssrlvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v16qi, "vssrlvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v16qi, "vssrlvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v16si, "vssrlvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v16si, "vssrlvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v1di, "vssrlvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v2di, "vssrlvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v2di, "vssrlvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v2si, "vssrlvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v32hi, "vssrlvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v32hi, "vssrlvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v32qi, "vssrlvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v32qi, "vssrlvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v32si, "vssrlvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v4di, "vssrlvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v4di, "vssrlvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v4hi, "vssrlvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v4si, "vssrlvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v4si, "vssrlvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v64hi, "vssrlvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v64qi, "vssrlvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v64qi, "vssrlvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v8di, "vssrlvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v8di, "vssrlvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v8hi, "vssrlvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v8hi, "vssrlvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v8qi, "vssrlvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_mask_v8si, "vssrlvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvi_mask_v8si, "vssrlvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v128qi, "vssrlvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v16di, "vssrlvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v16hi, "vssrlvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v16hi, "vssrlvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v16qi, "vssrlvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v16qi, "vssrlvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v16si, "vssrlvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v16si, "vssrlvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v1di, "vssrlvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v2di, "vssrlvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v2di, "vssrlvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v2si, "vssrlvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v32hi, "vssrlvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v32hi, "vssrlvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v32qi, "vssrlvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v32qi, "vssrlvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v32si, "vssrlvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v4di, "vssrlvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v4di, "vssrlvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v4hi, "vssrlvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v4si, "vssrlvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v4si, "vssrlvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v64hi, "vssrlvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v64qi, "vssrlvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v64qi, "vssrlvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v8di, "vssrlvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v8di, "vssrlvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v8hi, "vssrlvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v8hi, "vssrlvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v8qi, "vssrlvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vssrlvi_v8si, "vssrlvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vssrlvi_v8si, "vssrlvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v128qi, "vssrlvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v16di, "vssrlvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v16hi, "vssrlvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v16hi, "vssrlvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v16qi, "vssrlvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v16qi, "vssrlvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v16si, "vssrlvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v16si, "vssrlvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v1di, "vssrlvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v2di, "vssrlvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v2di, "vssrlvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v2si, "vssrlvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v32hi, "vssrlvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v32hi, "vssrlvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v32qi, "vssrlvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v32qi, "vssrlvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v32si, "vssrlvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v4di, "vssrlvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v4di, "vssrlvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v4hi, "vssrlvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v4si, "vssrlvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v4si, "vssrlvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v64hi, "vssrlvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v64qi, "vssrlvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v64qi, "vssrlvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v8di, "vssrlvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v8di, "vssrlvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v8hi, "vssrlvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v8hi, "vssrlvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v8qi, "vssrlvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_mask_v8si, "vssrlvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_mask_v8si, "vssrlvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v128qi, "vssrlvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v16di, "vssrlvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v16hi, "vssrlvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v16hi, "vssrlvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v16qi, "vssrlvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v16qi, "vssrlvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v16si, "vssrlvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v16si, "vssrlvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v1di, "vssrlvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v2di, "vssrlvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v2di, "vssrlvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v2si, "vssrlvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v32hi, "vssrlvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v32hi, "vssrlvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v32qi, "vssrlvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v32qi, "vssrlvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v32si, "vssrlvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v4di, "vssrlvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v4di, "vssrlvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v4hi, "vssrlvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v4si, "vssrlvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v4si, "vssrlvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v64hi, "vssrlvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v64qi, "vssrlvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v64qi, "vssrlvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v8di, "vssrlvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v8di, "vssrlvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v8hi, "vssrlvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v8hi, "vssrlvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v8qi, "vssrlvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvv_v8si, "vssrlvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vssrlvv_v8si, "vssrlvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v128qi, "vssrlvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v16di, "vssrlvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v16hi, "vssrlvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v16hi, "vssrlvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v16qi, "vssrlvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v16qi, "vssrlvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v16si, "vssrlvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v16si, "vssrlvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v1di, "vssrlvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v2di, "vssrlvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v2di, "vssrlvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v2si, "vssrlvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v32hi, "vssrlvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v32hi, "vssrlvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v32qi, "vssrlvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v32qi, "vssrlvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v32si, "vssrlvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v4di, "vssrlvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v4di, "vssrlvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v4hi, "vssrlvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v4si, "vssrlvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v4si, "vssrlvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v64hi, "vssrlvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v64qi, "vssrlvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v64qi, "vssrlvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v8di, "vssrlvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v8di, "vssrlvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v8hi, "vssrlvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v8hi, "vssrlvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v8qi, "vssrlvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_mask_v8si, "vssrlvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssrlvx_mask_v8si, "vssrlvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v128qi, "vssrlvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v16di, "vssrlvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v16hi, "vssrlvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v16hi, "vssrlvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v16qi, "vssrlvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v16qi, "vssrlvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v16si, "vssrlvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v16si, "vssrlvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v1di, "vssrlvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v2di, "vssrlvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v2di, "vssrlvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v2si, "vssrlvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v32hi, "vssrlvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v32hi, "vssrlvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v32qi, "vssrlvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v32qi, "vssrlvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v32si, "vssrlvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v4di, "vssrlvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v4di, "vssrlvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v4hi, "vssrlvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v4si, "vssrlvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v4si, "vssrlvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v64hi, "vssrlvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v64qi, "vssrlvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v64qi, "vssrlvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v8di, "vssrlvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v8di, "vssrlvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v8hi, "vssrlvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v8hi, "vssrlvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v8qi, "vssrlvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vssrlvx_v8si, "vssrlvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vssrlvx_v8si, "vssrlvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v10di, "vssseg5bv_mask_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V10DIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v10si, "vssseg5bv_mask_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V10SIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v112qi, "vssseg7bv_mask_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V112QIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v128qi, "vssseg2bv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v128qi, "vssseg4bv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v128qi, "vssseg8bv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v12di, "vssseg3bv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v12di, "vssseg6bv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v12hi, "vssseg3bv_mask_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V12HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v12si, "vssseg3bv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v12si, "vssseg3bv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v12si, "vssseg6bv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v14di, "vssseg7bv_mask_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V14DIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v14si, "vssseg7bv_mask_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V14SIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v16di, "vssseg2bv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v16di, "vssseg4bv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v16di, "vssseg8bv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v16hi, "vssseg2bv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v16hi, "vssseg2bv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v16hi, "vssseg4bv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v16qi, "vssseg2bv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v16si, "vssseg2bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v16si, "vssseg2bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v16si, "vssseg4bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v16si, "vssseg4bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v16si, "vssseg8bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v20hi, "vssseg5bv_mask_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V20HIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v20si, "vssseg5bv_mask_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V20SIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v24hi, "vssseg3bv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v24hi, "vssseg3bv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v24hi, "vssseg6bv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v24qi, "vssseg3bv_mask_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V24QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v24si, "vssseg3bv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v24si, "vssseg6bv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v28hi, "vssseg7bv_mask_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V28HIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v28si, "vssseg7bv_mask_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V28SIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v2di, "vssseg2bv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v32hi, "vssseg2bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v32hi, "vssseg2bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v32hi, "vssseg4bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v32hi, "vssseg4bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v32hi, "vssseg8bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v32qi, "vssseg2bv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v32qi, "vssseg2bv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v32qi, "vssseg4bv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v32si, "vssseg2bv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v32si, "vssseg4bv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v32si, "vssseg8bv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v3di, "vssseg3bv_mask_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V3DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v40hi, "vssseg5bv_mask_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V40HIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v40qi, "vssseg5bv_mask_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V40QIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v48hi, "vssseg3bv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v48hi, "vssseg6bv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v48qi, "vssseg3bv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v48qi, "vssseg3bv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v48qi, "vssseg6bv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v4di, "vssseg2bv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v4di, "vssseg2bv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v4di, "vssseg4bv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v4si, "vssseg2bv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v56hi, "vssseg7bv_mask_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V56HIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v56qi, "vssseg7bv_mask_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V56QIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v5di, "vssseg5bv_mask_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V5DIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v64hi, "vssseg2bv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v64hi, "vssseg4bv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v64hi, "vssseg8bv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v64qi, "vssseg2bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v64qi, "vssseg2bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v64qi, "vssseg4bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v64qi, "vssseg4bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v64qi, "vssseg8bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v6di, "vssseg3bv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v6di, "vssseg3bv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v6di, "vssseg6bv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v6si, "vssseg3bv_mask_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V6SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v7di, "vssseg7bv_mask_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V7DIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v80qi, "vssseg5bv_mask_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V80QIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v8di, "vssseg2bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v8di, "vssseg2bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v8di, "vssseg4bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v8di, "vssseg4bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v8di, "vssseg8bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v8hi, "vssseg2bv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v8si, "vssseg2bv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v8si, "vssseg2bv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v8si, "vssseg4bv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_mask_v96qi, "vssseg3bv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_mask_v96qi, "vssseg6bv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v10di, "vssseg5bv_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V10DIx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v10si, "vssseg5bv_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V10SIx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v112qi, "vssseg7bv_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V112QIx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v128qi, "vssseg2bv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v128qi, "vssseg4bv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v128qi, "vssseg8bv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v12di, "vssseg3bv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v12di, "vssseg6bv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v12hi, "vssseg3bv_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V12HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v12si, "vssseg3bv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v12si, "vssseg3bv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v12si, "vssseg6bv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v14di, "vssseg7bv_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V14DIx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v14si, "vssseg7bv_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V14SIx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v16di, "vssseg2bv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v16di, "vssseg4bv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v16di, "vssseg8bv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v16hi, "vssseg2bv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v16hi, "vssseg2bv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v16hi, "vssseg4bv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v16qi, "vssseg2bv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v16si, "vssseg2bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v16si, "vssseg2bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v16si, "vssseg4bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v16si, "vssseg4bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v16si, "vssseg8bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v20hi, "vssseg5bv_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V20HIx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v20si, "vssseg5bv_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V20SIx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v24hi, "vssseg3bv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v24hi, "vssseg3bv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v24hi, "vssseg6bv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v24qi, "vssseg3bv_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V24QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v24si, "vssseg3bv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v24si, "vssseg6bv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v28hi, "vssseg7bv_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V28HIx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v28si, "vssseg7bv_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V28SIx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v2di, "vssseg2bv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v32hi, "vssseg2bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v32hi, "vssseg2bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v32hi, "vssseg4bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v32hi, "vssseg4bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v32hi, "vssseg8bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v32qi, "vssseg2bv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v32qi, "vssseg2bv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v32qi, "vssseg4bv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v32si, "vssseg2bv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v32si, "vssseg4bv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v32si, "vssseg8bv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v3di, "vssseg3bv_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V3DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v40hi, "vssseg5bv_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V40HIx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v40qi, "vssseg5bv_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V40QIx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v48hi, "vssseg3bv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v48hi, "vssseg6bv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v48qi, "vssseg3bv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v48qi, "vssseg3bv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v48qi, "vssseg6bv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v4di, "vssseg2bv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v4di, "vssseg2bv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v4di, "vssseg4bv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v4si, "vssseg2bv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v56hi, "vssseg7bv_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V56HIx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v56qi, "vssseg7bv_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V56QIx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v5di, "vssseg5bv_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V5DIx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v64hi, "vssseg2bv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v64hi, "vssseg4bv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v64hi, "vssseg8bv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v64qi, "vssseg2bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v64qi, "vssseg2bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v64qi, "vssseg4bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v64qi, "vssseg4bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v64qi, "vssseg8bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v6di, "vssseg3bv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v6di, "vssseg3bv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v6di, "vssseg6bv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v6si, "vssseg3bv_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V6SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v7di, "vssseg7bv_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V7DIx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v80qi, "vssseg5bv_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V80QIx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v8di, "vssseg2bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v8di, "vssseg2bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v8di, "vssseg4bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v8di, "vssseg4bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v8di, "vssseg8bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v8hi, "vssseg2bv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v8si, "vssseg2bv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v8si, "vssseg2bv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v8si, "vssseg4bv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegbv_v96qi, "vssseg3bv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegbv_v96qi, "vssseg6bv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v10df, "vssseg5ev_mask_v10df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V10DFx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v10di, "vssseg5ev_mask_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V10DIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v10sf, "vssseg5ev_mask_v10sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V10SFx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v10si, "vssseg5ev_mask_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V10SIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v112qi, "vssseg7ev_mask_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V112QIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v128qi, "vssseg2ev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v128qi, "vssseg4ev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v128qi, "vssseg8ev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v12df, "vssseg3ev_mask_v12df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V12DFx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v12df, "vssseg6ev_mask_v12df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V12DFx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v12di, "vssseg3ev_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v12di, "vssseg6ev_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v12hi, "vssseg3ev_mask_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V12HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v12sf, "vssseg3ev_mask_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V12SFx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v12sf, "vssseg3ev_mask_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V12SFx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v12sf, "vssseg6ev_mask_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V12SFx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v12si, "vssseg3ev_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v12si, "vssseg3ev_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v12si, "vssseg6ev_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v14df, "vssseg7ev_mask_v14df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V14DFx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v14di, "vssseg7ev_mask_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V14DIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v14sf, "vssseg7ev_mask_v14sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V14SFx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v14si, "vssseg7ev_mask_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V14SIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v16df, "vssseg2ev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V16DFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v16df, "vssseg4ev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V16DFx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v16df, "vssseg8ev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V16DFx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v16di, "vssseg2ev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v16di, "vssseg4ev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v16di, "vssseg8ev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v16hi, "vssseg2ev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v16hi, "vssseg2ev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v16hi, "vssseg4ev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v16qi, "vssseg2ev_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v16sf, "vssseg2ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v16sf, "vssseg2ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v16sf, "vssseg4ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SFx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v16sf, "vssseg4ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SFx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v16sf, "vssseg8ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SFx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v16si, "vssseg2ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v16si, "vssseg2ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v16si, "vssseg4ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v16si, "vssseg4ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v16si, "vssseg8ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v20hi, "vssseg5ev_mask_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V20HIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v20sf, "vssseg5ev_mask_v20sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V20SFx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v20si, "vssseg5ev_mask_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V20SIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v24hi, "vssseg3ev_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v24hi, "vssseg3ev_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v24hi, "vssseg6ev_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v24qi, "vssseg3ev_mask_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V24QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v24sf, "vssseg3ev_mask_v24sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V24SFx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v24sf, "vssseg6ev_mask_v24sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V24SFx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v24si, "vssseg3ev_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v24si, "vssseg6ev_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v28hi, "vssseg7ev_mask_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V28HIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v28sf, "vssseg7ev_mask_v28sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V28SFx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v28si, "vssseg7ev_mask_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V28SIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v2df, "vssseg2ev_mask_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V2DFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v2di, "vssseg2ev_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v32hi, "vssseg2ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v32hi, "vssseg2ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v32hi, "vssseg4ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v32hi, "vssseg4ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v32hi, "vssseg8ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v32qi, "vssseg2ev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v32qi, "vssseg2ev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v32qi, "vssseg4ev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v32sf, "vssseg2ev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V32SFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v32sf, "vssseg4ev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V32SFx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v32sf, "vssseg8ev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V32SFx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v32si, "vssseg2ev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v32si, "vssseg4ev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v32si, "vssseg8ev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v3df, "vssseg3ev_mask_v3df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V3DFx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v3di, "vssseg3ev_mask_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V3DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v40hi, "vssseg5ev_mask_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V40HIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v40qi, "vssseg5ev_mask_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V40QIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v48hi, "vssseg3ev_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v48hi, "vssseg6ev_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v48qi, "vssseg3ev_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v48qi, "vssseg3ev_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v48qi, "vssseg6ev_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v4df, "vssseg2ev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V4DFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v4df, "vssseg2ev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V4DFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v4df, "vssseg4ev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V4DFx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v4di, "vssseg2ev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v4di, "vssseg2ev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v4di, "vssseg4ev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v4sf, "vssseg2ev_mask_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V4SFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v4si, "vssseg2ev_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v56hi, "vssseg7ev_mask_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V56HIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v56qi, "vssseg7ev_mask_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V56QIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v5df, "vssseg5ev_mask_v5df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V5DFx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v5di, "vssseg5ev_mask_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V5DIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v64hi, "vssseg2ev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v64hi, "vssseg4ev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v64hi, "vssseg8ev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v64qi, "vssseg2ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v64qi, "vssseg2ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v64qi, "vssseg4ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v64qi, "vssseg4ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v64qi, "vssseg8ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v6df, "vssseg3ev_mask_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V6DFx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v6df, "vssseg3ev_mask_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V6DFx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v6df, "vssseg6ev_mask_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V6DFx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v6di, "vssseg3ev_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v6di, "vssseg3ev_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v6di, "vssseg6ev_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v6sf, "vssseg3ev_mask_v6sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V6SFx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v6si, "vssseg3ev_mask_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V6SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v7df, "vssseg7ev_mask_v7df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V7DFx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v7di, "vssseg7ev_mask_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V7DIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v80qi, "vssseg5ev_mask_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V80QIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v8df, "vssseg2ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v8df, "vssseg2ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v8df, "vssseg4ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DFx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v8df, "vssseg4ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DFx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v8df, "vssseg8ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DFx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v8di, "vssseg2ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v8di, "vssseg2ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v8di, "vssseg4ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v8di, "vssseg4ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v8di, "vssseg8ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v8hi, "vssseg2ev_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v8sf, "vssseg2ev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V8SFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v8sf, "vssseg2ev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V8SFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v8sf, "vssseg4ev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V8SFx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v8si, "vssseg2ev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v8si, "vssseg2ev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v8si, "vssseg4ev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_mask_v96qi, "vssseg3ev_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_mask_v96qi, "vssseg6ev_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v10df, "vssseg5ev_v10df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V10DFx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v10di, "vssseg5ev_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V10DIx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v10sf, "vssseg5ev_v10sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V10SFx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v10si, "vssseg5ev_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V10SIx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v112qi, "vssseg7ev_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V112QIx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v128qi, "vssseg2ev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v128qi, "vssseg4ev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v128qi, "vssseg8ev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v12df, "vssseg3ev_v12df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V12DFx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v12df, "vssseg6ev_v12df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V12DFx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v12di, "vssseg3ev_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v12di, "vssseg6ev_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v12hi, "vssseg3ev_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V12HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v12sf, "vssseg3ev_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V12SFx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v12sf, "vssseg3ev_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V12SFx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v12sf, "vssseg6ev_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V12SFx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v12si, "vssseg3ev_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v12si, "vssseg3ev_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v12si, "vssseg6ev_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v14df, "vssseg7ev_v14df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V14DFx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v14di, "vssseg7ev_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V14DIx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v14sf, "vssseg7ev_v14sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V14SFx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v14si, "vssseg7ev_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V14SIx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v16df, "vssseg2ev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V16DFx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v16df, "vssseg4ev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V16DFx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v16df, "vssseg8ev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V16DFx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v16di, "vssseg2ev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v16di, "vssseg4ev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v16di, "vssseg8ev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v16hi, "vssseg2ev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v16hi, "vssseg2ev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v16hi, "vssseg4ev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v16qi, "vssseg2ev_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v16sf, "vssseg2ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SFx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v16sf, "vssseg2ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SFx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v16sf, "vssseg4ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SFx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v16sf, "vssseg4ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SFx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v16sf, "vssseg8ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V16SFx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v16si, "vssseg2ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v16si, "vssseg2ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v16si, "vssseg4ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v16si, "vssseg4ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v16si, "vssseg8ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v20hi, "vssseg5ev_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V20HIx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v20sf, "vssseg5ev_v20sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V20SFx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v20si, "vssseg5ev_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V20SIx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v24hi, "vssseg3ev_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v24hi, "vssseg3ev_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v24hi, "vssseg6ev_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v24qi, "vssseg3ev_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V24QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v24sf, "vssseg3ev_v24sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V24SFx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v24sf, "vssseg6ev_v24sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V24SFx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v24si, "vssseg3ev_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v24si, "vssseg6ev_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v28hi, "vssseg7ev_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V28HIx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v28sf, "vssseg7ev_v28sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V28SFx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v28si, "vssseg7ev_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V28SIx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v2df, "vssseg2ev_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V2DFx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v2di, "vssseg2ev_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v32hi, "vssseg2ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v32hi, "vssseg2ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v32hi, "vssseg4ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v32hi, "vssseg4ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v32hi, "vssseg8ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v32qi, "vssseg2ev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v32qi, "vssseg2ev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v32qi, "vssseg4ev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v32sf, "vssseg2ev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V32SFx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v32sf, "vssseg4ev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V32SFx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v32sf, "vssseg8ev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V32SFx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v32si, "vssseg2ev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v32si, "vssseg4ev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v32si, "vssseg8ev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v3df, "vssseg3ev_v3df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V3DFx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v3di, "vssseg3ev_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V3DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v40hi, "vssseg5ev_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V40HIx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v40qi, "vssseg5ev_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V40QIx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v48hi, "vssseg3ev_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v48hi, "vssseg6ev_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v48qi, "vssseg3ev_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v48qi, "vssseg3ev_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v48qi, "vssseg6ev_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v4df, "vssseg2ev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V4DFx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v4df, "vssseg2ev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V4DFx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v4df, "vssseg4ev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V4DFx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v4di, "vssseg2ev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v4di, "vssseg2ev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v4di, "vssseg4ev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v4sf, "vssseg2ev_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V4SFx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v4si, "vssseg2ev_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v56hi, "vssseg7ev_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V56HIx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v56qi, "vssseg7ev_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V56QIx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v5df, "vssseg5ev_v5df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V5DFx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v5di, "vssseg5ev_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V5DIx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v64hi, "vssseg2ev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v64hi, "vssseg4ev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v64hi, "vssseg8ev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v64qi, "vssseg2ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v64qi, "vssseg2ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v64qi, "vssseg4ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v64qi, "vssseg4ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v64qi, "vssseg8ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v6df, "vssseg3ev_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V6DFx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v6df, "vssseg3ev_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V6DFx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v6df, "vssseg6ev_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V6DFx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v6di, "vssseg3ev_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v6di, "vssseg3ev_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v6di, "vssseg6ev_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v6sf, "vssseg3ev_v6sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V6SFx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v6si, "vssseg3ev_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V6SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v7df, "vssseg7ev_v7df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V7DFx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v7di, "vssseg7ev_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V7DIx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v80qi, "vssseg5ev_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V80QIx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v8df, "vssseg2ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DFx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v8df, "vssseg2ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DFx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v8df, "vssseg4ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DFx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v8df, "vssseg4ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DFx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v8df, "vssseg8ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_DI_V8DFx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v8di, "vssseg2ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v8di, "vssseg2ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v8di, "vssseg4ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v8di, "vssseg4ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v8di, "vssseg8ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v8hi, "vssseg2ev_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v8sf, "vssseg2ev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V8SFx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v8sf, "vssseg2ev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V8SFx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v8sf, "vssseg4ev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_DI_V8SFx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v8si, "vssseg2ev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v8si, "vssseg2ev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v8si, "vssseg4ev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegev_v96qi, "vssseg3ev_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegev_v96qi, "vssseg6ev_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx6_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v10di, "vssseg5hv_mask_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V10DIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v10si, "vssseg5hv_mask_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V10SIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v112qi, "vssseg7hv_mask_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V112QIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v128qi, "vssseg2hv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v128qi, "vssseg4hv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v128qi, "vssseg8hv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v12di, "vssseg3hv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v12di, "vssseg6hv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v12hi, "vssseg3hv_mask_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V12HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v12si, "vssseg3hv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v12si, "vssseg3hv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v12si, "vssseg6hv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v14di, "vssseg7hv_mask_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V14DIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v14si, "vssseg7hv_mask_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V14SIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v16di, "vssseg2hv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v16di, "vssseg4hv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v16di, "vssseg8hv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v16hi, "vssseg2hv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v16hi, "vssseg2hv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v16hi, "vssseg4hv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v16qi, "vssseg2hv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v16si, "vssseg2hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v16si, "vssseg2hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v16si, "vssseg4hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v16si, "vssseg4hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v16si, "vssseg8hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v20hi, "vssseg5hv_mask_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V20HIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v20si, "vssseg5hv_mask_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V20SIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v24hi, "vssseg3hv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v24hi, "vssseg3hv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v24hi, "vssseg6hv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v24qi, "vssseg3hv_mask_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V24QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v24si, "vssseg3hv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v24si, "vssseg6hv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v28hi, "vssseg7hv_mask_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V28HIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v28si, "vssseg7hv_mask_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V28SIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v2di, "vssseg2hv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v32hi, "vssseg2hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v32hi, "vssseg2hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v32hi, "vssseg4hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v32hi, "vssseg4hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v32hi, "vssseg8hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v32qi, "vssseg2hv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v32qi, "vssseg2hv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v32qi, "vssseg4hv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v32si, "vssseg2hv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v32si, "vssseg4hv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v32si, "vssseg8hv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v3di, "vssseg3hv_mask_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V3DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v40hi, "vssseg5hv_mask_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V40HIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v40qi, "vssseg5hv_mask_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V40QIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v48hi, "vssseg3hv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v48hi, "vssseg6hv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v48qi, "vssseg3hv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v48qi, "vssseg3hv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v48qi, "vssseg6hv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v4di, "vssseg2hv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v4di, "vssseg2hv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v4di, "vssseg4hv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v4si, "vssseg2hv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v56hi, "vssseg7hv_mask_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V56HIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v56qi, "vssseg7hv_mask_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V56QIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v5di, "vssseg5hv_mask_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V5DIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v64hi, "vssseg2hv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v64hi, "vssseg4hv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v64hi, "vssseg8hv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v64qi, "vssseg2hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v64qi, "vssseg2hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v64qi, "vssseg4hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v64qi, "vssseg4hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v64qi, "vssseg8hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v6di, "vssseg3hv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v6di, "vssseg3hv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v6di, "vssseg6hv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v6si, "vssseg3hv_mask_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V6SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v7di, "vssseg7hv_mask_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V7DIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v80qi, "vssseg5hv_mask_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V80QIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v8di, "vssseg2hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v8di, "vssseg2hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v8di, "vssseg4hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v8di, "vssseg4hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v8di, "vssseg8hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v8hi, "vssseg2hv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v8si, "vssseg2hv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v8si, "vssseg2hv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v8si, "vssseg4hv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_mask_v96qi, "vssseg3hv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_mask_v96qi, "vssseg6hv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v10di, "vssseg5hv_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V10DIx5_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v10si, "vssseg5hv_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V10SIx5_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v112qi, "vssseg7hv_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V112QIx7_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v128qi, "vssseg2hv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx2_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v128qi, "vssseg4hv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx4_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v128qi, "vssseg8hv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx8_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v12di, "vssseg3hv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx3_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v12di, "vssseg6hv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx6_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v12hi, "vssseg3hv_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V12HIx3_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v12si, "vssseg3hv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v12si, "vssseg3hv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v12si, "vssseg6hv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx6_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v14di, "vssseg7hv_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V14DIx7_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v14si, "vssseg7hv_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V14SIx7_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v16di, "vssseg2hv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx2_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v16di, "vssseg4hv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx4_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v16di, "vssseg8hv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx8_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v16hi, "vssseg2hv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v16hi, "vssseg2hv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v16hi, "vssseg4hv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx4_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v16qi, "vssseg2hv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QIx2_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v16si, "vssseg2hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v16si, "vssseg2hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v16si, "vssseg4hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v16si, "vssseg4hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v16si, "vssseg8hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx8_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v20hi, "vssseg5hv_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V20HIx5_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v20si, "vssseg5hv_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V20SIx5_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v24hi, "vssseg3hv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v24hi, "vssseg3hv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v24hi, "vssseg6hv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx6_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v24qi, "vssseg3hv_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V24QIx3_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v24si, "vssseg3hv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx3_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v24si, "vssseg6hv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx6_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v28hi, "vssseg7hv_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V28HIx7_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v28si, "vssseg7hv_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V28SIx7_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v2di, "vssseg2hv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DIx2_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v32hi, "vssseg2hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v32hi, "vssseg2hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v32hi, "vssseg4hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v32hi, "vssseg4hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v32hi, "vssseg8hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx8_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v32qi, "vssseg2hv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v32qi, "vssseg2hv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v32qi, "vssseg4hv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx4_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v32si, "vssseg2hv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx2_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v32si, "vssseg4hv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx4_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v32si, "vssseg8hv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx8_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v3di, "vssseg3hv_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V3DIx3_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v40hi, "vssseg5hv_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V40HIx5_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v40qi, "vssseg5hv_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V40QIx5_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v48hi, "vssseg3hv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx3_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v48hi, "vssseg6hv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx6_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v48qi, "vssseg3hv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v48qi, "vssseg3hv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v48qi, "vssseg6hv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx6_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v4di, "vssseg2hv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v4di, "vssseg2hv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v4di, "vssseg4hv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx4_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v4si, "vssseg2hv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SIx2_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v56hi, "vssseg7hv_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V56HIx7_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v56qi, "vssseg7hv_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V56QIx7_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v5di, "vssseg5hv_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V5DIx5_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v64hi, "vssseg2hv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx2_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v64hi, "vssseg4hv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx4_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v64hi, "vssseg8hv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx8_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v64qi, "vssseg2hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v64qi, "vssseg2hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v64qi, "vssseg4hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v64qi, "vssseg4hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v64qi, "vssseg8hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx8_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v6di, "vssseg3hv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v6di, "vssseg3hv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v6di, "vssseg6hv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx6_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v6si, "vssseg3hv_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V6SIx3_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v7di, "vssseg7hv_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V7DIx7_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v80qi, "vssseg5hv_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V80QIx5_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v8di, "vssseg2hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v8di, "vssseg2hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v8di, "vssseg4hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v8di, "vssseg4hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v8di, "vssseg8hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx8_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v8hi, "vssseg2hv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HIx2_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v8si, "vssseg2hv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v8si, "vssseg2hv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v8si, "vssseg4hv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx4_SI_SI, vector64),
RISCV_BUILTIN (vssseghv_v96qi, "vssseg3hv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx3_SI_SI, vector128),
RISCV_BUILTIN (vssseghv_v96qi, "vssseg6hv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v10di, "vssseg5wv_mask_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V10DIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v10si, "vssseg5wv_mask_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V10SIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v112qi, "vssseg7wv_mask_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V112QIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v128qi, "vssseg2wv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v128qi, "vssseg4wv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v128qi, "vssseg8wv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v12di, "vssseg3wv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v12di, "vssseg6wv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v12hi, "vssseg3wv_mask_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V12HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v12si, "vssseg3wv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v12si, "vssseg3wv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v12si, "vssseg6wv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v14di, "vssseg7wv_mask_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V14DIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v14si, "vssseg7wv_mask_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V14SIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v16di, "vssseg2wv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v16di, "vssseg4wv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v16di, "vssseg8wv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v16hi, "vssseg2wv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v16hi, "vssseg2wv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v16hi, "vssseg4wv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v16qi, "vssseg2wv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v16si, "vssseg2wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v16si, "vssseg2wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v16si, "vssseg4wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v16si, "vssseg4wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v16si, "vssseg8wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v20hi, "vssseg5wv_mask_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V20HIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v20si, "vssseg5wv_mask_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V20SIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v24hi, "vssseg3wv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v24hi, "vssseg3wv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v24hi, "vssseg6wv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v24qi, "vssseg3wv_mask_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V24QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v24si, "vssseg3wv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v24si, "vssseg6wv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v28hi, "vssseg7wv_mask_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V28HIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v28si, "vssseg7wv_mask_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V28SIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v2di, "vssseg2wv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v32hi, "vssseg2wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v32hi, "vssseg2wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v32hi, "vssseg4wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v32hi, "vssseg4wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v32hi, "vssseg8wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v32qi, "vssseg2wv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v32qi, "vssseg2wv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v32qi, "vssseg4wv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v32si, "vssseg2wv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v32si, "vssseg4wv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v32si, "vssseg8wv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v3di, "vssseg3wv_mask_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V3DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v40hi, "vssseg5wv_mask_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V40HIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v40qi, "vssseg5wv_mask_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V40QIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v48hi, "vssseg3wv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v48hi, "vssseg6wv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v48qi, "vssseg3wv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v48qi, "vssseg3wv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v48qi, "vssseg6wv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v4di, "vssseg2wv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v4di, "vssseg2wv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v4di, "vssseg4wv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v4si, "vssseg2wv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v56hi, "vssseg7wv_mask_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V56HIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v56qi, "vssseg7wv_mask_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V56QIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v5di, "vssseg5wv_mask_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V5DIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v64hi, "vssseg2wv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v64hi, "vssseg4wv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v64hi, "vssseg8wv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v64qi, "vssseg2wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v64qi, "vssseg2wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v64qi, "vssseg4wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v64qi, "vssseg4wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v64qi, "vssseg8wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v6di, "vssseg3wv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v6di, "vssseg3wv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v6di, "vssseg6wv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v6si, "vssseg3wv_mask_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V6SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v7di, "vssseg7wv_mask_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V7DIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v80qi, "vssseg5wv_mask_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V80QIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v8di, "vssseg2wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v8di, "vssseg2wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v8di, "vssseg4wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v8di, "vssseg4wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v8di, "vssseg8wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v8hi, "vssseg2wv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v8si, "vssseg2wv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v8si, "vssseg2wv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v8si, "vssseg4wv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_mask_v96qi, "vssseg3wv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_mask_v96qi, "vssseg6wv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v10di, "vssseg5wv_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V10DIx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v10si, "vssseg5wv_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V10SIx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v112qi, "vssseg7wv_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V112QIx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v128qi, "vssseg2wv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v128qi, "vssseg4wv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v128qi, "vssseg8wv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QIx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v12di, "vssseg3wv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v12di, "vssseg6wv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V12DIx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v12hi, "vssseg3wv_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V12HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v12si, "vssseg3wv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v12si, "vssseg3wv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v12si, "vssseg6wv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V12SIx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v14di, "vssseg7wv_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V14DIx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v14si, "vssseg7wv_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V14SIx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v16di, "vssseg2wv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v16di, "vssseg4wv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v16di, "vssseg8wv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DIx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v16hi, "vssseg2wv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v16hi, "vssseg2wv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v16hi, "vssseg4wv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v16qi, "vssseg2wv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v16si, "vssseg2wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v16si, "vssseg2wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v16si, "vssseg4wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v16si, "vssseg4wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v16si, "vssseg8wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SIx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v20hi, "vssseg5wv_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V20HIx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v20si, "vssseg5wv_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V20SIx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v24hi, "vssseg3wv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v24hi, "vssseg3wv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v24hi, "vssseg6wv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V24HIx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v24qi, "vssseg3wv_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V24QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v24si, "vssseg3wv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v24si, "vssseg6wv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V24SIx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v28hi, "vssseg7wv_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V28HIx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v28si, "vssseg7wv_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V28SIx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v2di, "vssseg2wv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v32hi, "vssseg2wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v32hi, "vssseg2wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v32hi, "vssseg4wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v32hi, "vssseg4wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v32hi, "vssseg8wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HIx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v32qi, "vssseg2wv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v32qi, "vssseg2wv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v32qi, "vssseg4wv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v32si, "vssseg2wv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v32si, "vssseg4wv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v32si, "vssseg8wv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SIx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v3di, "vssseg3wv_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V3DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v40hi, "vssseg5wv_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V40HIx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v40qi, "vssseg5wv_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V40QIx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v48hi, "vssseg3wv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v48hi, "vssseg6wv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V48HIx6_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v48qi, "vssseg3wv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v48qi, "vssseg3wv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v48qi, "vssseg6wv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V48QIx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v4di, "vssseg2wv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v4di, "vssseg2wv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v4di, "vssseg4wv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v4si, "vssseg2wv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v56hi, "vssseg7wv_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V56HIx7_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v56qi, "vssseg7wv_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V56QIx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v5di, "vssseg5wv_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V5DIx5_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v64hi, "vssseg2wv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v64hi, "vssseg4wv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v64hi, "vssseg8wv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HIx8_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v64qi, "vssseg2wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v64qi, "vssseg2wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v64qi, "vssseg4wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v64qi, "vssseg4wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v64qi, "vssseg8wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QIx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v6di, "vssseg3wv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v6di, "vssseg3wv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v6di, "vssseg6wv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V6DIx6_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v6si, "vssseg3wv_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V6SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v7di, "vssseg7wv_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V7DIx7_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v80qi, "vssseg5wv_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V80QIx5_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v8di, "vssseg2wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v8di, "vssseg2wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v8di, "vssseg4wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v8di, "vssseg4wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v8di, "vssseg8wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DIx8_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v8hi, "vssseg2wv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v8si, "vssseg2wv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v8si, "vssseg2wv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v8si, "vssseg4wv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsssegwv_v96qi, "vssseg3wv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsssegwv_v96qi, "vssseg6wv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V96QIx6_SI_SI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v128qi, "vssubuvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UV128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v16di, "vssubuvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v16hi, "vssubuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v16hi, "vssubuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v16qi, "vssubuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v16qi, "vssubuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v16si, "vssubuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v16si, "vssubuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v1di, "vssubuvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UV1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v2di, "vssubuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v2di, "vssubuvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v2si, "vssubuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v32hi, "vssubuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v32hi, "vssubuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v32qi, "vssubuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v32qi, "vssubuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v32si, "vssubuvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v4di, "vssubuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v4di, "vssubuvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v4hi, "vssubuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v4si, "vssubuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v4si, "vssubuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v64hi, "vssubuvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v64qi, "vssubuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v64qi, "vssubuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UV64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v8di, "vssubuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v8di, "vssubuvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v8hi, "vssubuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v8hi, "vssubuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v8qi, "vssubuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_mask_v8si, "vssubuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_mask_v8si, "vssubuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v128qi, "vssubuvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v16di, "vssubuvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v16hi, "vssubuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v16hi, "vssubuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v16qi, "vssubuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v16qi, "vssubuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v16si, "vssubuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v16si, "vssubuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v1di, "vssubuvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v2di, "vssubuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v2di, "vssubuvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v2si, "vssubuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v32hi, "vssubuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v32hi, "vssubuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v32qi, "vssubuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v32qi, "vssubuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v32si, "vssubuvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v4di, "vssubuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v4di, "vssubuvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v4hi, "vssubuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v4si, "vssubuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v4si, "vssubuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v64hi, "vssubuvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v64qi, "vssubuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v64qi, "vssubuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v8di, "vssubuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v8di, "vssubuvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v8hi, "vssubuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v8hi, "vssubuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v8qi, "vssubuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvv_v8si, "vssubuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vssubuvv_v8si, "vssubuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v128qi, "vssubuvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UV128QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v16di, "vssubuvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v16hi, "vssubuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v16hi, "vssubuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v16qi, "vssubuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v16qi, "vssubuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v16si, "vssubuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v16si, "vssubuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v1di, "vssubuvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UV1DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v2di, "vssubuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v2di, "vssubuvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v2si, "vssubuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v32hi, "vssubuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v32hi, "vssubuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v32qi, "vssubuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v32qi, "vssubuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v32si, "vssubuvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v4di, "vssubuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v4di, "vssubuvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v4hi, "vssubuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v4si, "vssubuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v4si, "vssubuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v64hi, "vssubuvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v64qi, "vssubuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v64qi, "vssubuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UV64QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v8di, "vssubuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v8di, "vssubuvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UDI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v8hi, "vssubuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v8hi, "vssubuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v8qi, "vssubuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_mask_v8si, "vssubuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubuvx_mask_v8si, "vssubuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v128qi, "vssubuvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_UV128QI_FTYPE_UV128QI_UQI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v16di, "vssubuvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UDI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v16hi, "vssubuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v16hi, "vssubuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v16qi, "vssubuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v16qi, "vssubuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16QI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v16si, "vssubuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v16si, "vssubuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_USI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v1di, "vssubuvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_UV1DI_FTYPE_UV1DI_UDI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v2di, "vssubuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v2di, "vssubuvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UDI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v2si, "vssubuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2SI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v32hi, "vssubuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v32hi, "vssubuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UHI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v32qi, "vssubuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v32qi, "vssubuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32QI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v32si, "vssubuvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_USI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v4di, "vssubuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v4di, "vssubuvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UDI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v4hi, "vssubuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4HI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v4si, "vssubuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v4si, "vssubuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v64hi, "vssubuvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UHI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v64qi, "vssubuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v64qi, "vssubuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64QI_FTYPE_UV64QI_UQI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v8di, "vssubuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v8di, "vssubuvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UDI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v8hi, "vssubuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v8hi, "vssubuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v8qi, "vssubuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8QI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vssubuvx_v8si, "vssubuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vssubuvx_v8si, "vssubuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v128qi, "vssubvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v16di, "vssubvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v16hi, "vssubvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v16hi, "vssubvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v16qi, "vssubvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v16qi, "vssubvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v16si, "vssubvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v16si, "vssubvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v1di, "vssubvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v2di, "vssubvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v2di, "vssubvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v2si, "vssubvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v32hi, "vssubvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v32hi, "vssubvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v32qi, "vssubvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v32qi, "vssubvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v32si, "vssubvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v4di, "vssubvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v4di, "vssubvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v4hi, "vssubvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v4si, "vssubvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v4si, "vssubvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v64hi, "vssubvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v64qi, "vssubvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v64qi, "vssubvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v8di, "vssubvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v8di, "vssubvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v8hi, "vssubvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v8hi, "vssubvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v8qi, "vssubvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_mask_v8si, "vssubvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_mask_v8si, "vssubvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_v128qi, "vssubvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_USI, vector128),
RISCV_BUILTIN (vssubvv_v16di, "vssubvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_USI, vector128),
RISCV_BUILTIN (vssubvv_v16hi, "vssubvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vssubvv_v16hi, "vssubvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vssubvv_v16qi, "vssubvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vssubvv_v16qi, "vssubvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vssubvv_v16si, "vssubvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vssubvv_v16si, "vssubvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_USI, vector64),
RISCV_BUILTIN (vssubvv_v1di, "vssubvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_USI, vector64),
RISCV_BUILTIN (vssubvv_v2di, "vssubvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector128),
RISCV_BUILTIN (vssubvv_v2di, "vssubvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_USI, vector64),
RISCV_BUILTIN (vssubvv_v2si, "vssubvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vssubvv_v32hi, "vssubvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vssubvv_v32hi, "vssubvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_USI, vector64),
RISCV_BUILTIN (vssubvv_v32qi, "vssubvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vssubvv_v32qi, "vssubvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vssubvv_v32si, "vssubvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_USI, vector128),
RISCV_BUILTIN (vssubvv_v4di, "vssubvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector128),
RISCV_BUILTIN (vssubvv_v4di, "vssubvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_USI, vector64),
RISCV_BUILTIN (vssubvv_v4hi, "vssubvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vssubvv_v4si, "vssubvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vssubvv_v4si, "vssubvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vssubvv_v64hi, "vssubvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_USI, vector128),
RISCV_BUILTIN (vssubvv_v64qi, "vssubvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vssubvv_v64qi, "vssubvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_USI, vector64),
RISCV_BUILTIN (vssubvv_v8di, "vssubvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector128),
RISCV_BUILTIN (vssubvv_v8di, "vssubvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_USI, vector64),
RISCV_BUILTIN (vssubvv_v8hi, "vssubvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vssubvv_v8hi, "vssubvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vssubvv_v8qi, "vssubvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vssubvv_v8si, "vssubvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vssubvv_v8si, "vssubvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v128qi, "vssubvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v16di, "vssubvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v16hi, "vssubvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v16hi, "vssubvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v16qi, "vssubvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v16qi, "vssubvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v16si, "vssubvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v16si, "vssubvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v1di, "vssubvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v2di, "vssubvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v2di, "vssubvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v2si, "vssubvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v32hi, "vssubvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v32hi, "vssubvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v32qi, "vssubvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v32qi, "vssubvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v32si, "vssubvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v4di, "vssubvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v4di, "vssubvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v4hi, "vssubvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v4si, "vssubvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v4si, "vssubvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v64hi, "vssubvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v64qi, "vssubvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v64qi, "vssubvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v8di, "vssubvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v8di, "vssubvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v8hi, "vssubvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v8hi, "vssubvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v8qi, "vssubvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_mask_v8si, "vssubvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vssubvx_mask_v8si, "vssubvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vssubvx_v128qi, "vssubvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_USI, vector128),
RISCV_BUILTIN (vssubvx_v16di, "vssubvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_USI, vector128),
RISCV_BUILTIN (vssubvx_v16hi, "vssubvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vssubvx_v16hi, "vssubvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vssubvx_v16qi, "vssubvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vssubvx_v16qi, "vssubvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vssubvx_v16si, "vssubvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vssubvx_v16si, "vssubvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_USI, vector64),
RISCV_BUILTIN (vssubvx_v1di, "vssubvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_USI, vector64),
RISCV_BUILTIN (vssubvx_v2di, "vssubvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector128),
RISCV_BUILTIN (vssubvx_v2di, "vssubvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_USI, vector64),
RISCV_BUILTIN (vssubvx_v2si, "vssubvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vssubvx_v32hi, "vssubvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vssubvx_v32hi, "vssubvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_USI, vector64),
RISCV_BUILTIN (vssubvx_v32qi, "vssubvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vssubvx_v32qi, "vssubvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vssubvx_v32si, "vssubvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_USI, vector128),
RISCV_BUILTIN (vssubvx_v4di, "vssubvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector128),
RISCV_BUILTIN (vssubvx_v4di, "vssubvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_USI, vector64),
RISCV_BUILTIN (vssubvx_v4hi, "vssubvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vssubvx_v4si, "vssubvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vssubvx_v4si, "vssubvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vssubvx_v64hi, "vssubvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_USI, vector128),
RISCV_BUILTIN (vssubvx_v64qi, "vssubvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vssubvx_v64qi, "vssubvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_USI, vector64),
RISCV_BUILTIN (vssubvx_v8di, "vssubvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector128),
RISCV_BUILTIN (vssubvx_v8di, "vssubvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_USI, vector64),
RISCV_BUILTIN (vssubvx_v8hi, "vssubvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vssubvx_v8hi, "vssubvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vssubvx_v8qi, "vssubvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vssubvx_v8si, "vssubvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vssubvx_v8si, "vssubvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vsswv_mask_v128qi, "vsswv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v16di, "vsswv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v16hi, "vsswv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v16hi, "vsswv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v16qi, "vsswv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v16qi, "vsswv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v16si, "vsswv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v16si, "vsswv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v1di, "vsswv_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v2di, "vsswv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v2di, "vsswv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v2si, "vsswv_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v32hi, "vsswv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v32hi, "vsswv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v32qi, "vsswv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v32qi, "vsswv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v32si, "vsswv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v4di, "vsswv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v4di, "vsswv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v4hi, "vsswv_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v4si, "vsswv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v4si, "vsswv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v64hi, "vsswv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v64qi, "vsswv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v64qi, "vsswv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v8di, "vsswv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v8di, "vsswv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v8hi, "vsswv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v8hi, "vsswv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v8qi, "vsswv_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_mask_v8si, "vsswv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsswv_mask_v8si, "vsswv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsswv_v128qi, "vsswv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V128QI_SI, vector128),
RISCV_BUILTIN (vsswv_v16di, "vsswv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V16DI_SI, vector128),
RISCV_BUILTIN (vsswv_v16hi, "vsswv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_SI, vector128),
RISCV_BUILTIN (vsswv_v16hi, "vsswv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V16HI_SI, vector64),
RISCV_BUILTIN (vsswv_v16qi, "vsswv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_SI, vector128),
RISCV_BUILTIN (vsswv_v16qi, "vsswv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V16QI_SI, vector64),
RISCV_BUILTIN (vsswv_v16si, "vsswv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_SI, vector128),
RISCV_BUILTIN (vsswv_v16si, "vsswv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V16SI_SI, vector64),
RISCV_BUILTIN (vsswv_v1di, "vsswv_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V1DI_SI, vector64),
RISCV_BUILTIN (vsswv_v2di, "vsswv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_SI, vector128),
RISCV_BUILTIN (vsswv_v2di, "vsswv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V2DI_SI, vector64),
RISCV_BUILTIN (vsswv_v2si, "vsswv_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V2SI_SI, vector64),
RISCV_BUILTIN (vsswv_v32hi, "vsswv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_SI, vector128),
RISCV_BUILTIN (vsswv_v32hi, "vsswv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V32HI_SI, vector64),
RISCV_BUILTIN (vsswv_v32qi, "vsswv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_SI, vector128),
RISCV_BUILTIN (vsswv_v32qi, "vsswv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V32QI_SI, vector64),
RISCV_BUILTIN (vsswv_v32si, "vsswv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V32SI_SI, vector128),
RISCV_BUILTIN (vsswv_v4di, "vsswv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_SI, vector128),
RISCV_BUILTIN (vsswv_v4di, "vsswv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V4DI_SI, vector64),
RISCV_BUILTIN (vsswv_v4hi, "vsswv_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V4HI_SI, vector64),
RISCV_BUILTIN (vsswv_v4si, "vsswv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_SI, vector128),
RISCV_BUILTIN (vsswv_v4si, "vsswv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V4SI_SI, vector64),
RISCV_BUILTIN (vsswv_v64hi, "vsswv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V64HI_SI, vector128),
RISCV_BUILTIN (vsswv_v64qi, "vsswv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_SI, vector128),
RISCV_BUILTIN (vsswv_v64qi, "vsswv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V64QI_SI, vector64),
RISCV_BUILTIN (vsswv_v8di, "vsswv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_SI, vector128),
RISCV_BUILTIN (vsswv_v8di, "vsswv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_DI_V8DI_SI, vector64),
RISCV_BUILTIN (vsswv_v8hi, "vsswv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_SI, vector128),
RISCV_BUILTIN (vsswv_v8hi, "vsswv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_DI_V8HI_SI, vector64),
RISCV_BUILTIN (vsswv_v8qi, "vsswv_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_DI_V8QI_SI, vector64),
RISCV_BUILTIN (vsswv_v8si, "vsswv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_SI, vector128),
RISCV_BUILTIN (vsswv_v8si, "vsswv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_DI_V8SI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v128qi, "vsubvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v16di, "vsubvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v16hi, "vsubvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v16hi, "vsubvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v16qi, "vsubvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v16qi, "vsubvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v16si, "vsubvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v16si, "vsubvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v1di, "vsubvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v2di, "vsubvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v2di, "vsubvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v2si, "vsubvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v32hi, "vsubvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v32hi, "vsubvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v32qi, "vsubvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v32qi, "vsubvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v32si, "vsubvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v4di, "vsubvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v4di, "vsubvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v4hi, "vsubvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v4si, "vsubvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v4si, "vsubvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v64hi, "vsubvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v64qi, "vsubvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v64qi, "vsubvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v8di, "vsubvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v8di, "vsubvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v8hi, "vsubvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v8hi, "vsubvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v8qi, "vsubvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_mask_v8si, "vsubvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_mask_v8si, "vsubvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_v128qi, "vsubvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vsubvv_v16di, "vsubvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vsubvv_v16hi, "vsubvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vsubvv_v16hi, "vsubvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vsubvv_v16qi, "vsubvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vsubvv_v16qi, "vsubvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vsubvv_v16si, "vsubvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vsubvv_v16si, "vsubvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vsubvv_v1di, "vsubvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vsubvv_v2di, "vsubvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vsubvv_v2di, "vsubvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vsubvv_v2si, "vsubvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vsubvv_v32hi, "vsubvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vsubvv_v32hi, "vsubvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vsubvv_v32qi, "vsubvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vsubvv_v32qi, "vsubvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vsubvv_v32si, "vsubvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vsubvv_v4di, "vsubvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vsubvv_v4di, "vsubvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vsubvv_v4hi, "vsubvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vsubvv_v4si, "vsubvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vsubvv_v4si, "vsubvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vsubvv_v64hi, "vsubvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vsubvv_v64qi, "vsubvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vsubvv_v64qi, "vsubvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vsubvv_v8di, "vsubvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vsubvv_v8di, "vsubvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vsubvv_v8hi, "vsubvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vsubvv_v8hi, "vsubvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vsubvv_v8qi, "vsubvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vsubvv_v8si, "vsubvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vsubvv_v8si, "vsubvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v128qi, "vsubvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v16di, "vsubvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v16hi, "vsubvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v16hi, "vsubvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v16qi, "vsubvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v16qi, "vsubvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v16si, "vsubvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v16si, "vsubvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v1di, "vsubvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v2di, "vsubvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v2di, "vsubvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v2si, "vsubvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v32hi, "vsubvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v32hi, "vsubvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v32qi, "vsubvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v32qi, "vsubvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v32si, "vsubvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v4di, "vsubvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v4di, "vsubvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v4hi, "vsubvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v4si, "vsubvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v4si, "vsubvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v64hi, "vsubvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v64qi, "vsubvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v64qi, "vsubvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v8di, "vsubvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v8di, "vsubvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v8hi, "vsubvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v8hi, "vsubvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v8qi, "vsubvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_mask_v8si, "vsubvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsubvx_mask_v8si, "vsubvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsubvx_v128qi, "vsubvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vsubvx_v16di, "vsubvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vsubvx_v16hi, "vsubvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vsubvx_v16hi, "vsubvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vsubvx_v16qi, "vsubvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vsubvx_v16qi, "vsubvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vsubvx_v16si, "vsubvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vsubvx_v16si, "vsubvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vsubvx_v1di, "vsubvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vsubvx_v2di, "vsubvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vsubvx_v2di, "vsubvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vsubvx_v2si, "vsubvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vsubvx_v32hi, "vsubvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vsubvx_v32hi, "vsubvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vsubvx_v32qi, "vsubvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vsubvx_v32qi, "vsubvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vsubvx_v32si, "vsubvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vsubvx_v4di, "vsubvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vsubvx_v4di, "vsubvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vsubvx_v4hi, "vsubvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vsubvx_v4si, "vsubvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vsubvx_v4si, "vsubvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vsubvx_v64hi, "vsubvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vsubvx_v64qi, "vsubvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vsubvx_v64qi, "vsubvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vsubvx_v8di, "vsubvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vsubvx_v8di, "vsubvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vsubvx_v8hi, "vsubvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vsubvx_v8hi, "vsubvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vsubvx_v8qi, "vsubvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vsubvx_v8si, "vsubvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vsubvx_v8si, "vsubvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v128qi, "vsuxbv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v16di, "vsuxbv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v16hi, "vsuxbv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v16hi, "vsuxbv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v16qi, "vsuxbv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v16qi, "vsuxbv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v16si, "vsuxbv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v16si, "vsuxbv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v1di, "vsuxbv_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v2di, "vsuxbv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v2di, "vsuxbv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v2si, "vsuxbv_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v32hi, "vsuxbv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v32hi, "vsuxbv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v32qi, "vsuxbv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v32qi, "vsuxbv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v32si, "vsuxbv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v4di, "vsuxbv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v4di, "vsuxbv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v4hi, "vsuxbv_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v4si, "vsuxbv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v4si, "vsuxbv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v64hi, "vsuxbv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v64qi, "vsuxbv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v64qi, "vsuxbv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v8di, "vsuxbv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v8di, "vsuxbv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v8hi, "vsuxbv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v8hi, "vsuxbv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v8qi, "vsuxbv_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_mask_v8si, "vsuxbv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_mask_v8si, "vsuxbv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v128qi, "vsuxbv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v16di, "vsuxbv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v16hi, "vsuxbv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v16hi, "vsuxbv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v16qi, "vsuxbv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v16qi, "vsuxbv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v16si, "vsuxbv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v16si, "vsuxbv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v1di, "vsuxbv_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v2di, "vsuxbv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v2di, "vsuxbv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v2si, "vsuxbv_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v32hi, "vsuxbv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v32hi, "vsuxbv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v32qi, "vsuxbv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v32qi, "vsuxbv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v32si, "vsuxbv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v4di, "vsuxbv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v4di, "vsuxbv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v4hi, "vsuxbv_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v4si, "vsuxbv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v4si, "vsuxbv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v64hi, "vsuxbv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v64qi, "vsuxbv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v64qi, "vsuxbv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v8di, "vsuxbv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v8di, "vsuxbv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v8hi, "vsuxbv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v8hi, "vsuxbv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v8qi, "vsuxbv_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vsuxbv_v8si, "vsuxbv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vsuxbv_v8si, "vsuxbv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v128qi, "vsuxev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v16df, "vsuxev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V16DI_V16DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v16di, "vsuxev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v16hi, "vsuxev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v16hi, "vsuxev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v16qi, "vsuxev_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v16qi, "vsuxev_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v16sf, "vsuxev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SI_V16SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v16sf, "vsuxev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SI_V16SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v16si, "vsuxev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v16si, "vsuxev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v1df, "vsuxev_mask_v1df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DI_V1DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v1di, "vsuxev_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v2df, "vsuxev_mask_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DI_V2DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v2df, "vsuxev_mask_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DI_V2DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v2di, "vsuxev_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v2di, "vsuxev_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v2sf, "vsuxev_mask_v2sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SI_V2SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v2si, "vsuxev_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v32hi, "vsuxev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v32hi, "vsuxev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v32qi, "vsuxev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v32qi, "vsuxev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v32sf, "vsuxev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V32SI_V32SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v32si, "vsuxev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v4df, "vsuxev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DI_V4DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v4df, "vsuxev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DI_V4DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v4di, "vsuxev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v4di, "vsuxev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v4hi, "vsuxev_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v4sf, "vsuxev_mask_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SI_V4SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v4sf, "vsuxev_mask_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SI_V4SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v4si, "vsuxev_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v4si, "vsuxev_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v64hi, "vsuxev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v64qi, "vsuxev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v64qi, "vsuxev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v8df, "vsuxev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DI_V8DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v8df, "vsuxev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DI_V8DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v8di, "vsuxev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v8di, "vsuxev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v8hi, "vsuxev_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v8hi, "vsuxev_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v8qi, "vsuxev_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v8sf, "vsuxev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SI_V8SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v8sf, "vsuxev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SI_V8SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_mask_v8si, "vsuxev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_mask_v8si, "vsuxev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_v128qi, "vsuxev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vsuxev_v16df, "vsuxev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V16DI_V16DF_SI, vector128),
RISCV_BUILTIN (vsuxev_v16di, "vsuxev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vsuxev_v16hi, "vsuxev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vsuxev_v16hi, "vsuxev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vsuxev_v16qi, "vsuxev_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vsuxev_v16qi, "vsuxev_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vsuxev_v16sf, "vsuxev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SI_V16SF_SI, vector128),
RISCV_BUILTIN (vsuxev_v16sf, "vsuxev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SI_V16SF_SI, vector64),
RISCV_BUILTIN (vsuxev_v16si, "vsuxev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vsuxev_v16si, "vsuxev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vsuxev_v1df, "vsuxev_v1df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DI_V1DF_SI, vector64),
RISCV_BUILTIN (vsuxev_v1di, "vsuxev_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vsuxev_v2df, "vsuxev_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DI_V2DF_SI, vector128),
RISCV_BUILTIN (vsuxev_v2df, "vsuxev_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DI_V2DF_SI, vector64),
RISCV_BUILTIN (vsuxev_v2di, "vsuxev_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vsuxev_v2di, "vsuxev_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vsuxev_v2sf, "vsuxev_v2sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SI_V2SF_SI, vector64),
RISCV_BUILTIN (vsuxev_v2si, "vsuxev_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vsuxev_v32hi, "vsuxev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vsuxev_v32hi, "vsuxev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vsuxev_v32qi, "vsuxev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vsuxev_v32qi, "vsuxev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vsuxev_v32sf, "vsuxev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V32SI_V32SF_SI, vector128),
RISCV_BUILTIN (vsuxev_v32si, "vsuxev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vsuxev_v4df, "vsuxev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DI_V4DF_SI, vector128),
RISCV_BUILTIN (vsuxev_v4df, "vsuxev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DI_V4DF_SI, vector64),
RISCV_BUILTIN (vsuxev_v4di, "vsuxev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vsuxev_v4di, "vsuxev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vsuxev_v4hi, "vsuxev_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vsuxev_v4sf, "vsuxev_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SI_V4SF_SI, vector128),
RISCV_BUILTIN (vsuxev_v4sf, "vsuxev_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SI_V4SF_SI, vector64),
RISCV_BUILTIN (vsuxev_v4si, "vsuxev_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vsuxev_v4si, "vsuxev_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vsuxev_v64hi, "vsuxev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vsuxev_v64qi, "vsuxev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vsuxev_v64qi, "vsuxev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vsuxev_v8df, "vsuxev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DI_V8DF_SI, vector128),
RISCV_BUILTIN (vsuxev_v8df, "vsuxev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DI_V8DF_SI, vector64),
RISCV_BUILTIN (vsuxev_v8di, "vsuxev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vsuxev_v8di, "vsuxev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vsuxev_v8hi, "vsuxev_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vsuxev_v8hi, "vsuxev_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vsuxev_v8qi, "vsuxev_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vsuxev_v8sf, "vsuxev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SI_V8SF_SI, vector128),
RISCV_BUILTIN (vsuxev_v8sf, "vsuxev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SI_V8SF_SI, vector64),
RISCV_BUILTIN (vsuxev_v8si, "vsuxev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vsuxev_v8si, "vsuxev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v128qi, "vsuxhv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v16di, "vsuxhv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v16hi, "vsuxhv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v16hi, "vsuxhv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v16qi, "vsuxhv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v16qi, "vsuxhv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v16si, "vsuxhv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v16si, "vsuxhv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v1di, "vsuxhv_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v2di, "vsuxhv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v2di, "vsuxhv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v2si, "vsuxhv_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v32hi, "vsuxhv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v32hi, "vsuxhv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v32qi, "vsuxhv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v32qi, "vsuxhv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v32si, "vsuxhv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v4di, "vsuxhv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v4di, "vsuxhv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v4hi, "vsuxhv_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v4si, "vsuxhv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v4si, "vsuxhv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v64hi, "vsuxhv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v64qi, "vsuxhv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v64qi, "vsuxhv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v8di, "vsuxhv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v8di, "vsuxhv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v8hi, "vsuxhv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v8hi, "vsuxhv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v8qi, "vsuxhv_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_mask_v8si, "vsuxhv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_mask_v8si, "vsuxhv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v128qi, "vsuxhv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v16di, "vsuxhv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v16hi, "vsuxhv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v16hi, "vsuxhv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v16qi, "vsuxhv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v16qi, "vsuxhv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v16si, "vsuxhv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v16si, "vsuxhv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v1di, "vsuxhv_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v2di, "vsuxhv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v2di, "vsuxhv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v2si, "vsuxhv_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v32hi, "vsuxhv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v32hi, "vsuxhv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v32qi, "vsuxhv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v32qi, "vsuxhv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v32si, "vsuxhv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v4di, "vsuxhv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v4di, "vsuxhv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v4hi, "vsuxhv_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v4si, "vsuxhv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v4si, "vsuxhv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v64hi, "vsuxhv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v64qi, "vsuxhv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v64qi, "vsuxhv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v8di, "vsuxhv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v8di, "vsuxhv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v8hi, "vsuxhv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v8hi, "vsuxhv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v8qi, "vsuxhv_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vsuxhv_v8si, "vsuxhv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vsuxhv_v8si, "vsuxhv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v128qi, "vsuxwv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v16di, "vsuxwv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v16hi, "vsuxwv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v16hi, "vsuxwv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v16qi, "vsuxwv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v16qi, "vsuxwv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v16si, "vsuxwv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v16si, "vsuxwv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v1di, "vsuxwv_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v2di, "vsuxwv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v2di, "vsuxwv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v2si, "vsuxwv_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v32hi, "vsuxwv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v32hi, "vsuxwv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v32qi, "vsuxwv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v32qi, "vsuxwv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v32si, "vsuxwv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v4di, "vsuxwv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v4di, "vsuxwv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v4hi, "vsuxwv_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v4si, "vsuxwv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v4si, "vsuxwv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v64hi, "vsuxwv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v64qi, "vsuxwv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v64qi, "vsuxwv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v8di, "vsuxwv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v8di, "vsuxwv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v8hi, "vsuxwv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v8hi, "vsuxwv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v8qi, "vsuxwv_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_mask_v8si, "vsuxwv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_mask_v8si, "vsuxwv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v128qi, "vsuxwv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v16di, "vsuxwv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v16hi, "vsuxwv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v16hi, "vsuxwv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v16qi, "vsuxwv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v16qi, "vsuxwv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v16si, "vsuxwv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v16si, "vsuxwv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v1di, "vsuxwv_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v2di, "vsuxwv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v2di, "vsuxwv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v2si, "vsuxwv_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v32hi, "vsuxwv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v32hi, "vsuxwv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v32qi, "vsuxwv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v32qi, "vsuxwv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v32si, "vsuxwv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v4di, "vsuxwv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v4di, "vsuxwv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v4hi, "vsuxwv_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v4si, "vsuxwv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v4si, "vsuxwv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v64hi, "vsuxwv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v64qi, "vsuxwv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v64qi, "vsuxwv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v8di, "vsuxwv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v8di, "vsuxwv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v8hi, "vsuxwv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v8hi, "vsuxwv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v8qi, "vsuxwv_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vsuxwv_v8si, "vsuxwv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vsuxwv_v8si, "vsuxwv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v128qi, "vswv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v16di, "vswv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v16hi, "vswv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v16hi, "vswv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v16qi, "vswv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v16qi, "vswv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v16si, "vswv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v16si, "vswv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v1di, "vswv_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v2di, "vswv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v2di, "vswv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v2si, "vswv_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v32hi, "vswv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v32hi, "vswv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v32qi, "vswv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v32qi, "vswv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v32si, "vswv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v4di, "vswv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v4di, "vswv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v4hi, "vswv_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v4si, "vswv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v4si, "vswv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v64hi, "vswv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v64qi, "vswv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v64qi, "vswv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v8di, "vswv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v8di, "vswv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v8hi, "vswv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v8hi, "vswv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v8qi, "vswv_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_mask_v8si, "vswv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vswv_mask_v8si, "vswv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vswv_v128qi, "vswv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_SI, vector128),
RISCV_BUILTIN (vswv_v16di, "vswv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_SI, vector128),
RISCV_BUILTIN (vswv_v16hi, "vswv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_SI, vector128),
RISCV_BUILTIN (vswv_v16hi, "vswv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_SI, vector64),
RISCV_BUILTIN (vswv_v16qi, "vswv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_SI, vector128),
RISCV_BUILTIN (vswv_v16qi, "vswv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_SI, vector64),
RISCV_BUILTIN (vswv_v16si, "vswv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_SI, vector128),
RISCV_BUILTIN (vswv_v16si, "vswv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_SI, vector64),
RISCV_BUILTIN (vswv_v1di, "vswv_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_SI, vector64),
RISCV_BUILTIN (vswv_v2di, "vswv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_SI, vector128),
RISCV_BUILTIN (vswv_v2di, "vswv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_SI, vector64),
RISCV_BUILTIN (vswv_v2si, "vswv_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_SI, vector64),
RISCV_BUILTIN (vswv_v32hi, "vswv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_SI, vector128),
RISCV_BUILTIN (vswv_v32hi, "vswv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_SI, vector64),
RISCV_BUILTIN (vswv_v32qi, "vswv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_SI, vector128),
RISCV_BUILTIN (vswv_v32qi, "vswv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_SI, vector64),
RISCV_BUILTIN (vswv_v32si, "vswv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_SI, vector128),
RISCV_BUILTIN (vswv_v4di, "vswv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_SI, vector128),
RISCV_BUILTIN (vswv_v4di, "vswv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_SI, vector64),
RISCV_BUILTIN (vswv_v4hi, "vswv_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_SI, vector64),
RISCV_BUILTIN (vswv_v4si, "vswv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_SI, vector128),
RISCV_BUILTIN (vswv_v4si, "vswv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_SI, vector64),
RISCV_BUILTIN (vswv_v64hi, "vswv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_SI, vector128),
RISCV_BUILTIN (vswv_v64qi, "vswv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_SI, vector128),
RISCV_BUILTIN (vswv_v64qi, "vswv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_SI, vector64),
RISCV_BUILTIN (vswv_v8di, "vswv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_SI, vector128),
RISCV_BUILTIN (vswv_v8di, "vswv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_SI, vector64),
RISCV_BUILTIN (vswv_v8hi, "vswv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_SI, vector128),
RISCV_BUILTIN (vswv_v8hi, "vswv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_SI, vector64),
RISCV_BUILTIN (vswv_v8qi, "vswv_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_SI, vector64),
RISCV_BUILTIN (vswv_v8si, "vswv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_SI, vector128),
RISCV_BUILTIN (vswv_v8si, "vswv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v128qi, "vsxbv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v16di, "vsxbv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v16hi, "vsxbv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v16hi, "vsxbv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v16qi, "vsxbv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v16qi, "vsxbv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v16si, "vsxbv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v16si, "vsxbv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v1di, "vsxbv_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v2di, "vsxbv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v2di, "vsxbv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v2si, "vsxbv_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v32hi, "vsxbv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v32hi, "vsxbv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v32qi, "vsxbv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v32qi, "vsxbv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v32si, "vsxbv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v4di, "vsxbv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v4di, "vsxbv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v4hi, "vsxbv_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v4si, "vsxbv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v4si, "vsxbv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v64hi, "vsxbv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v64qi, "vsxbv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v64qi, "vsxbv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v8di, "vsxbv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v8di, "vsxbv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v8hi, "vsxbv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v8hi, "vsxbv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v8qi, "vsxbv_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_mask_v8si, "vsxbv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_mask_v8si, "vsxbv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_v128qi, "vsxbv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vsxbv_v16di, "vsxbv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vsxbv_v16hi, "vsxbv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vsxbv_v16hi, "vsxbv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vsxbv_v16qi, "vsxbv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vsxbv_v16qi, "vsxbv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vsxbv_v16si, "vsxbv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vsxbv_v16si, "vsxbv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vsxbv_v1di, "vsxbv_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vsxbv_v2di, "vsxbv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vsxbv_v2di, "vsxbv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vsxbv_v2si, "vsxbv_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vsxbv_v32hi, "vsxbv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vsxbv_v32hi, "vsxbv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vsxbv_v32qi, "vsxbv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vsxbv_v32qi, "vsxbv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vsxbv_v32si, "vsxbv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vsxbv_v4di, "vsxbv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vsxbv_v4di, "vsxbv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vsxbv_v4hi, "vsxbv_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vsxbv_v4si, "vsxbv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vsxbv_v4si, "vsxbv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vsxbv_v64hi, "vsxbv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vsxbv_v64qi, "vsxbv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vsxbv_v64qi, "vsxbv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vsxbv_v8di, "vsxbv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vsxbv_v8di, "vsxbv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vsxbv_v8hi, "vsxbv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vsxbv_v8hi, "vsxbv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vsxbv_v8qi, "vsxbv_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vsxbv_v8si, "vsxbv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vsxbv_v8si, "vsxbv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v128qi, "vsxev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v16df, "vsxev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V16DI_V16DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v16di, "vsxev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v16hi, "vsxev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v16hi, "vsxev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v16qi, "vsxev_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v16qi, "vsxev_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v16sf, "vsxev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SI_V16SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v16sf, "vsxev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SI_V16SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v16si, "vsxev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v16si, "vsxev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v1df, "vsxev_mask_v1df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DI_V1DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v1di, "vsxev_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v2df, "vsxev_mask_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DI_V2DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v2df, "vsxev_mask_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DI_V2DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v2di, "vsxev_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v2di, "vsxev_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v2sf, "vsxev_mask_v2sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SI_V2SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v2si, "vsxev_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v32hi, "vsxev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v32hi, "vsxev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v32qi, "vsxev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v32qi, "vsxev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v32sf, "vsxev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V32SI_V32SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v32si, "vsxev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v4df, "vsxev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DI_V4DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v4df, "vsxev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DI_V4DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v4di, "vsxev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v4di, "vsxev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v4hi, "vsxev_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v4sf, "vsxev_mask_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SI_V4SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v4sf, "vsxev_mask_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SI_V4SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v4si, "vsxev_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v4si, "vsxev_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v64hi, "vsxev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v64qi, "vsxev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v64qi, "vsxev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v8df, "vsxev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DI_V8DF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v8df, "vsxev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DI_V8DF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v8di, "vsxev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v8di, "vsxev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v8hi, "vsxev_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v8hi, "vsxev_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v8qi, "vsxev_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v8sf, "vsxev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SI_V8SF_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v8sf, "vsxev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SI_V8SF_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_mask_v8si, "vsxev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxev_mask_v8si, "vsxev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxev_v128qi, "vsxev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vsxev_v16df, "vsxev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V16DI_V16DF_SI, vector128),
RISCV_BUILTIN (vsxev_v16di, "vsxev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vsxev_v16hi, "vsxev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vsxev_v16hi, "vsxev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vsxev_v16qi, "vsxev_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vsxev_v16qi, "vsxev_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vsxev_v16sf, "vsxev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SI_V16SF_SI, vector128),
RISCV_BUILTIN (vsxev_v16sf, "vsxev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SI_V16SF_SI, vector64),
RISCV_BUILTIN (vsxev_v16si, "vsxev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vsxev_v16si, "vsxev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vsxev_v1df, "vsxev_v1df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DI_V1DF_SI, vector64),
RISCV_BUILTIN (vsxev_v1di, "vsxev_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vsxev_v2df, "vsxev_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DI_V2DF_SI, vector128),
RISCV_BUILTIN (vsxev_v2df, "vsxev_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DI_V2DF_SI, vector64),
RISCV_BUILTIN (vsxev_v2di, "vsxev_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vsxev_v2di, "vsxev_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vsxev_v2sf, "vsxev_v2sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SI_V2SF_SI, vector64),
RISCV_BUILTIN (vsxev_v2si, "vsxev_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vsxev_v32hi, "vsxev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vsxev_v32hi, "vsxev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vsxev_v32qi, "vsxev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vsxev_v32qi, "vsxev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vsxev_v32sf, "vsxev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V32SI_V32SF_SI, vector128),
RISCV_BUILTIN (vsxev_v32si, "vsxev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vsxev_v4df, "vsxev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DI_V4DF_SI, vector128),
RISCV_BUILTIN (vsxev_v4df, "vsxev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DI_V4DF_SI, vector64),
RISCV_BUILTIN (vsxev_v4di, "vsxev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vsxev_v4di, "vsxev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vsxev_v4hi, "vsxev_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vsxev_v4sf, "vsxev_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SI_V4SF_SI, vector128),
RISCV_BUILTIN (vsxev_v4sf, "vsxev_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SI_V4SF_SI, vector64),
RISCV_BUILTIN (vsxev_v4si, "vsxev_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vsxev_v4si, "vsxev_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vsxev_v64hi, "vsxev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vsxev_v64qi, "vsxev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vsxev_v64qi, "vsxev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vsxev_v8df, "vsxev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DI_V8DF_SI, vector128),
RISCV_BUILTIN (vsxev_v8df, "vsxev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DI_V8DF_SI, vector64),
RISCV_BUILTIN (vsxev_v8di, "vsxev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vsxev_v8di, "vsxev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vsxev_v8hi, "vsxev_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vsxev_v8hi, "vsxev_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vsxev_v8qi, "vsxev_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vsxev_v8sf, "vsxev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SI_V8SF_SI, vector128),
RISCV_BUILTIN (vsxev_v8sf, "vsxev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SI_V8SF_SI, vector64),
RISCV_BUILTIN (vsxev_v8si, "vsxev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vsxev_v8si, "vsxev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v128qi, "vsxhv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v16di, "vsxhv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v16hi, "vsxhv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v16hi, "vsxhv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v16qi, "vsxhv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v16qi, "vsxhv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v16si, "vsxhv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v16si, "vsxhv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v1di, "vsxhv_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v2di, "vsxhv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v2di, "vsxhv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v2si, "vsxhv_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v32hi, "vsxhv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v32hi, "vsxhv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v32qi, "vsxhv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v32qi, "vsxhv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v32si, "vsxhv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v4di, "vsxhv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v4di, "vsxhv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v4hi, "vsxhv_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v4si, "vsxhv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v4si, "vsxhv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v64hi, "vsxhv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v64qi, "vsxhv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v64qi, "vsxhv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v8di, "vsxhv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v8di, "vsxhv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v8hi, "vsxhv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v8hi, "vsxhv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v8qi, "vsxhv_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_mask_v8si, "vsxhv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_mask_v8si, "vsxhv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_v128qi, "vsxhv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vsxhv_v16di, "vsxhv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vsxhv_v16hi, "vsxhv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vsxhv_v16hi, "vsxhv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vsxhv_v16qi, "vsxhv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vsxhv_v16qi, "vsxhv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vsxhv_v16si, "vsxhv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vsxhv_v16si, "vsxhv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vsxhv_v1di, "vsxhv_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vsxhv_v2di, "vsxhv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vsxhv_v2di, "vsxhv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vsxhv_v2si, "vsxhv_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vsxhv_v32hi, "vsxhv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vsxhv_v32hi, "vsxhv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vsxhv_v32qi, "vsxhv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vsxhv_v32qi, "vsxhv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vsxhv_v32si, "vsxhv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vsxhv_v4di, "vsxhv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vsxhv_v4di, "vsxhv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vsxhv_v4hi, "vsxhv_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vsxhv_v4si, "vsxhv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vsxhv_v4si, "vsxhv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vsxhv_v64hi, "vsxhv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vsxhv_v64qi, "vsxhv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vsxhv_v64qi, "vsxhv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vsxhv_v8di, "vsxhv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vsxhv_v8di, "vsxhv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vsxhv_v8hi, "vsxhv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vsxhv_v8hi, "vsxhv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vsxhv_v8qi, "vsxhv_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vsxhv_v8si, "vsxhv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vsxhv_v8si, "vsxhv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v10di, "vsxseg5bv_mask_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V10DIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v10si, "vsxseg5bv_mask_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V10SIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v112qi, "vsxseg7bv_mask_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V112QIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v128qi, "vsxseg2bv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V128QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v128qi, "vsxseg4bv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V128QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v128qi, "vsxseg8bv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V128QIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v12di, "vsxseg3bv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V12DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v12di, "vsxseg6bv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V12DIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v12hi, "vsxseg3bv_mask_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V12HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v12si, "vsxseg3bv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v12si, "vsxseg3bv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v12si, "vsxseg6bv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V12SIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v14di, "vsxseg7bv_mask_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V14DIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v14si, "vsxseg7bv_mask_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V14SIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v16di, "vsxseg2bv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V16DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v16di, "vsxseg4bv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V16DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v16di, "vsxseg8bv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V16DIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v16hi, "vsxseg2bv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v16hi, "vsxseg2bv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v16hi, "vsxseg4bv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V16HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v16qi, "vsxseg2bv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V16QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v16si, "vsxseg2bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v16si, "vsxseg2bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v16si, "vsxseg4bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v16si, "vsxseg4bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v16si, "vsxseg8bv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V16SIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v20hi, "vsxseg5bv_mask_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V20HIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v20si, "vsxseg5bv_mask_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V20SIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v24hi, "vsxseg3bv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v24hi, "vsxseg3bv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v24hi, "vsxseg6bv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V24HIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v24qi, "vsxseg3bv_mask_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V24QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v24si, "vsxseg3bv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V24SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v24si, "vsxseg6bv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V24SIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v28hi, "vsxseg7bv_mask_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V28HIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v28si, "vsxseg7bv_mask_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V28SIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v2di, "vsxseg2bv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V2DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v32hi, "vsxseg2bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v32hi, "vsxseg2bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v32hi, "vsxseg4bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v32hi, "vsxseg4bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v32hi, "vsxseg8bv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V32HIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v32qi, "vsxseg2bv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v32qi, "vsxseg2bv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v32qi, "vsxseg4bv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V32QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v32si, "vsxseg2bv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V32SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v32si, "vsxseg4bv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V32SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v32si, "vsxseg8bv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V32SIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v3di, "vsxseg3bv_mask_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V3DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v40hi, "vsxseg5bv_mask_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V40HIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v40qi, "vsxseg5bv_mask_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V40QIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v48hi, "vsxseg3bv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V48HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v48hi, "vsxseg6bv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V48HIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v48qi, "vsxseg3bv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v48qi, "vsxseg3bv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v48qi, "vsxseg6bv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V48QIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v4di, "vsxseg2bv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v4di, "vsxseg2bv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v4di, "vsxseg4bv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V4DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v4si, "vsxseg2bv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V4SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v56hi, "vsxseg7bv_mask_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V56HIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v56qi, "vsxseg7bv_mask_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V56QIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v5di, "vsxseg5bv_mask_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V5DIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v64hi, "vsxseg2bv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V64HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v64hi, "vsxseg4bv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V64HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v64hi, "vsxseg8bv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V64HIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v64qi, "vsxseg2bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v64qi, "vsxseg2bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v64qi, "vsxseg4bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v64qi, "vsxseg4bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v64qi, "vsxseg8bv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V64QIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v6di, "vsxseg3bv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v6di, "vsxseg3bv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v6di, "vsxseg6bv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V6DIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v6si, "vsxseg3bv_mask_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V6SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v7di, "vsxseg7bv_mask_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V7DIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v80qi, "vsxseg5bv_mask_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V80QIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v8di, "vsxseg2bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v8di, "vsxseg2bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v8di, "vsxseg4bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v8di, "vsxseg4bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v8di, "vsxseg8bv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V8DIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v8hi, "vsxseg2bv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V8HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v8si, "vsxseg2bv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v8si, "vsxseg2bv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v8si, "vsxseg4bv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V8SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_mask_v96qi, "vsxseg3bv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V96QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_mask_v96qi, "vsxseg6bv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V96QIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v10di, "vsxseg5bv_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V10DIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v10si, "vsxseg5bv_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V10SIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v112qi, "vsxseg7bv_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V112QIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v128qi, "vsxseg2bv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V128QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v128qi, "vsxseg4bv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V128QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v128qi, "vsxseg8bv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V128QIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v12di, "vsxseg3bv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V12DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v12di, "vsxseg6bv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V12DIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v12hi, "vsxseg3bv_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V12HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v12si, "vsxseg3bv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v12si, "vsxseg3bv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v12si, "vsxseg6bv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V12SIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v14di, "vsxseg7bv_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V14DIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v14si, "vsxseg7bv_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V14SIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v16di, "vsxseg2bv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V16DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v16di, "vsxseg4bv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V16DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v16di, "vsxseg8bv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V16DIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v16hi, "vsxseg2bv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v16hi, "vsxseg2bv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v16hi, "vsxseg4bv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V16HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v16qi, "vsxseg2bv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V16QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v16si, "vsxseg2bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v16si, "vsxseg2bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v16si, "vsxseg4bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v16si, "vsxseg4bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v16si, "vsxseg8bv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V16SIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v20hi, "vsxseg5bv_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V20HIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v20si, "vsxseg5bv_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V20SIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v24hi, "vsxseg3bv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v24hi, "vsxseg3bv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v24hi, "vsxseg6bv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V24HIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v24qi, "vsxseg3bv_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V24QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v24si, "vsxseg3bv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V24SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v24si, "vsxseg6bv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V24SIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v28hi, "vsxseg7bv_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V28HIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v28si, "vsxseg7bv_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V28SIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v2di, "vsxseg2bv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V2DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v32hi, "vsxseg2bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v32hi, "vsxseg2bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v32hi, "vsxseg4bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v32hi, "vsxseg4bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v32hi, "vsxseg8bv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V32HIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v32qi, "vsxseg2bv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v32qi, "vsxseg2bv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v32qi, "vsxseg4bv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V32QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v32si, "vsxseg2bv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V32SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v32si, "vsxseg4bv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V32SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v32si, "vsxseg8bv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V32SIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v3di, "vsxseg3bv_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V3DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v40hi, "vsxseg5bv_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V40HIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v40qi, "vsxseg5bv_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V40QIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v48hi, "vsxseg3bv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V48HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v48hi, "vsxseg6bv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V48HIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v48qi, "vsxseg3bv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v48qi, "vsxseg3bv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v48qi, "vsxseg6bv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V48QIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v4di, "vsxseg2bv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v4di, "vsxseg2bv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v4di, "vsxseg4bv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V4DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v4si, "vsxseg2bv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V4SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v56hi, "vsxseg7bv_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V56HIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v56qi, "vsxseg7bv_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V56QIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v5di, "vsxseg5bv_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V5DIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v64hi, "vsxseg2bv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V64HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v64hi, "vsxseg4bv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V64HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v64hi, "vsxseg8bv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V64HIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v64qi, "vsxseg2bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v64qi, "vsxseg2bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v64qi, "vsxseg4bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v64qi, "vsxseg4bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v64qi, "vsxseg8bv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V64QIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v6di, "vsxseg3bv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v6di, "vsxseg3bv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v6di, "vsxseg6bv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V6DIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v6si, "vsxseg3bv_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V6SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v7di, "vsxseg7bv_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V7DIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v80qi, "vsxseg5bv_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V80QIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v8di, "vsxseg2bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v8di, "vsxseg2bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v8di, "vsxseg4bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v8di, "vsxseg4bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v8di, "vsxseg8bv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V8DIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v8hi, "vsxseg2bv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V8HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v8si, "vsxseg2bv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v8si, "vsxseg2bv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v8si, "vsxseg4bv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V8SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegbv_v96qi, "vsxseg3bv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V96QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegbv_v96qi, "vsxseg6bv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V96QIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v10df, "vsxseg5ev_mask_v10df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V10DFx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v10di, "vsxseg5ev_mask_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V10DIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v10sf, "vsxseg5ev_mask_v10sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V10SFx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v10si, "vsxseg5ev_mask_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V10SIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v112qi, "vsxseg7ev_mask_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V112QIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v128qi, "vsxseg2ev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V128QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v128qi, "vsxseg4ev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V128QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v128qi, "vsxseg8ev_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V128QIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v12df, "vsxseg3ev_mask_v12df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DF_V12DFx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v12df, "vsxseg6ev_mask_v12df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V12DFx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v12di, "vsxseg3ev_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V12DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v12di, "vsxseg6ev_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V12DIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v12hi, "vsxseg3ev_mask_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V12HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v12sf, "vsxseg3ev_mask_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V12SFx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v12sf, "vsxseg3ev_mask_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V12SFx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v12sf, "vsxseg6ev_mask_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V12SFx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v12si, "vsxseg3ev_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v12si, "vsxseg3ev_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v12si, "vsxseg6ev_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V12SIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v14df, "vsxseg7ev_mask_v14df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V14DFx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v14di, "vsxseg7ev_mask_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V14DIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v14sf, "vsxseg7ev_mask_v14sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V14SFx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v14si, "vsxseg7ev_mask_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V14SIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v16df, "vsxseg2ev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DF_V16DFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v16df, "vsxseg4ev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DF_V16DFx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v16df, "vsxseg8ev_mask_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V16DFx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v16di, "vsxseg2ev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V16DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v16di, "vsxseg4ev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V16DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v16di, "vsxseg8ev_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V16DIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v16hi, "vsxseg2ev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v16hi, "vsxseg2ev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v16hi, "vsxseg4ev_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V16HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v16qi, "vsxseg2ev_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V16QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v16sf, "vsxseg2ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SF_V16SFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v16sf, "vsxseg2ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SF_V16SFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v16sf, "vsxseg4ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V16SFx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v16sf, "vsxseg4ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V16SFx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v16sf, "vsxseg8ev_mask_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V16SFx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v16si, "vsxseg2ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v16si, "vsxseg2ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v16si, "vsxseg4ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v16si, "vsxseg4ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v16si, "vsxseg8ev_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V16SIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v20hi, "vsxseg5ev_mask_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V20HIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v20sf, "vsxseg5ev_mask_v20sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V20SFx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v20si, "vsxseg5ev_mask_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V20SIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v24hi, "vsxseg3ev_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v24hi, "vsxseg3ev_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v24hi, "vsxseg6ev_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V24HIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v24qi, "vsxseg3ev_mask_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V24QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v24sf, "vsxseg3ev_mask_v24sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SF_V24SFx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v24sf, "vsxseg6ev_mask_v24sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V24SFx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v24si, "vsxseg3ev_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V24SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v24si, "vsxseg6ev_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V24SIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v28hi, "vsxseg7ev_mask_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V28HIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v28sf, "vsxseg7ev_mask_v28sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V28SFx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v28si, "vsxseg7ev_mask_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V28SIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v2df, "vsxseg2ev_mask_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V2DFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v2di, "vsxseg2ev_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V2DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v32hi, "vsxseg2ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v32hi, "vsxseg2ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v32hi, "vsxseg4ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v32hi, "vsxseg4ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v32hi, "vsxseg8ev_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V32HIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v32qi, "vsxseg2ev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v32qi, "vsxseg2ev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v32qi, "vsxseg4ev_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V32QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v32sf, "vsxseg2ev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SF_V32SFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v32sf, "vsxseg4ev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SF_V32SFx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v32sf, "vsxseg8ev_mask_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V32SFx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v32si, "vsxseg2ev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V32SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v32si, "vsxseg4ev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V32SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v32si, "vsxseg8ev_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V32SIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v3df, "vsxseg3ev_mask_v3df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V3DFx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v3di, "vsxseg3ev_mask_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V3DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v40hi, "vsxseg5ev_mask_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V40HIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v40qi, "vsxseg5ev_mask_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V40QIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v48hi, "vsxseg3ev_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V48HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v48hi, "vsxseg6ev_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V48HIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v48qi, "vsxseg3ev_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v48qi, "vsxseg3ev_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v48qi, "vsxseg6ev_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V48QIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v4df, "vsxseg2ev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V4DFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v4df, "vsxseg2ev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V4DFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v4df, "vsxseg4ev_mask_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V4DFx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v4di, "vsxseg2ev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v4di, "vsxseg2ev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v4di, "vsxseg4ev_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V4DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v4sf, "vsxseg2ev_mask_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V4SFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v4si, "vsxseg2ev_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V4SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v56hi, "vsxseg7ev_mask_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V56HIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v56qi, "vsxseg7ev_mask_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V56QIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v5df, "vsxseg5ev_mask_v5df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V5DFx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v5di, "vsxseg5ev_mask_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V5DIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v64hi, "vsxseg2ev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V64HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v64hi, "vsxseg4ev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V64HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v64hi, "vsxseg8ev_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V64HIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v64qi, "vsxseg2ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v64qi, "vsxseg2ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v64qi, "vsxseg4ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v64qi, "vsxseg4ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v64qi, "vsxseg8ev_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V64QIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v6df, "vsxseg3ev_mask_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V6DFx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v6df, "vsxseg3ev_mask_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V6DFx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v6df, "vsxseg6ev_mask_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V6DFx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v6di, "vsxseg3ev_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v6di, "vsxseg3ev_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v6di, "vsxseg6ev_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V6DIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v6sf, "vsxseg3ev_mask_v6sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V6SFx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v6si, "vsxseg3ev_mask_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V6SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v7df, "vsxseg7ev_mask_v7df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V7DFx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v7di, "vsxseg7ev_mask_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V7DIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v80qi, "vsxseg5ev_mask_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V80QIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v8df, "vsxseg2ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DF_V8DFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v8df, "vsxseg2ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DF_V8DFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v8df, "vsxseg4ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V8DFx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v8df, "vsxseg4ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V8DFx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v8df, "vsxseg8ev_mask_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V8DFx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v8di, "vsxseg2ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v8di, "vsxseg2ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v8di, "vsxseg4ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v8di, "vsxseg4ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v8di, "vsxseg8ev_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V8DIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v8hi, "vsxseg2ev_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V8HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v8sf, "vsxseg2ev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V8SFx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v8sf, "vsxseg2ev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V8SFx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v8sf, "vsxseg4ev_mask_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V8SFx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v8si, "vsxseg2ev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v8si, "vsxseg2ev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v8si, "vsxseg4ev_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V8SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_mask_v96qi, "vsxseg3ev_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V96QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_mask_v96qi, "vsxseg6ev_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V96QIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v10df, "vsxseg5ev_v10df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V10DFx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v10di, "vsxseg5ev_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V10DIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v10sf, "vsxseg5ev_v10sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V10SFx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v10si, "vsxseg5ev_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V10SIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v112qi, "vsxseg7ev_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V112QIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v128qi, "vsxseg2ev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V128QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v128qi, "vsxseg4ev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V128QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v128qi, "vsxseg8ev_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V128QIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v12df, "vsxseg3ev_v12df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DF_V12DFx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v12df, "vsxseg6ev_v12df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V12DFx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v12di, "vsxseg3ev_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V12DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v12di, "vsxseg6ev_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V12DIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v12hi, "vsxseg3ev_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V12HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v12sf, "vsxseg3ev_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V12SFx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v12sf, "vsxseg3ev_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V12SFx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v12sf, "vsxseg6ev_v12sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V12SFx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v12si, "vsxseg3ev_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v12si, "vsxseg3ev_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v12si, "vsxseg6ev_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V12SIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v14df, "vsxseg7ev_v14df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V14DFx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v14di, "vsxseg7ev_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V14DIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v14sf, "vsxseg7ev_v14sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V14SFx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v14si, "vsxseg7ev_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V14SIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v16df, "vsxseg2ev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V8DF_V16DFx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v16df, "vsxseg4ev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DF_V16DFx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v16df, "vsxseg8ev_v16df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V16DFx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v16di, "vsxseg2ev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V16DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v16di, "vsxseg4ev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V16DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v16di, "vsxseg8ev_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V16DIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v16hi, "vsxseg2ev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v16hi, "vsxseg2ev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v16hi, "vsxseg4ev_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V16HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v16qi, "vsxseg2ev_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V16QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v16sf, "vsxseg2ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SF_V16SFx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v16sf, "vsxseg2ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SF_V16SFx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v16sf, "vsxseg4ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V16SFx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v16sf, "vsxseg4ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V16SFx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v16sf, "vsxseg8ev_v16sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V16SFx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v16si, "vsxseg2ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v16si, "vsxseg2ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v16si, "vsxseg4ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v16si, "vsxseg4ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v16si, "vsxseg8ev_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V16SIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v20hi, "vsxseg5ev_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V20HIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v20sf, "vsxseg5ev_v20sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V20SFx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v20si, "vsxseg5ev_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V20SIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v24hi, "vsxseg3ev_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v24hi, "vsxseg3ev_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v24hi, "vsxseg6ev_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V24HIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v24qi, "vsxseg3ev_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V24QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v24sf, "vsxseg3ev_v24sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SF_V24SFx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v24sf, "vsxseg6ev_v24sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V24SFx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v24si, "vsxseg3ev_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V24SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v24si, "vsxseg6ev_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V24SIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v28hi, "vsxseg7ev_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V28HIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v28sf, "vsxseg7ev_v28sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V28SFx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v28si, "vsxseg7ev_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V28SIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v2df, "vsxseg2ev_v2df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V2DFx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v2di, "vsxseg2ev_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V2DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v32hi, "vsxseg2ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v32hi, "vsxseg2ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v32hi, "vsxseg4ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v32hi, "vsxseg4ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v32hi, "vsxseg8ev_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V32HIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v32qi, "vsxseg2ev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v32qi, "vsxseg2ev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v32qi, "vsxseg4ev_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V32QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v32sf, "vsxseg2ev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V16SF_V32SFx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v32sf, "vsxseg4ev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V8SF_V32SFx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v32sf, "vsxseg8ev_v32sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V32SFx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v32si, "vsxseg2ev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V32SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v32si, "vsxseg4ev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V32SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v32si, "vsxseg8ev_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V32SIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v3df, "vsxseg3ev_v3df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V3DFx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v3di, "vsxseg3ev_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V3DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v40hi, "vsxseg5ev_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V40HIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v40qi, "vsxseg5ev_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V40QIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v48hi, "vsxseg3ev_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V48HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v48hi, "vsxseg6ev_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V48HIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v48qi, "vsxseg3ev_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v48qi, "vsxseg3ev_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v48qi, "vsxseg6ev_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V48QIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v4df, "vsxseg2ev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V4DFx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v4df, "vsxseg2ev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V4DFx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v4df, "vsxseg4ev_v4df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V4DFx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v4di, "vsxseg2ev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v4di, "vsxseg2ev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v4di, "vsxseg4ev_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V4DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v4sf, "vsxseg2ev_v4sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V4SFx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v4si, "vsxseg2ev_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V4SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v56hi, "vsxseg7ev_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V56HIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v56qi, "vsxseg7ev_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V56QIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v5df, "vsxseg5ev_v5df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V5DFx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v5di, "vsxseg5ev_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V5DIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v64hi, "vsxseg2ev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V64HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v64hi, "vsxseg4ev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V64HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v64hi, "vsxseg8ev_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V64HIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v64qi, "vsxseg2ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v64qi, "vsxseg2ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v64qi, "vsxseg4ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v64qi, "vsxseg4ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v64qi, "vsxseg8ev_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V64QIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v6df, "vsxseg3ev_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V6DFx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v6df, "vsxseg3ev_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V6DFx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v6df, "vsxseg6ev_v6df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V6DFx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v6di, "vsxseg3ev_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v6di, "vsxseg3ev_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v6di, "vsxseg6ev_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V6DIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v6sf, "vsxseg3ev_v6sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V6SFx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v6si, "vsxseg3ev_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V6SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v7df, "vsxseg7ev_v7df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V7DFx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v7di, "vsxseg7ev_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V7DIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v80qi, "vsxseg5ev_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V80QIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v8df, "vsxseg2ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DF_V8DFx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v8df, "vsxseg2ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V4DF_V8DFx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v8df, "vsxseg4ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V8DFx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v8df, "vsxseg4ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V2DF_V8DFx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v8df, "vsxseg8ev_v8df", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DFPTR_V1DF_V8DFx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v8di, "vsxseg2ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v8di, "vsxseg2ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v8di, "vsxseg4ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v8di, "vsxseg4ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v8di, "vsxseg8ev_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V8DIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v8hi, "vsxseg2ev_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V8HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v8sf, "vsxseg2ev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V8SFx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v8sf, "vsxseg2ev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V4SF_V8SFx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v8sf, "vsxseg4ev_v8sf", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SFPTR_V2SF_V8SFx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v8si, "vsxseg2ev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v8si, "vsxseg2ev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v8si, "vsxseg4ev_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V8SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegev_v96qi, "vsxseg3ev_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V96QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegev_v96qi, "vsxseg6ev_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V96QIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v10di, "vsxseg5hv_mask_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V10DIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v10si, "vsxseg5hv_mask_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V10SIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v112qi, "vsxseg7hv_mask_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V112QIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v128qi, "vsxseg2hv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V128QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v128qi, "vsxseg4hv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V128QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v128qi, "vsxseg8hv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V128QIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v12di, "vsxseg3hv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V12DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v12di, "vsxseg6hv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V12DIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v12hi, "vsxseg3hv_mask_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V12HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v12si, "vsxseg3hv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v12si, "vsxseg3hv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v12si, "vsxseg6hv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V12SIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v14di, "vsxseg7hv_mask_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V14DIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v14si, "vsxseg7hv_mask_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V14SIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v16di, "vsxseg2hv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V16DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v16di, "vsxseg4hv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V16DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v16di, "vsxseg8hv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V16DIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v16hi, "vsxseg2hv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v16hi, "vsxseg2hv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v16hi, "vsxseg4hv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V16HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v16qi, "vsxseg2hv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V16QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v16si, "vsxseg2hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v16si, "vsxseg2hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v16si, "vsxseg4hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v16si, "vsxseg4hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v16si, "vsxseg8hv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V16SIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v20hi, "vsxseg5hv_mask_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V20HIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v20si, "vsxseg5hv_mask_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V20SIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v24hi, "vsxseg3hv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v24hi, "vsxseg3hv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v24hi, "vsxseg6hv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V24HIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v24qi, "vsxseg3hv_mask_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V24QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v24si, "vsxseg3hv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V24SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v24si, "vsxseg6hv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V24SIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v28hi, "vsxseg7hv_mask_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V28HIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v28si, "vsxseg7hv_mask_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V28SIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v2di, "vsxseg2hv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V2DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v32hi, "vsxseg2hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v32hi, "vsxseg2hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v32hi, "vsxseg4hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v32hi, "vsxseg4hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v32hi, "vsxseg8hv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V32HIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v32qi, "vsxseg2hv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v32qi, "vsxseg2hv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v32qi, "vsxseg4hv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V32QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v32si, "vsxseg2hv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V32SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v32si, "vsxseg4hv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V32SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v32si, "vsxseg8hv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V32SIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v3di, "vsxseg3hv_mask_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V3DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v40hi, "vsxseg5hv_mask_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V40HIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v40qi, "vsxseg5hv_mask_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V40QIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v48hi, "vsxseg3hv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V48HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v48hi, "vsxseg6hv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V48HIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v48qi, "vsxseg3hv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v48qi, "vsxseg3hv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v48qi, "vsxseg6hv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V48QIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v4di, "vsxseg2hv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v4di, "vsxseg2hv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v4di, "vsxseg4hv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V4DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v4si, "vsxseg2hv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V4SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v56hi, "vsxseg7hv_mask_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V56HIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v56qi, "vsxseg7hv_mask_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V56QIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v5di, "vsxseg5hv_mask_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V5DIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v64hi, "vsxseg2hv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V64HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v64hi, "vsxseg4hv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V64HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v64hi, "vsxseg8hv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V64HIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v64qi, "vsxseg2hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v64qi, "vsxseg2hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v64qi, "vsxseg4hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v64qi, "vsxseg4hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v64qi, "vsxseg8hv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V64QIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v6di, "vsxseg3hv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v6di, "vsxseg3hv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v6di, "vsxseg6hv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V6DIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v6si, "vsxseg3hv_mask_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V6SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v7di, "vsxseg7hv_mask_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V7DIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v80qi, "vsxseg5hv_mask_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V80QIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v8di, "vsxseg2hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v8di, "vsxseg2hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v8di, "vsxseg4hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v8di, "vsxseg4hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v8di, "vsxseg8hv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V8DIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v8hi, "vsxseg2hv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V8HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v8si, "vsxseg2hv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v8si, "vsxseg2hv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v8si, "vsxseg4hv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V8SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_mask_v96qi, "vsxseg3hv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V96QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_mask_v96qi, "vsxseg6hv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V96QIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v10di, "vsxseg5hv_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V10DIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v10si, "vsxseg5hv_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V10SIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v112qi, "vsxseg7hv_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V112QIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v128qi, "vsxseg2hv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V128QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v128qi, "vsxseg4hv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V128QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v128qi, "vsxseg8hv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V128QIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v12di, "vsxseg3hv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V12DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v12di, "vsxseg6hv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V12DIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v12hi, "vsxseg3hv_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V12HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v12si, "vsxseg3hv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v12si, "vsxseg3hv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v12si, "vsxseg6hv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V12SIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v14di, "vsxseg7hv_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V14DIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v14si, "vsxseg7hv_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V14SIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v16di, "vsxseg2hv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V16DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v16di, "vsxseg4hv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V16DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v16di, "vsxseg8hv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V16DIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v16hi, "vsxseg2hv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v16hi, "vsxseg2hv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v16hi, "vsxseg4hv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V16HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v16qi, "vsxseg2hv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V16QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v16si, "vsxseg2hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v16si, "vsxseg2hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v16si, "vsxseg4hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v16si, "vsxseg4hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v16si, "vsxseg8hv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V16SIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v20hi, "vsxseg5hv_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V20HIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v20si, "vsxseg5hv_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V20SIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v24hi, "vsxseg3hv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v24hi, "vsxseg3hv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v24hi, "vsxseg6hv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V24HIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v24qi, "vsxseg3hv_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V24QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v24si, "vsxseg3hv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V24SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v24si, "vsxseg6hv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V24SIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v28hi, "vsxseg7hv_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V28HIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v28si, "vsxseg7hv_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V28SIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v2di, "vsxseg2hv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V2DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v32hi, "vsxseg2hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v32hi, "vsxseg2hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v32hi, "vsxseg4hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v32hi, "vsxseg4hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v32hi, "vsxseg8hv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V32HIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v32qi, "vsxseg2hv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v32qi, "vsxseg2hv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v32qi, "vsxseg4hv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V32QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v32si, "vsxseg2hv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V32SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v32si, "vsxseg4hv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V32SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v32si, "vsxseg8hv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V32SIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v3di, "vsxseg3hv_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V3DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v40hi, "vsxseg5hv_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V40HIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v40qi, "vsxseg5hv_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V40QIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v48hi, "vsxseg3hv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V48HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v48hi, "vsxseg6hv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V48HIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v48qi, "vsxseg3hv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v48qi, "vsxseg3hv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v48qi, "vsxseg6hv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V48QIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v4di, "vsxseg2hv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v4di, "vsxseg2hv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v4di, "vsxseg4hv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V4DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v4si, "vsxseg2hv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V4SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v56hi, "vsxseg7hv_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V56HIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v56qi, "vsxseg7hv_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V56QIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v5di, "vsxseg5hv_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V5DIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v64hi, "vsxseg2hv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V64HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v64hi, "vsxseg4hv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V64HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v64hi, "vsxseg8hv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V64HIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v64qi, "vsxseg2hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v64qi, "vsxseg2hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v64qi, "vsxseg4hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v64qi, "vsxseg4hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v64qi, "vsxseg8hv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V64QIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v6di, "vsxseg3hv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v6di, "vsxseg3hv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v6di, "vsxseg6hv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V6DIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v6si, "vsxseg3hv_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V6SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v7di, "vsxseg7hv_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V7DIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v80qi, "vsxseg5hv_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V80QIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v8di, "vsxseg2hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v8di, "vsxseg2hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v8di, "vsxseg4hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v8di, "vsxseg4hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v8di, "vsxseg8hv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V8DIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v8hi, "vsxseg2hv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V8HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v8si, "vsxseg2hv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v8si, "vsxseg2hv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v8si, "vsxseg4hv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V8SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxseghv_v96qi, "vsxseg3hv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V96QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxseghv_v96qi, "vsxseg6hv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V96QIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v10di, "vsxseg5wv_mask_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V10DIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v10si, "vsxseg5wv_mask_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V10SIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v112qi, "vsxseg7wv_mask_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V112QIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v128qi, "vsxseg2wv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V128QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v128qi, "vsxseg4wv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V128QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v128qi, "vsxseg8wv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V128QIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v12di, "vsxseg3wv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V12DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v12di, "vsxseg6wv_mask_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V12DIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v12hi, "vsxseg3wv_mask_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V12HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v12si, "vsxseg3wv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v12si, "vsxseg3wv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v12si, "vsxseg6wv_mask_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V12SIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v14di, "vsxseg7wv_mask_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V14DIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v14si, "vsxseg7wv_mask_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V14SIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v16di, "vsxseg2wv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V16DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v16di, "vsxseg4wv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V16DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v16di, "vsxseg8wv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V16DIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v16hi, "vsxseg2wv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v16hi, "vsxseg2wv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v16hi, "vsxseg4wv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V16HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v16qi, "vsxseg2wv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V16QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v16si, "vsxseg2wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v16si, "vsxseg2wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v16si, "vsxseg4wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v16si, "vsxseg4wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v16si, "vsxseg8wv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V16SIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v20hi, "vsxseg5wv_mask_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V20HIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v20si, "vsxseg5wv_mask_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V20SIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v24hi, "vsxseg3wv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v24hi, "vsxseg3wv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v24hi, "vsxseg6wv_mask_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V24HIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v24qi, "vsxseg3wv_mask_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V24QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v24si, "vsxseg3wv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V24SIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v24si, "vsxseg6wv_mask_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V24SIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v28hi, "vsxseg7wv_mask_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V28HIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v28si, "vsxseg7wv_mask_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V28SIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v2di, "vsxseg2wv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V2DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v32hi, "vsxseg2wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v32hi, "vsxseg2wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v32hi, "vsxseg4wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v32hi, "vsxseg4wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v32hi, "vsxseg8wv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V32HIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v32qi, "vsxseg2wv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v32qi, "vsxseg2wv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v32qi, "vsxseg4wv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V32QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v32si, "vsxseg2wv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V32SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v32si, "vsxseg4wv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V32SIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v32si, "vsxseg8wv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V32SIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v3di, "vsxseg3wv_mask_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V3DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v40hi, "vsxseg5wv_mask_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V40HIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v40qi, "vsxseg5wv_mask_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V40QIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v48hi, "vsxseg3wv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V48HIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v48hi, "vsxseg6wv_mask_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V48HIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v48qi, "vsxseg3wv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v48qi, "vsxseg3wv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v48qi, "vsxseg6wv_mask_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V48QIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v4di, "vsxseg2wv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v4di, "vsxseg2wv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v4di, "vsxseg4wv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V4DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v4si, "vsxseg2wv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V4SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v56hi, "vsxseg7wv_mask_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V56HIx7_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v56qi, "vsxseg7wv_mask_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V56QIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v5di, "vsxseg5wv_mask_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V5DIx5_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v64hi, "vsxseg2wv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V64HIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v64hi, "vsxseg4wv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V64HIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v64hi, "vsxseg8wv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V64HIx8_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v64qi, "vsxseg2wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v64qi, "vsxseg2wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v64qi, "vsxseg4wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v64qi, "vsxseg4wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v64qi, "vsxseg8wv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V64QIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v6di, "vsxseg3wv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v6di, "vsxseg3wv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v6di, "vsxseg6wv_mask_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V6DIx6_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v6si, "vsxseg3wv_mask_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V6SIx3_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v7di, "vsxseg7wv_mask_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V7DIx7_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v80qi, "vsxseg5wv_mask_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V80QIx5_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v8di, "vsxseg2wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v8di, "vsxseg2wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v8di, "vsxseg4wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v8di, "vsxseg4wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v8di, "vsxseg8wv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V8DIx8_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v8hi, "vsxseg2wv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V8HIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v8si, "vsxseg2wv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v8si, "vsxseg2wv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v8si, "vsxseg4wv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V8SIx4_UV8QI_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_mask_v96qi, "vsxseg3wv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V96QIx3_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_mask_v96qi, "vsxseg6wv_mask_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V96QIx6_UV16QI_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v10di, "vsxseg5wv_v10di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V10DIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v10si, "vsxseg5wv_v10si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V10SIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v112qi, "vsxseg7wv_v112qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V112QIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v128qi, "vsxseg2wv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V128QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v128qi, "vsxseg4wv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V128QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v128qi, "vsxseg8wv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V128QIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v12di, "vsxseg3wv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V12DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v12di, "vsxseg6wv_v12di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V12DIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v12hi, "vsxseg3wv_v12hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V12HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v12si, "vsxseg3wv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v12si, "vsxseg3wv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V12SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v12si, "vsxseg6wv_v12si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V12SIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v14di, "vsxseg7wv_v14di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V14DIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v14si, "vsxseg7wv_v14si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V14SIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v16di, "vsxseg2wv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V16DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v16di, "vsxseg4wv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V16DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v16di, "vsxseg8wv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V16DIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v16hi, "vsxseg2wv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v16hi, "vsxseg2wv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V16HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v16hi, "vsxseg4wv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V16HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v16qi, "vsxseg2wv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V16QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v16si, "vsxseg2wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v16si, "vsxseg2wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V16SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v16si, "vsxseg4wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v16si, "vsxseg4wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V16SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v16si, "vsxseg8wv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V16SIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v20hi, "vsxseg5wv_v20hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V20HIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v20si, "vsxseg5wv_v20si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V20SIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v24hi, "vsxseg3wv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v24hi, "vsxseg3wv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V24HIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v24hi, "vsxseg6wv_v24hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V24HIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v24qi, "vsxseg3wv_v24qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V24QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v24si, "vsxseg3wv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V24SIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v24si, "vsxseg6wv_v24si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V24SIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v28hi, "vsxseg7wv_v28hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V28HIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v28si, "vsxseg7wv_v28si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V28SIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v2di, "vsxseg2wv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V2DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v32hi, "vsxseg2wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v32hi, "vsxseg2wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V32HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v32hi, "vsxseg4wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v32hi, "vsxseg4wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V32HIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v32hi, "vsxseg8wv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V32HIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v32qi, "vsxseg2wv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v32qi, "vsxseg2wv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V32QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v32qi, "vsxseg4wv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V32QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v32si, "vsxseg2wv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V32SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v32si, "vsxseg4wv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V32SIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v32si, "vsxseg8wv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V32SIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v3di, "vsxseg3wv_v3di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V3DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v40hi, "vsxseg5wv_v40hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V40HIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v40qi, "vsxseg5wv_v40qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V40QIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v48hi, "vsxseg3wv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V48HIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v48hi, "vsxseg6wv_v48hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V48HIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v48qi, "vsxseg3wv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v48qi, "vsxseg3wv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V48QIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v48qi, "vsxseg6wv_v48qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V48QIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v4di, "vsxseg2wv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v4di, "vsxseg2wv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V4DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v4di, "vsxseg4wv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V4DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v4si, "vsxseg2wv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V4SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v56hi, "vsxseg7wv_v56hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V56HIx7_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v56qi, "vsxseg7wv_v56qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V56QIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v5di, "vsxseg5wv_v5di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V5DIx5_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v64hi, "vsxseg2wv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V64HIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v64hi, "vsxseg4wv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V64HIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v64hi, "vsxseg8wv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V64HIx8_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v64qi, "vsxseg2wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v64qi, "vsxseg2wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V64QIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v64qi, "vsxseg4wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v64qi, "vsxseg4wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V64QIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v64qi, "vsxseg8wv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V64QIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v6di, "vsxseg3wv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v6di, "vsxseg3wv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V6DIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v6di, "vsxseg6wv_v6di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V6DIx6_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v6si, "vsxseg3wv_v6si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V6SIx3_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v7di, "vsxseg7wv_v7di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V7DIx7_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v80qi, "vsxseg5wv_v80qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V80QIx5_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v8di, "vsxseg2wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v8di, "vsxseg2wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V8DIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v8di, "vsxseg4wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v8di, "vsxseg4wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V8DIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v8di, "vsxseg8wv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V8DIx8_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v8hi, "vsxseg2wv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V8HIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v8si, "vsxseg2wv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v8si, "vsxseg2wv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V8SIx2_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v8si, "vsxseg4wv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V8SIx4_SI_SI, vector64),
RISCV_BUILTIN (vsxsegwv_v96qi, "vsxseg3wv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V96QIx3_SI_SI, vector128),
RISCV_BUILTIN (vsxsegwv_v96qi, "vsxseg6wv_v96qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V96QIx6_SI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v128qi, "vsxwv_mask_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v16di, "vsxwv_mask_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v16hi, "vsxwv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v16hi, "vsxwv_mask_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v16qi, "vsxwv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v16qi, "vsxwv_mask_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v16si, "vsxwv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v16si, "vsxwv_mask_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v1di, "vsxwv_mask_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v2di, "vsxwv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v2di, "vsxwv_mask_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v2si, "vsxwv_mask_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v32hi, "vsxwv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v32hi, "vsxwv_mask_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v32qi, "vsxwv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v32qi, "vsxwv_mask_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v32si, "vsxwv_mask_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v4di, "vsxwv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v4di, "vsxwv_mask_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v4hi, "vsxwv_mask_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v4si, "vsxwv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v4si, "vsxwv_mask_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v64hi, "vsxwv_mask_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v64qi, "vsxwv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v64qi, "vsxwv_mask_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v8di, "vsxwv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v8di, "vsxwv_mask_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v8hi, "vsxwv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v8hi, "vsxwv_mask_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v8qi, "vsxwv_mask_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_mask_v8si, "vsxwv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_mask_v8si, "vsxwv_mask_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_v128qi, "vsxwv_v128qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vsxwv_v16di, "vsxwv_v16di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vsxwv_v16hi, "vsxwv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vsxwv_v16hi, "vsxwv_v16hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vsxwv_v16qi, "vsxwv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vsxwv_v16qi, "vsxwv_v16qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vsxwv_v16si, "vsxwv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vsxwv_v16si, "vsxwv_v16si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vsxwv_v1di, "vsxwv_v1di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vsxwv_v2di, "vsxwv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vsxwv_v2di, "vsxwv_v2di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vsxwv_v2si, "vsxwv_v2si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vsxwv_v32hi, "vsxwv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vsxwv_v32hi, "vsxwv_v32hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vsxwv_v32qi, "vsxwv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vsxwv_v32qi, "vsxwv_v32qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vsxwv_v32si, "vsxwv_v32si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vsxwv_v4di, "vsxwv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vsxwv_v4di, "vsxwv_v4di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vsxwv_v4hi, "vsxwv_v4hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vsxwv_v4si, "vsxwv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vsxwv_v4si, "vsxwv_v4si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vsxwv_v64hi, "vsxwv_v64hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vsxwv_v64qi, "vsxwv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vsxwv_v64qi, "vsxwv_v64qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vsxwv_v8di, "vsxwv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vsxwv_v8di, "vsxwv_v8di", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_DIPTR_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vsxwv_v8hi, "vsxwv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vsxwv_v8hi, "vsxwv_v8hi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_HIPTR_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vsxwv_v8qi, "vsxwv_v8qi", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_QIPTR_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vsxwv_v8si, "vsxwv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vsxwv_v8si, "vsxwv_v8si", RISCV_BUILTIN_DIRECT_NO_TARGET, RISCV_VOID_FTYPE_SIPTR_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vwadduvv_mask_v16hi, "vwadduvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvv_mask_v16hi, "vwadduvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvv_mask_v16qi, "vwadduvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvv_mask_v16qi, "vwadduvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvv_mask_v16si, "vwadduvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvv_mask_v2si, "vwadduvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvv_mask_v32hi, "vwadduvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvv_mask_v32qi, "vwadduvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvv_mask_v32qi, "vwadduvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvv_mask_v4hi, "vwadduvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvv_mask_v4si, "vwadduvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvv_mask_v4si, "vwadduvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvv_mask_v64qi, "vwadduvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvv_mask_v8hi, "vwadduvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvv_mask_v8hi, "vwadduvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvv_mask_v8qi, "vwadduvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvv_mask_v8si, "vwadduvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvv_mask_v8si, "vwadduvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvv_v16hi, "vwadduvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vwadduvv_v16hi, "vwadduvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vwadduvv_v16qi, "vwadduvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvv_v16qi, "vwadduvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vwadduvv_v16si, "vwadduvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vwadduvv_v2si, "vwadduvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vwadduvv_v32hi, "vwadduvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vwadduvv_v32qi, "vwadduvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vwadduvv_v32qi, "vwadduvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vwadduvv_v4hi, "vwadduvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vwadduvv_v4si, "vwadduvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vwadduvv_v4si, "vwadduvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vwadduvv_v64qi, "vwadduvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vwadduvv_v8hi, "vwadduvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vwadduvv_v8hi, "vwadduvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vwadduvv_v8qi, "vwadduvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvv_v8si, "vwadduvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vwadduvv_v8si, "vwadduvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vwadduvx_mask_v16hi, "vwadduvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvx_mask_v16hi, "vwadduvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvx_mask_v16qi, "vwadduvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvx_mask_v16qi, "vwadduvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvx_mask_v16si, "vwadduvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvx_mask_v2si, "vwadduvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvx_mask_v32hi, "vwadduvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvx_mask_v32qi, "vwadduvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvx_mask_v32qi, "vwadduvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvx_mask_v4hi, "vwadduvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvx_mask_v4si, "vwadduvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvx_mask_v4si, "vwadduvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvx_mask_v64qi, "vwadduvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvx_mask_v8hi, "vwadduvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvx_mask_v8hi, "vwadduvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvx_mask_v8qi, "vwadduvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvx_mask_v8si, "vwadduvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduvx_mask_v8si, "vwadduvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduvx_v16hi, "vwadduvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vwadduvx_v16hi, "vwadduvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vwadduvx_v16qi, "vwadduvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vwadduvx_v16qi, "vwadduvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vwadduvx_v16si, "vwadduvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vwadduvx_v2si, "vwadduvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vwadduvx_v32hi, "vwadduvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vwadduvx_v32qi, "vwadduvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vwadduvx_v32qi, "vwadduvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vwadduvx_v4hi, "vwadduvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vwadduvx_v4si, "vwadduvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vwadduvx_v4si, "vwadduvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vwadduvx_v64qi, "vwadduvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vwadduvx_v8hi, "vwadduvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vwadduvx_v8hi, "vwadduvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vwadduvx_v8qi, "vwadduvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vwadduvx_v8si, "vwadduvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vwadduvx_v8si, "vwadduvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vwadduwv_mask_v16hi, "vwadduwv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwv_mask_v16hi, "vwadduwv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwv_mask_v16qi, "vwadduwv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwv_mask_v16qi, "vwadduwv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwv_mask_v16si, "vwadduwv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwv_mask_v2si, "vwadduwv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwv_mask_v32hi, "vwadduwv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwv_mask_v32qi, "vwadduwv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwv_mask_v32qi, "vwadduwv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwv_mask_v4hi, "vwadduwv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwv_mask_v4si, "vwadduwv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwv_mask_v4si, "vwadduwv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwv_mask_v64qi, "vwadduwv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwv_mask_v8hi, "vwadduwv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwv_mask_v8hi, "vwadduwv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwv_mask_v8qi, "vwadduwv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwv_mask_v8si, "vwadduwv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwv_mask_v8si, "vwadduwv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwv_v16hi, "vwadduwv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_USI, vector128),
RISCV_BUILTIN (vwadduwv_v16hi, "vwadduwv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_USI, vector64),
RISCV_BUILTIN (vwadduwv_v16qi, "vwadduwv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwv_v16qi, "vwadduwv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_USI, vector64),
RISCV_BUILTIN (vwadduwv_v16si, "vwadduwv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16SI_USI, vector128),
RISCV_BUILTIN (vwadduwv_v2si, "vwadduwv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2SI_USI, vector64),
RISCV_BUILTIN (vwadduwv_v32hi, "vwadduwv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32HI_USI, vector128),
RISCV_BUILTIN (vwadduwv_v32qi, "vwadduwv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_USI, vector128),
RISCV_BUILTIN (vwadduwv_v32qi, "vwadduwv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_USI, vector64),
RISCV_BUILTIN (vwadduwv_v4hi, "vwadduwv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4HI_USI, vector64),
RISCV_BUILTIN (vwadduwv_v4si, "vwadduwv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_USI, vector128),
RISCV_BUILTIN (vwadduwv_v4si, "vwadduwv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_USI, vector64),
RISCV_BUILTIN (vwadduwv_v64qi, "vwadduwv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64QI_USI, vector128),
RISCV_BUILTIN (vwadduwv_v8hi, "vwadduwv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_USI, vector128),
RISCV_BUILTIN (vwadduwv_v8hi, "vwadduwv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_USI, vector64),
RISCV_BUILTIN (vwadduwv_v8qi, "vwadduwv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwv_v8si, "vwadduwv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_USI, vector128),
RISCV_BUILTIN (vwadduwv_v8si, "vwadduwv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_USI, vector64),
RISCV_BUILTIN (vwadduwx_mask_v16hi, "vwadduwx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwx_mask_v16hi, "vwadduwx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwx_mask_v16qi, "vwadduwx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwx_mask_v16qi, "vwadduwx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwx_mask_v16si, "vwadduwx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwx_mask_v2si, "vwadduwx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwx_mask_v32hi, "vwadduwx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwx_mask_v32qi, "vwadduwx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwx_mask_v32qi, "vwadduwx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwx_mask_v4hi, "vwadduwx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwx_mask_v4si, "vwadduwx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwx_mask_v4si, "vwadduwx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwx_mask_v64qi, "vwadduwx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwx_mask_v8hi, "vwadduwx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwx_mask_v8hi, "vwadduwx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwx_mask_v8qi, "vwadduwx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwx_mask_v8si, "vwadduwx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwadduwx_mask_v8si, "vwadduwx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwadduwx_v16hi, "vwadduwx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UHI_USI, vector128),
RISCV_BUILTIN (vwadduwx_v16hi, "vwadduwx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UHI_USI, vector64),
RISCV_BUILTIN (vwadduwx_v16qi, "vwadduwx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UQI_USI, vector128),
RISCV_BUILTIN (vwadduwx_v16qi, "vwadduwx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UQI_USI, vector64),
RISCV_BUILTIN (vwadduwx_v16si, "vwadduwx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_USI_USI, vector128),
RISCV_BUILTIN (vwadduwx_v2si, "vwadduwx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vwadduwx_v32hi, "vwadduwx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UHI_USI, vector128),
RISCV_BUILTIN (vwadduwx_v32qi, "vwadduwx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UQI_USI, vector128),
RISCV_BUILTIN (vwadduwx_v32qi, "vwadduwx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UQI_USI, vector64),
RISCV_BUILTIN (vwadduwx_v4hi, "vwadduwx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UHI_USI, vector64),
RISCV_BUILTIN (vwadduwx_v4si, "vwadduwx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vwadduwx_v4si, "vwadduwx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_USI_USI, vector64),
RISCV_BUILTIN (vwadduwx_v64qi, "vwadduwx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UQI_USI, vector128),
RISCV_BUILTIN (vwadduwx_v8hi, "vwadduwx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UHI_USI, vector128),
RISCV_BUILTIN (vwadduwx_v8hi, "vwadduwx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UHI_USI, vector64),
RISCV_BUILTIN (vwadduwx_v8qi, "vwadduwx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UQI_USI, vector64),
RISCV_BUILTIN (vwadduwx_v8si, "vwadduwx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_USI_USI, vector128),
RISCV_BUILTIN (vwadduwx_v8si, "vwadduwx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_USI_USI, vector64),
RISCV_BUILTIN (vwaddvv_mask_v16hi, "vwaddvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvv_mask_v16hi, "vwaddvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvv_mask_v16qi, "vwaddvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvv_mask_v16qi, "vwaddvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvv_mask_v16si, "vwaddvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvv_mask_v2si, "vwaddvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvv_mask_v32hi, "vwaddvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvv_mask_v32qi, "vwaddvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvv_mask_v32qi, "vwaddvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvv_mask_v4hi, "vwaddvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvv_mask_v4si, "vwaddvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvv_mask_v4si, "vwaddvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvv_mask_v64qi, "vwaddvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvv_mask_v8hi, "vwaddvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvv_mask_v8hi, "vwaddvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvv_mask_v8qi, "vwaddvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvv_mask_v8si, "vwaddvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvv_mask_v8si, "vwaddvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvv_v16hi, "vwaddvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vwaddvv_v16hi, "vwaddvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vwaddvv_v16qi, "vwaddvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vwaddvv_v16qi, "vwaddvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vwaddvv_v16si, "vwaddvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vwaddvv_v2si, "vwaddvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vwaddvv_v32hi, "vwaddvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vwaddvv_v32qi, "vwaddvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vwaddvv_v32qi, "vwaddvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vwaddvv_v4hi, "vwaddvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vwaddvv_v4si, "vwaddvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vwaddvv_v4si, "vwaddvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vwaddvv_v64qi, "vwaddvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vwaddvv_v8hi, "vwaddvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vwaddvv_v8hi, "vwaddvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vwaddvv_v8qi, "vwaddvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vwaddvv_v8si, "vwaddvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vwaddvv_v8si, "vwaddvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vwaddvx_mask_v16hi, "vwaddvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvx_mask_v16hi, "vwaddvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvx_mask_v16qi, "vwaddvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvx_mask_v16qi, "vwaddvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvx_mask_v16si, "vwaddvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvx_mask_v2si, "vwaddvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvx_mask_v32hi, "vwaddvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvx_mask_v32qi, "vwaddvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvx_mask_v32qi, "vwaddvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvx_mask_v4hi, "vwaddvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvx_mask_v4si, "vwaddvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvx_mask_v4si, "vwaddvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvx_mask_v64qi, "vwaddvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvx_mask_v8hi, "vwaddvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvx_mask_v8hi, "vwaddvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvx_mask_v8qi, "vwaddvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvx_mask_v8si, "vwaddvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddvx_mask_v8si, "vwaddvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddvx_v16hi, "vwaddvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vwaddvx_v16hi, "vwaddvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vwaddvx_v16qi, "vwaddvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vwaddvx_v16qi, "vwaddvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vwaddvx_v16si, "vwaddvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vwaddvx_v2si, "vwaddvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vwaddvx_v32hi, "vwaddvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vwaddvx_v32qi, "vwaddvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vwaddvx_v32qi, "vwaddvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vwaddvx_v4hi, "vwaddvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vwaddvx_v4si, "vwaddvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vwaddvx_v4si, "vwaddvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vwaddvx_v64qi, "vwaddvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vwaddvx_v8hi, "vwaddvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vwaddvx_v8hi, "vwaddvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vwaddvx_v8qi, "vwaddvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vwaddvx_v8si, "vwaddvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vwaddvx_v8si, "vwaddvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vwaddwv_mask_v16hi, "vwaddwv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwv_mask_v16hi, "vwaddwv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwv_mask_v16qi, "vwaddwv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwv_mask_v16qi, "vwaddwv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwv_mask_v16si, "vwaddwv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwv_mask_v2si, "vwaddwv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwv_mask_v32hi, "vwaddwv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwv_mask_v32qi, "vwaddwv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwv_mask_v32qi, "vwaddwv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwv_mask_v4hi, "vwaddwv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwv_mask_v4si, "vwaddwv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwv_mask_v4si, "vwaddwv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwv_mask_v64qi, "vwaddwv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwv_mask_v8hi, "vwaddwv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwv_mask_v8hi, "vwaddwv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwv_mask_v8qi, "vwaddwv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwv_mask_v8si, "vwaddwv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwv_mask_v8si, "vwaddwv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwv_v16hi, "vwaddwv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_USI, vector128),
RISCV_BUILTIN (vwaddwv_v16hi, "vwaddwv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_USI, vector64),
RISCV_BUILTIN (vwaddwv_v16qi, "vwaddwv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_USI, vector128),
RISCV_BUILTIN (vwaddwv_v16qi, "vwaddwv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_USI, vector64),
RISCV_BUILTIN (vwaddwv_v16si, "vwaddwv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_USI, vector128),
RISCV_BUILTIN (vwaddwv_v2si, "vwaddwv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_USI, vector64),
RISCV_BUILTIN (vwaddwv_v32hi, "vwaddwv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_USI, vector128),
RISCV_BUILTIN (vwaddwv_v32qi, "vwaddwv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_USI, vector128),
RISCV_BUILTIN (vwaddwv_v32qi, "vwaddwv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_USI, vector64),
RISCV_BUILTIN (vwaddwv_v4hi, "vwaddwv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_USI, vector64),
RISCV_BUILTIN (vwaddwv_v4si, "vwaddwv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_USI, vector128),
RISCV_BUILTIN (vwaddwv_v4si, "vwaddwv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_USI, vector64),
RISCV_BUILTIN (vwaddwv_v64qi, "vwaddwv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_USI, vector128),
RISCV_BUILTIN (vwaddwv_v8hi, "vwaddwv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_USI, vector128),
RISCV_BUILTIN (vwaddwv_v8hi, "vwaddwv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_USI, vector64),
RISCV_BUILTIN (vwaddwv_v8qi, "vwaddwv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_USI, vector64),
RISCV_BUILTIN (vwaddwv_v8si, "vwaddwv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_USI, vector128),
RISCV_BUILTIN (vwaddwv_v8si, "vwaddwv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_USI, vector64),
RISCV_BUILTIN (vwaddwx_mask_v16hi, "vwaddwx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwx_mask_v16hi, "vwaddwx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwx_mask_v16qi, "vwaddwx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwx_mask_v16qi, "vwaddwx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwx_mask_v16si, "vwaddwx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwx_mask_v2si, "vwaddwx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwx_mask_v32hi, "vwaddwx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwx_mask_v32qi, "vwaddwx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwx_mask_v32qi, "vwaddwx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwx_mask_v4hi, "vwaddwx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwx_mask_v4si, "vwaddwx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwx_mask_v4si, "vwaddwx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwx_mask_v64qi, "vwaddwx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwx_mask_v8hi, "vwaddwx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwx_mask_v8hi, "vwaddwx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwx_mask_v8qi, "vwaddwx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwx_mask_v8si, "vwaddwx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwaddwx_mask_v8si, "vwaddwx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwaddwx_v16hi, "vwaddwx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_HI_USI, vector128),
RISCV_BUILTIN (vwaddwx_v16hi, "vwaddwx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_HI_USI, vector64),
RISCV_BUILTIN (vwaddwx_v16qi, "vwaddwx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_QI_USI, vector128),
RISCV_BUILTIN (vwaddwx_v16qi, "vwaddwx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_QI_USI, vector64),
RISCV_BUILTIN (vwaddwx_v16si, "vwaddwx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_SI_USI, vector128),
RISCV_BUILTIN (vwaddwx_v2si, "vwaddwx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_SI_USI, vector64),
RISCV_BUILTIN (vwaddwx_v32hi, "vwaddwx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_HI_USI, vector128),
RISCV_BUILTIN (vwaddwx_v32qi, "vwaddwx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_QI_USI, vector128),
RISCV_BUILTIN (vwaddwx_v32qi, "vwaddwx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_QI_USI, vector64),
RISCV_BUILTIN (vwaddwx_v4hi, "vwaddwx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_HI_USI, vector64),
RISCV_BUILTIN (vwaddwx_v4si, "vwaddwx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_USI, vector128),
RISCV_BUILTIN (vwaddwx_v4si, "vwaddwx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_USI, vector64),
RISCV_BUILTIN (vwaddwx_v64qi, "vwaddwx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_QI_USI, vector128),
RISCV_BUILTIN (vwaddwx_v8hi, "vwaddwx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_HI_USI, vector128),
RISCV_BUILTIN (vwaddwx_v8hi, "vwaddwx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_HI_USI, vector64),
RISCV_BUILTIN (vwaddwx_v8qi, "vwaddwx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_QI_USI, vector64),
RISCV_BUILTIN (vwaddwx_v8si, "vwaddwx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_USI, vector128),
RISCV_BUILTIN (vwaddwx_v8si, "vwaddwx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_mask_v16hi, "vwmaccsuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_UV16HI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_mask_v16hi, "vwmaccsuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_UV16HI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_mask_v16qi, "vwmaccsuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_UV16QI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_mask_v16qi, "vwmaccsuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_UV16QI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_mask_v16si, "vwmaccsuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_UV16SI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_mask_v2si, "vwmaccsuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_UV2SI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_mask_v32hi, "vwmaccsuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_UV32HI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_mask_v32qi, "vwmaccsuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_UV32QI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_mask_v32qi, "vwmaccsuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_UV32QI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_mask_v4hi, "vwmaccsuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_UV4HI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_mask_v4si, "vwmaccsuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_UV4SI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_mask_v4si, "vwmaccsuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_UV4SI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_mask_v64qi, "vwmaccsuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_UV64QI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_mask_v8hi, "vwmaccsuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_UV8HI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_mask_v8hi, "vwmaccsuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_UV8HI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_mask_v8qi, "vwmaccsuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_UV8QI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_mask_v8si, "vwmaccsuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_UV8SI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_mask_v8si, "vwmaccsuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_UV8SI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_v16hi, "vwmaccsuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_UV16HI_V16SI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_v16hi, "vwmaccsuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_UV16HI_V16SI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_v16qi, "vwmaccsuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_UV16QI_V16HI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_v16qi, "vwmaccsuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_UV16QI_V16HI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_v16si, "vwmaccsuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_UV16SI_V16DI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_v2si, "vwmaccsuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_UV2SI_V2DI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_v32hi, "vwmaccsuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_UV32HI_V32SI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_v32qi, "vwmaccsuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_UV32QI_V32HI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_v32qi, "vwmaccsuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_UV32QI_V32HI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_v4hi, "vwmaccsuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_UV4HI_V4SI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_v4si, "vwmaccsuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_UV4SI_V4DI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_v4si, "vwmaccsuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_UV4SI_V4DI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_v64qi, "vwmaccsuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_UV64QI_V64HI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_v8hi, "vwmaccsuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_UV8HI_V8SI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_v8hi, "vwmaccsuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_UV8HI_V8SI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_v8qi, "vwmaccsuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_UV8QI_V8HI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvv_v8si, "vwmaccsuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_UV8SI_V8DI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvv_v8si, "vwmaccsuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_UV8SI_V8DI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_mask_v16hi, "vwmaccsuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_HI_UV16HI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_mask_v16hi, "vwmaccsuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_HI_UV16HI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_mask_v16qi, "vwmaccsuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_QI_UV16QI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_mask_v16qi, "vwmaccsuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_QI_UV16QI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_mask_v16si, "vwmaccsuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_SI_UV16SI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_mask_v2si, "vwmaccsuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_SI_UV2SI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_mask_v32hi, "vwmaccsuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_HI_UV32HI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_mask_v32qi, "vwmaccsuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_QI_UV32QI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_mask_v32qi, "vwmaccsuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_QI_UV32QI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_mask_v4hi, "vwmaccsuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_HI_UV4HI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_mask_v4si, "vwmaccsuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_UV4SI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_mask_v4si, "vwmaccsuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_UV4SI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_mask_v64qi, "vwmaccsuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_QI_UV64QI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_mask_v8hi, "vwmaccsuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_HI_UV8HI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_mask_v8hi, "vwmaccsuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_HI_UV8HI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_mask_v8qi, "vwmaccsuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_QI_UV8QI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_mask_v8si, "vwmaccsuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_UV8SI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_mask_v8si, "vwmaccsuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_UV8SI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_v16hi, "vwmaccsuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_HI_UV16HI_V16SI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_v16hi, "vwmaccsuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_HI_UV16HI_V16SI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_v16qi, "vwmaccsuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_QI_UV16QI_V16HI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_v16qi, "vwmaccsuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_QI_UV16QI_V16HI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_v16si, "vwmaccsuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_SI_UV16SI_V16DI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_v2si, "vwmaccsuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_SI_UV2SI_V2DI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_v32hi, "vwmaccsuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_HI_UV32HI_V32SI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_v32qi, "vwmaccsuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_QI_UV32QI_V32HI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_v32qi, "vwmaccsuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_QI_UV32QI_V32HI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_v4hi, "vwmaccsuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_HI_UV4HI_V4SI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_v4si, "vwmaccsuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_SI_UV4SI_V4DI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_v4si, "vwmaccsuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_SI_UV4SI_V4DI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_v64qi, "vwmaccsuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_QI_UV64QI_V64HI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_v8hi, "vwmaccsuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_HI_UV8HI_V8SI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_v8hi, "vwmaccsuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_HI_UV8HI_V8SI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_v8qi, "vwmaccsuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_QI_UV8QI_V8HI_USI, vector64),
RISCV_BUILTIN (vwmaccsuvx_v8si, "vwmaccsuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_SI_UV8SI_V8DI_USI, vector128),
RISCV_BUILTIN (vwmaccsuvx_v8si, "vwmaccsuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_SI_UV8SI_V8DI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_mask_v16hi, "vwmaccusvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UHI_V16HI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_mask_v16hi, "vwmaccusvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UHI_V16HI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_mask_v16qi, "vwmaccusvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UQI_V16QI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_mask_v16qi, "vwmaccusvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UQI_V16QI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_mask_v16si, "vwmaccusvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_USI_V16SI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_mask_v2si, "vwmaccusvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_USI_V2SI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_mask_v32hi, "vwmaccusvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_UHI_V32HI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_mask_v32qi, "vwmaccusvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UQI_V32QI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_mask_v32qi, "vwmaccusvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UQI_V32QI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_mask_v4hi, "vwmaccusvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UHI_V4HI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_mask_v4si, "vwmaccusvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_USI_V4SI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_mask_v4si, "vwmaccusvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_USI_V4SI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_mask_v64qi, "vwmaccusvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UQI_V64QI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_mask_v8hi, "vwmaccusvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UHI_V8HI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_mask_v8hi, "vwmaccusvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UHI_V8HI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_mask_v8qi, "vwmaccusvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UQI_V8QI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_mask_v8si, "vwmaccusvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_USI_V8SI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_mask_v8si, "vwmaccusvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_USI_V8SI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_v16hi, "vwmaccusvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_UHI_V16HI_V16SI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_v16hi, "vwmaccusvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_UHI_V16HI_V16SI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_v16qi, "vwmaccusvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_UQI_V16QI_V16HI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_v16qi, "vwmaccusvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_UQI_V16QI_V16HI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_v16si, "vwmaccusvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_USI_V16SI_V16DI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_v2si, "vwmaccusvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_USI_V2SI_V2DI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_v32hi, "vwmaccusvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_UHI_V32HI_V32SI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_v32qi, "vwmaccusvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_UQI_V32QI_V32HI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_v32qi, "vwmaccusvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_UQI_V32QI_V32HI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_v4hi, "vwmaccusvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_UHI_V4HI_V4SI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_v4si, "vwmaccusvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_USI_V4SI_V4DI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_v4si, "vwmaccusvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_USI_V4SI_V4DI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_v64qi, "vwmaccusvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_UQI_V64QI_V64HI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_v8hi, "vwmaccusvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_UHI_V8HI_V8SI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_v8hi, "vwmaccusvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_UHI_V8HI_V8SI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_v8qi, "vwmaccusvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_UQI_V8QI_V8HI_USI, vector64),
RISCV_BUILTIN (vwmaccusvx_v8si, "vwmaccusvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_USI_V8SI_V8DI_USI, vector128),
RISCV_BUILTIN (vwmaccusvx_v8si, "vwmaccusvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_USI_V8SI_V8DI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_mask_v16hi, "vwmaccuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UV16HI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_mask_v16hi, "vwmaccuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UV16HI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_mask_v16qi, "vwmaccuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16QI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_mask_v16qi, "vwmaccuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16QI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_mask_v16si, "vwmaccuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16SI_UV16SI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_mask_v2si, "vwmaccuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2SI_UV2SI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_mask_v32hi, "vwmaccuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32HI_UV32HI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_mask_v32qi, "vwmaccuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UV32QI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_mask_v32qi, "vwmaccuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UV32QI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_mask_v4hi, "vwmaccuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4HI_UV4HI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_mask_v4si, "vwmaccuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_UV4SI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_mask_v4si, "vwmaccuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_UV4SI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_mask_v64qi, "vwmaccuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64QI_UV64QI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_mask_v8hi, "vwmaccuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UV8HI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_mask_v8hi, "vwmaccuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UV8HI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_mask_v8qi, "vwmaccuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_UV8QI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_mask_v8si, "vwmaccuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_UV8SI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_mask_v8si, "vwmaccuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_UV8SI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_v16hi, "vwmaccuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UV16HI_UV16SI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_v16hi, "vwmaccuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UV16HI_UV16SI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_v16qi, "vwmaccuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UV16QI_UV16HI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_v16qi, "vwmaccuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UV16QI_UV16HI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_v16si, "vwmaccuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16SI_UV16SI_UV16DI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_v2si, "vwmaccuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2SI_UV2SI_UV2DI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_v32hi, "vwmaccuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32HI_UV32HI_UV32SI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_v32qi, "vwmaccuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UV32QI_UV32HI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_v32qi, "vwmaccuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UV32QI_UV32HI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_v4hi, "vwmaccuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4HI_UV4HI_UV4SI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_v4si, "vwmaccuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_UV4SI_UV4DI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_v4si, "vwmaccuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_UV4SI_UV4DI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_v64qi, "vwmaccuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64QI_UV64QI_UV64HI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_v8hi, "vwmaccuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UV8HI_UV8SI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_v8hi, "vwmaccuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UV8HI_UV8SI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_v8qi, "vwmaccuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8QI_UV8QI_UV8HI_USI, vector64),
RISCV_BUILTIN (vwmaccuvv_v8si, "vwmaccuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_UV8SI_UV8DI_USI, vector128),
RISCV_BUILTIN (vwmaccuvv_v8si, "vwmaccuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_UV8SI_UV8DI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_mask_v16hi, "vwmaccuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UHI_UV16HI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_mask_v16hi, "vwmaccuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UHI_UV16HI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_mask_v16qi, "vwmaccuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UQI_UV16QI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_mask_v16qi, "vwmaccuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UQI_UV16QI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_mask_v16si, "vwmaccuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_USI_UV16SI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_mask_v2si, "vwmaccuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_USI_UV2SI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_mask_v32hi, "vwmaccuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UHI_UV32HI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_mask_v32qi, "vwmaccuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UQI_UV32QI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_mask_v32qi, "vwmaccuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UQI_UV32QI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_mask_v4hi, "vwmaccuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UHI_UV4HI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_mask_v4si, "vwmaccuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_USI_UV4SI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_mask_v4si, "vwmaccuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_USI_UV4SI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_mask_v64qi, "vwmaccuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UQI_UV64QI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_mask_v8hi, "vwmaccuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UHI_UV8HI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_mask_v8hi, "vwmaccuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UHI_UV8HI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_mask_v8qi, "vwmaccuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UQI_UV8QI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_mask_v8si, "vwmaccuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_USI_UV8SI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_mask_v8si, "vwmaccuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_USI_UV8SI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_v16hi, "vwmaccuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UHI_UV16HI_UV16SI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_v16hi, "vwmaccuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UHI_UV16HI_UV16SI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_v16qi, "vwmaccuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UQI_UV16QI_UV16HI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_v16qi, "vwmaccuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UQI_UV16QI_UV16HI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_v16si, "vwmaccuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_USI_UV16SI_UV16DI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_v2si, "vwmaccuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_USI_UV2SI_UV2DI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_v32hi, "vwmaccuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UHI_UV32HI_UV32SI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_v32qi, "vwmaccuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UQI_UV32QI_UV32HI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_v32qi, "vwmaccuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UQI_UV32QI_UV32HI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_v4hi, "vwmaccuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UHI_UV4HI_UV4SI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_v4si, "vwmaccuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_USI_UV4SI_UV4DI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_v4si, "vwmaccuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_USI_UV4SI_UV4DI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_v64qi, "vwmaccuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UQI_UV64QI_UV64HI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_v8hi, "vwmaccuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UHI_UV8HI_UV8SI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_v8hi, "vwmaccuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UHI_UV8HI_UV8SI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_v8qi, "vwmaccuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UQI_UV8QI_UV8HI_USI, vector64),
RISCV_BUILTIN (vwmaccuvx_v8si, "vwmaccuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_USI_UV8SI_UV8DI_USI, vector128),
RISCV_BUILTIN (vwmaccuvx_v8si, "vwmaccuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_USI_UV8SI_UV8DI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_mask_v16hi, "vwmaccvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_V16HI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_mask_v16hi, "vwmaccvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_V16HI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_mask_v16qi, "vwmaccvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_V16QI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_mask_v16qi, "vwmaccvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_V16QI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_mask_v16si, "vwmaccvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_V16SI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_mask_v2si, "vwmaccvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_V2SI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_mask_v32hi, "vwmaccvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_V32HI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_mask_v32qi, "vwmaccvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_V32QI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_mask_v32qi, "vwmaccvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_V32QI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_mask_v4hi, "vwmaccvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_V4HI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_mask_v4si, "vwmaccvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_V4SI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_mask_v4si, "vwmaccvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_V4SI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_mask_v64qi, "vwmaccvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_V64QI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_mask_v8hi, "vwmaccvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_V8HI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_mask_v8hi, "vwmaccvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_V8HI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_mask_v8qi, "vwmaccvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_V8QI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_mask_v8si, "vwmaccvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_V8SI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_mask_v8si, "vwmaccvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_V8SI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_v16hi, "vwmaccvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_V16HI_V16SI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_v16hi, "vwmaccvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_V16HI_V16SI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_v16qi, "vwmaccvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_V16QI_V16HI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_v16qi, "vwmaccvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_V16QI_V16HI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_v16si, "vwmaccvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_V16SI_V16DI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_v2si, "vwmaccvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_V2SI_V2DI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_v32hi, "vwmaccvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_V32HI_V32SI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_v32qi, "vwmaccvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_V32QI_V32HI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_v32qi, "vwmaccvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_V32QI_V32HI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_v4hi, "vwmaccvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_V4HI_V4SI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_v4si, "vwmaccvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_V4SI_V4DI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_v4si, "vwmaccvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_V4SI_V4DI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_v64qi, "vwmaccvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_V64QI_V64HI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_v8hi, "vwmaccvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_V8HI_V8SI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_v8hi, "vwmaccvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_V8HI_V8SI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_v8qi, "vwmaccvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_V8QI_V8HI_USI, vector64),
RISCV_BUILTIN (vwmaccvv_v8si, "vwmaccvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_V8SI_V8DI_USI, vector128),
RISCV_BUILTIN (vwmaccvv_v8si, "vwmaccvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_V8SI_V8DI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_mask_v16hi, "vwmaccvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_HI_V16HI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_mask_v16hi, "vwmaccvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_HI_V16HI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_mask_v16qi, "vwmaccvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_QI_V16QI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_mask_v16qi, "vwmaccvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_QI_V16QI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_mask_v16si, "vwmaccvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_SI_V16SI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_mask_v2si, "vwmaccvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_SI_V2SI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_mask_v32hi, "vwmaccvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_HI_V32HI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_mask_v32qi, "vwmaccvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_QI_V32QI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_mask_v32qi, "vwmaccvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_QI_V32QI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_mask_v4hi, "vwmaccvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_HI_V4HI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_mask_v4si, "vwmaccvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_V4SI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_mask_v4si, "vwmaccvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_V4SI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_mask_v64qi, "vwmaccvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_QI_V64QI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_mask_v8hi, "vwmaccvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_HI_V8HI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_mask_v8hi, "vwmaccvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_HI_V8HI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_mask_v8qi, "vwmaccvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_QI_V8QI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_mask_v8si, "vwmaccvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_V8SI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_mask_v8si, "vwmaccvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_V8SI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_v16hi, "vwmaccvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_HI_V16HI_V16SI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_v16hi, "vwmaccvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_HI_V16HI_V16SI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_v16qi, "vwmaccvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_QI_V16QI_V16HI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_v16qi, "vwmaccvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_QI_V16QI_V16HI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_v16si, "vwmaccvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_SI_V16SI_V16DI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_v2si, "vwmaccvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_SI_V2SI_V2DI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_v32hi, "vwmaccvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_HI_V32HI_V32SI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_v32qi, "vwmaccvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_QI_V32QI_V32HI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_v32qi, "vwmaccvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_QI_V32QI_V32HI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_v4hi, "vwmaccvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_HI_V4HI_V4SI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_v4si, "vwmaccvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_SI_V4SI_V4DI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_v4si, "vwmaccvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_SI_V4SI_V4DI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_v64qi, "vwmaccvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_QI_V64QI_V64HI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_v8hi, "vwmaccvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_HI_V8HI_V8SI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_v8hi, "vwmaccvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_HI_V8HI_V8SI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_v8qi, "vwmaccvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_QI_V8QI_V8HI_USI, vector64),
RISCV_BUILTIN (vwmaccvx_v8si, "vwmaccvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_SI_V8SI_V8DI_USI, vector128),
RISCV_BUILTIN (vwmaccvx_v8si, "vwmaccvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_SI_V8SI_V8DI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_mask_v16hi, "vwmulsuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_mask_v16hi, "vwmulsuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_mask_v16qi, "vwmulsuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_mask_v16qi, "vwmulsuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_mask_v16si, "vwmulsuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_mask_v2si, "vwmulsuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_mask_v32hi, "vwmulsuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_mask_v32qi, "vwmulsuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_mask_v32qi, "vwmulsuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_mask_v4hi, "vwmulsuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_mask_v4si, "vwmulsuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_mask_v4si, "vwmulsuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_mask_v64qi, "vwmulsuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_mask_v8hi, "vwmulsuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_mask_v8hi, "vwmulsuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_mask_v8qi, "vwmulsuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_mask_v8si, "vwmulsuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_mask_v8si, "vwmulsuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_v16hi, "vwmulsuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_v16hi, "vwmulsuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_v16qi, "vwmulsuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_v16qi, "vwmulsuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_v16si, "vwmulsuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_v2si, "vwmulsuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_v32hi, "vwmulsuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_v32qi, "vwmulsuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_v32qi, "vwmulsuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_v4hi, "vwmulsuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_v4si, "vwmulsuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_v4si, "vwmulsuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_v64qi, "vwmulsuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_v8hi, "vwmulsuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_v8hi, "vwmulsuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_v8qi, "vwmulsuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvv_v8si, "vwmulsuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vwmulsuvv_v8si, "vwmulsuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_mask_v16hi, "vwmulsuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_mask_v16hi, "vwmulsuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_mask_v16qi, "vwmulsuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_mask_v16qi, "vwmulsuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_mask_v16si, "vwmulsuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_mask_v2si, "vwmulsuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_mask_v32hi, "vwmulsuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_mask_v32qi, "vwmulsuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_mask_v32qi, "vwmulsuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_mask_v4hi, "vwmulsuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_mask_v4si, "vwmulsuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_mask_v4si, "vwmulsuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_mask_v64qi, "vwmulsuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_mask_v8hi, "vwmulsuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_mask_v8hi, "vwmulsuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_mask_v8qi, "vwmulsuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_mask_v8si, "vwmulsuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_mask_v8si, "vwmulsuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_v16hi, "vwmulsuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_UHI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_v16hi, "vwmulsuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_UHI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_v16qi, "vwmulsuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_UQI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_v16qi, "vwmulsuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_UQI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_v16si, "vwmulsuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_USI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_v2si, "vwmulsuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_USI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_v32hi, "vwmulsuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_UHI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_v32qi, "vwmulsuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_UQI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_v32qi, "vwmulsuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_UQI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_v4hi, "vwmulsuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_UHI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_v4si, "vwmulsuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_USI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_v4si, "vwmulsuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_USI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_v64qi, "vwmulsuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_UQI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_v8hi, "vwmulsuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_UHI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_v8hi, "vwmulsuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_UHI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_v8qi, "vwmulsuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_UQI_USI, vector64),
RISCV_BUILTIN (vwmulsuvx_v8si, "vwmulsuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_USI_USI, vector128),
RISCV_BUILTIN (vwmulsuvx_v8si, "vwmulsuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_USI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_mask_v16hi, "vwmuluvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_mask_v16hi, "vwmuluvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_mask_v16qi, "vwmuluvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_mask_v16qi, "vwmuluvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_mask_v16si, "vwmuluvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_mask_v2si, "vwmuluvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_mask_v32hi, "vwmuluvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_mask_v32qi, "vwmuluvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_mask_v32qi, "vwmuluvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_mask_v4hi, "vwmuluvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_mask_v4si, "vwmuluvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_mask_v4si, "vwmuluvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_mask_v64qi, "vwmuluvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_mask_v8hi, "vwmuluvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_mask_v8hi, "vwmuluvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_mask_v8qi, "vwmuluvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_mask_v8si, "vwmuluvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_mask_v8si, "vwmuluvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_v16hi, "vwmuluvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_v16hi, "vwmuluvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_v16qi, "vwmuluvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_v16qi, "vwmuluvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_v16si, "vwmuluvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_v2si, "vwmuluvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_v32hi, "vwmuluvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_v32qi, "vwmuluvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_v32qi, "vwmuluvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_v4hi, "vwmuluvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_v4si, "vwmuluvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_v4si, "vwmuluvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_v64qi, "vwmuluvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_v8hi, "vwmuluvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_v8hi, "vwmuluvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_v8qi, "vwmuluvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvv_v8si, "vwmuluvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vwmuluvv_v8si, "vwmuluvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_mask_v16hi, "vwmuluvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_mask_v16hi, "vwmuluvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_mask_v16qi, "vwmuluvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_mask_v16qi, "vwmuluvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_mask_v16si, "vwmuluvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_mask_v2si, "vwmuluvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_mask_v32hi, "vwmuluvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_mask_v32qi, "vwmuluvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_mask_v32qi, "vwmuluvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_mask_v4hi, "vwmuluvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_mask_v4si, "vwmuluvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_mask_v4si, "vwmuluvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_mask_v64qi, "vwmuluvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_mask_v8hi, "vwmuluvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_mask_v8hi, "vwmuluvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_mask_v8qi, "vwmuluvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_mask_v8si, "vwmuluvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_mask_v8si, "vwmuluvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_v16hi, "vwmuluvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_v16hi, "vwmuluvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_v16qi, "vwmuluvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_v16qi, "vwmuluvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_v16si, "vwmuluvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_v2si, "vwmuluvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_v32hi, "vwmuluvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_v32qi, "vwmuluvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_v32qi, "vwmuluvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_v4hi, "vwmuluvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_v4si, "vwmuluvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_v4si, "vwmuluvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_v64qi, "vwmuluvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_v8hi, "vwmuluvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_v8hi, "vwmuluvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_v8qi, "vwmuluvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vwmuluvx_v8si, "vwmuluvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vwmuluvx_v8si, "vwmuluvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vwmulvv_mask_v16hi, "vwmulvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvv_mask_v16hi, "vwmulvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvv_mask_v16qi, "vwmulvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvv_mask_v16qi, "vwmulvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvv_mask_v16si, "vwmulvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvv_mask_v2si, "vwmulvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvv_mask_v32hi, "vwmulvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvv_mask_v32qi, "vwmulvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvv_mask_v32qi, "vwmulvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvv_mask_v4hi, "vwmulvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvv_mask_v4si, "vwmulvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvv_mask_v4si, "vwmulvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvv_mask_v64qi, "vwmulvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvv_mask_v8hi, "vwmulvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvv_mask_v8hi, "vwmulvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvv_mask_v8qi, "vwmulvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvv_mask_v8si, "vwmulvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvv_mask_v8si, "vwmulvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvv_v16hi, "vwmulvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vwmulvv_v16hi, "vwmulvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vwmulvv_v16qi, "vwmulvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vwmulvv_v16qi, "vwmulvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vwmulvv_v16si, "vwmulvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vwmulvv_v2si, "vwmulvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vwmulvv_v32hi, "vwmulvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vwmulvv_v32qi, "vwmulvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vwmulvv_v32qi, "vwmulvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vwmulvv_v4hi, "vwmulvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vwmulvv_v4si, "vwmulvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vwmulvv_v4si, "vwmulvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vwmulvv_v64qi, "vwmulvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vwmulvv_v8hi, "vwmulvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vwmulvv_v8hi, "vwmulvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vwmulvv_v8qi, "vwmulvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vwmulvv_v8si, "vwmulvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vwmulvv_v8si, "vwmulvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vwmulvx_mask_v16hi, "vwmulvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvx_mask_v16hi, "vwmulvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvx_mask_v16qi, "vwmulvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvx_mask_v16qi, "vwmulvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvx_mask_v16si, "vwmulvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvx_mask_v2si, "vwmulvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvx_mask_v32hi, "vwmulvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvx_mask_v32qi, "vwmulvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvx_mask_v32qi, "vwmulvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvx_mask_v4hi, "vwmulvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvx_mask_v4si, "vwmulvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvx_mask_v4si, "vwmulvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvx_mask_v64qi, "vwmulvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvx_mask_v8hi, "vwmulvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvx_mask_v8hi, "vwmulvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvx_mask_v8qi, "vwmulvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvx_mask_v8si, "vwmulvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwmulvx_mask_v8si, "vwmulvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwmulvx_v16hi, "vwmulvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vwmulvx_v16hi, "vwmulvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vwmulvx_v16qi, "vwmulvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vwmulvx_v16qi, "vwmulvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vwmulvx_v16si, "vwmulvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vwmulvx_v2si, "vwmulvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vwmulvx_v32hi, "vwmulvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vwmulvx_v32qi, "vwmulvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vwmulvx_v32qi, "vwmulvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vwmulvx_v4hi, "vwmulvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vwmulvx_v4si, "vwmulvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vwmulvx_v4si, "vwmulvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vwmulvx_v64qi, "vwmulvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vwmulvx_v8hi, "vwmulvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vwmulvx_v8hi, "vwmulvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vwmulvx_v8qi, "vwmulvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vwmulvx_v8si, "vwmulvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vwmulvx_v8si, "vwmulvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_mask_v16hi, "vwredsumuvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_mask_v16hi, "vwredsumuvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_mask_v16qi, "vwredsumuvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_mask_v16qi, "vwredsumuvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_mask_v16si, "vwredsumuvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16SI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_mask_v2si, "vwredsumuvs_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2SI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_mask_v32hi, "vwredsumuvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32HI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_mask_v32qi, "vwredsumuvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_mask_v32qi, "vwredsumuvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_mask_v4hi, "vwredsumuvs_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4HI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_mask_v4si, "vwredsumuvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_mask_v4si, "vwredsumuvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_mask_v64qi, "vwredsumuvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64QI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_mask_v8hi, "vwredsumuvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_mask_v8hi, "vwredsumuvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_mask_v8qi, "vwredsumuvs_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_mask_v8si, "vwredsumuvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_mask_v8si, "vwredsumuvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_v16hi, "vwredsumuvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UV16SI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_v16hi, "vwredsumuvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UV16SI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_v16qi, "vwredsumuvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UV16HI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_v16qi, "vwredsumuvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UV16HI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_v16si, "vwredsumuvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16SI_UV16DI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_v2si, "vwredsumuvs_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2SI_UV2DI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_v32hi, "vwredsumuvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32HI_UV32SI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_v32qi, "vwredsumuvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UV32HI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_v32qi, "vwredsumuvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UV32HI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_v4hi, "vwredsumuvs_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4HI_UV4SI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_v4si, "vwredsumuvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_UV4DI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_v4si, "vwredsumuvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_UV4DI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_v64qi, "vwredsumuvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64QI_UV64HI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_v8hi, "vwredsumuvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UV8SI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_v8hi, "vwredsumuvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UV8SI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_v8qi, "vwredsumuvs_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8QI_UV8HI_USI, vector64),
RISCV_BUILTIN (vwredsumuvs_v8si, "vwredsumuvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_UV8DI_USI, vector128),
RISCV_BUILTIN (vwredsumuvs_v8si, "vwredsumuvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_UV8DI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_mask_v16hi, "vwredsumvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_mask_v16hi, "vwredsumvs_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_mask_v16qi, "vwredsumvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_mask_v16qi, "vwredsumvs_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_mask_v16si, "vwredsumvs_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_mask_v2si, "vwredsumvs_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_mask_v32hi, "vwredsumvs_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_mask_v32qi, "vwredsumvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_mask_v32qi, "vwredsumvs_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_mask_v4hi, "vwredsumvs_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_mask_v4si, "vwredsumvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_mask_v4si, "vwredsumvs_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_mask_v64qi, "vwredsumvs_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_mask_v8hi, "vwredsumvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_mask_v8hi, "vwredsumvs_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_mask_v8qi, "vwredsumvs_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_mask_v8si, "vwredsumvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_mask_v8si, "vwredsumvs_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_v16hi, "vwredsumvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_V16SI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_v16hi, "vwredsumvs_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_V16SI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_v16qi, "vwredsumvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_V16HI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_v16qi, "vwredsumvs_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_V16HI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_v16si, "vwredsumvs_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_V16DI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_v2si, "vwredsumvs_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_V2DI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_v32hi, "vwredsumvs_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_V32SI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_v32qi, "vwredsumvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_V32HI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_v32qi, "vwredsumvs_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_V32HI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_v4hi, "vwredsumvs_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_V4SI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_v4si, "vwredsumvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_V4DI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_v4si, "vwredsumvs_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_V4DI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_v64qi, "vwredsumvs_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_V64HI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_v8hi, "vwredsumvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_V8SI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_v8hi, "vwredsumvs_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_V8SI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_v8qi, "vwredsumvs_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_V8HI_USI, vector64),
RISCV_BUILTIN (vwredsumvs_v8si, "vwredsumvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_V8DI_USI, vector128),
RISCV_BUILTIN (vwredsumvs_v8si, "vwredsumvs_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_V8DI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_mask_v16hi, "vwsmaccsuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_UV16HI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_mask_v16hi, "vwsmaccsuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_UV16HI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_mask_v16qi, "vwsmaccsuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_UV16QI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_mask_v16qi, "vwsmaccsuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_UV16QI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_mask_v16si, "vwsmaccsuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_UV16SI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_mask_v2si, "vwsmaccsuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_UV2SI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_mask_v32hi, "vwsmaccsuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_UV32HI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_mask_v32qi, "vwsmaccsuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_UV32QI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_mask_v32qi, "vwsmaccsuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_UV32QI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_mask_v4hi, "vwsmaccsuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_UV4HI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_mask_v4si, "vwsmaccsuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_UV4SI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_mask_v4si, "vwsmaccsuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_UV4SI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_mask_v64qi, "vwsmaccsuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_UV64QI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_mask_v8hi, "vwsmaccsuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_UV8HI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_mask_v8hi, "vwsmaccsuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_UV8HI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_mask_v8qi, "vwsmaccsuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_UV8QI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_mask_v8si, "vwsmaccsuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_UV8SI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_mask_v8si, "vwsmaccsuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_UV8SI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_v16hi, "vwsmaccsuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_UV16HI_V16SI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_v16hi, "vwsmaccsuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_UV16HI_V16SI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_v16qi, "vwsmaccsuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_UV16QI_V16HI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_v16qi, "vwsmaccsuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_UV16QI_V16HI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_v16si, "vwsmaccsuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_UV16SI_V16DI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_v2si, "vwsmaccsuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_UV2SI_V2DI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_v32hi, "vwsmaccsuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_UV32HI_V32SI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_v32qi, "vwsmaccsuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_UV32QI_V32HI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_v32qi, "vwsmaccsuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_UV32QI_V32HI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_v4hi, "vwsmaccsuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_UV4HI_V4SI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_v4si, "vwsmaccsuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_UV4SI_V4DI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_v4si, "vwsmaccsuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_UV4SI_V4DI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_v64qi, "vwsmaccsuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_UV64QI_V64HI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_v8hi, "vwsmaccsuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_UV8HI_V8SI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_v8hi, "vwsmaccsuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_UV8HI_V8SI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_v8qi, "vwsmaccsuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_UV8QI_V8HI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvv_v8si, "vwsmaccsuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_UV8SI_V8DI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvv_v8si, "vwsmaccsuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_UV8SI_V8DI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_mask_v16hi, "vwsmaccsuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_HI_UV16HI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_mask_v16hi, "vwsmaccsuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_HI_UV16HI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_mask_v16qi, "vwsmaccsuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_QI_UV16QI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_mask_v16qi, "vwsmaccsuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_QI_UV16QI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_mask_v16si, "vwsmaccsuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_SI_UV16SI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_mask_v2si, "vwsmaccsuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_SI_UV2SI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_mask_v32hi, "vwsmaccsuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_HI_UV32HI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_mask_v32qi, "vwsmaccsuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_QI_UV32QI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_mask_v32qi, "vwsmaccsuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_QI_UV32QI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_mask_v4hi, "vwsmaccsuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_HI_UV4HI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_mask_v4si, "vwsmaccsuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_UV4SI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_mask_v4si, "vwsmaccsuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_UV4SI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_mask_v64qi, "vwsmaccsuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_QI_UV64QI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_mask_v8hi, "vwsmaccsuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_HI_UV8HI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_mask_v8hi, "vwsmaccsuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_HI_UV8HI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_mask_v8qi, "vwsmaccsuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_QI_UV8QI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_mask_v8si, "vwsmaccsuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_UV8SI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_mask_v8si, "vwsmaccsuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_UV8SI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_v16hi, "vwsmaccsuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_HI_UV16HI_V16SI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_v16hi, "vwsmaccsuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_HI_UV16HI_V16SI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_v16qi, "vwsmaccsuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_QI_UV16QI_V16HI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_v16qi, "vwsmaccsuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_QI_UV16QI_V16HI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_v16si, "vwsmaccsuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_SI_UV16SI_V16DI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_v2si, "vwsmaccsuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_SI_UV2SI_V2DI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_v32hi, "vwsmaccsuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_HI_UV32HI_V32SI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_v32qi, "vwsmaccsuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_QI_UV32QI_V32HI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_v32qi, "vwsmaccsuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_QI_UV32QI_V32HI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_v4hi, "vwsmaccsuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_HI_UV4HI_V4SI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_v4si, "vwsmaccsuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_SI_UV4SI_V4DI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_v4si, "vwsmaccsuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_SI_UV4SI_V4DI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_v64qi, "vwsmaccsuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_QI_UV64QI_V64HI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_v8hi, "vwsmaccsuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_HI_UV8HI_V8SI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_v8hi, "vwsmaccsuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_HI_UV8HI_V8SI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_v8qi, "vwsmaccsuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_QI_UV8QI_V8HI_USI, vector64),
RISCV_BUILTIN (vwsmaccsuvx_v8si, "vwsmaccsuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_SI_UV8SI_V8DI_USI, vector128),
RISCV_BUILTIN (vwsmaccsuvx_v8si, "vwsmaccsuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_SI_UV8SI_V8DI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_mask_v16hi, "vwsmaccusvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UHI_V16HI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_mask_v16hi, "vwsmaccusvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_UHI_V16HI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_mask_v16qi, "vwsmaccusvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UQI_V16QI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_mask_v16qi, "vwsmaccusvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_UQI_V16QI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_mask_v16si, "vwsmaccusvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_USI_V16SI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_mask_v2si, "vwsmaccusvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_USI_V2SI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_mask_v32hi, "vwsmaccusvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_UHI_V32HI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_mask_v32qi, "vwsmaccusvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UQI_V32QI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_mask_v32qi, "vwsmaccusvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_UQI_V32QI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_mask_v4hi, "vwsmaccusvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_UHI_V4HI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_mask_v4si, "vwsmaccusvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_USI_V4SI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_mask_v4si, "vwsmaccusvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_USI_V4SI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_mask_v64qi, "vwsmaccusvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_UQI_V64QI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_mask_v8hi, "vwsmaccusvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UHI_V8HI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_mask_v8hi, "vwsmaccusvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_UHI_V8HI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_mask_v8qi, "vwsmaccusvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_UQI_V8QI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_mask_v8si, "vwsmaccusvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_USI_V8SI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_mask_v8si, "vwsmaccusvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_USI_V8SI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_v16hi, "vwsmaccusvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_UHI_V16HI_V16SI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_v16hi, "vwsmaccusvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_UHI_V16HI_V16SI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_v16qi, "vwsmaccusvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_UQI_V16QI_V16HI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_v16qi, "vwsmaccusvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_UQI_V16QI_V16HI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_v16si, "vwsmaccusvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_USI_V16SI_V16DI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_v2si, "vwsmaccusvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_USI_V2SI_V2DI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_v32hi, "vwsmaccusvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_UHI_V32HI_V32SI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_v32qi, "vwsmaccusvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_UQI_V32QI_V32HI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_v32qi, "vwsmaccusvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_UQI_V32QI_V32HI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_v4hi, "vwsmaccusvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_UHI_V4HI_V4SI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_v4si, "vwsmaccusvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_USI_V4SI_V4DI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_v4si, "vwsmaccusvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_USI_V4SI_V4DI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_v64qi, "vwsmaccusvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_UQI_V64QI_V64HI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_v8hi, "vwsmaccusvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_UHI_V8HI_V8SI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_v8hi, "vwsmaccusvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_UHI_V8HI_V8SI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_v8qi, "vwsmaccusvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_UQI_V8QI_V8HI_USI, vector64),
RISCV_BUILTIN (vwsmaccusvx_v8si, "vwsmaccusvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_USI_V8SI_V8DI_USI, vector128),
RISCV_BUILTIN (vwsmaccusvx_v8si, "vwsmaccusvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_USI_V8SI_V8DI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_mask_v16hi, "vwsmaccuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UV16HI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_mask_v16hi, "vwsmaccuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UV16HI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_mask_v16qi, "vwsmaccuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16QI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_mask_v16qi, "vwsmaccuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16QI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_mask_v16si, "vwsmaccuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16SI_UV16SI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_mask_v2si, "vwsmaccuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2SI_UV2SI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_mask_v32hi, "vwsmaccuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32HI_UV32HI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_mask_v32qi, "vwsmaccuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UV32QI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_mask_v32qi, "vwsmaccuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UV32QI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_mask_v4hi, "vwsmaccuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4HI_UV4HI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_mask_v4si, "vwsmaccuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_UV4SI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_mask_v4si, "vwsmaccuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_UV4SI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_mask_v64qi, "vwsmaccuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64QI_UV64QI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_mask_v8hi, "vwsmaccuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UV8HI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_mask_v8hi, "vwsmaccuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UV8HI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_mask_v8qi, "vwsmaccuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_UV8QI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_mask_v8si, "vwsmaccuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_UV8SI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_mask_v8si, "vwsmaccuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_UV8SI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_v16hi, "vwsmaccuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UV16HI_UV16SI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_v16hi, "vwsmaccuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UV16HI_UV16SI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_v16qi, "vwsmaccuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UV16QI_UV16HI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_v16qi, "vwsmaccuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UV16QI_UV16HI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_v16si, "vwsmaccuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16SI_UV16SI_UV16DI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_v2si, "vwsmaccuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2SI_UV2SI_UV2DI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_v32hi, "vwsmaccuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32HI_UV32HI_UV32SI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_v32qi, "vwsmaccuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UV32QI_UV32HI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_v32qi, "vwsmaccuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UV32QI_UV32HI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_v4hi, "vwsmaccuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4HI_UV4HI_UV4SI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_v4si, "vwsmaccuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_UV4SI_UV4DI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_v4si, "vwsmaccuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_UV4SI_UV4DI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_v64qi, "vwsmaccuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64QI_UV64QI_UV64HI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_v8hi, "vwsmaccuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UV8HI_UV8SI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_v8hi, "vwsmaccuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UV8HI_UV8SI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_v8qi, "vwsmaccuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8QI_UV8QI_UV8HI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvv_v8si, "vwsmaccuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_UV8SI_UV8DI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvv_v8si, "vwsmaccuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_UV8SI_UV8DI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_mask_v16hi, "vwsmaccuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UHI_UV16HI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_mask_v16hi, "vwsmaccuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UHI_UV16HI_UV16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_mask_v16qi, "vwsmaccuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UQI_UV16QI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_mask_v16qi, "vwsmaccuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UQI_UV16QI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_mask_v16si, "vwsmaccuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_USI_UV16SI_UV16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_mask_v2si, "vwsmaccuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_USI_UV2SI_UV2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_mask_v32hi, "vwsmaccuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UHI_UV32HI_UV32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_mask_v32qi, "vwsmaccuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UQI_UV32QI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_mask_v32qi, "vwsmaccuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UQI_UV32QI_UV32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_mask_v4hi, "vwsmaccuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UHI_UV4HI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_mask_v4si, "vwsmaccuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_USI_UV4SI_UV4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_mask_v4si, "vwsmaccuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_USI_UV4SI_UV4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_mask_v64qi, "vwsmaccuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UQI_UV64QI_UV64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_mask_v8hi, "vwsmaccuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UHI_UV8HI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_mask_v8hi, "vwsmaccuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UHI_UV8HI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_mask_v8qi, "vwsmaccuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UQI_UV8QI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_mask_v8si, "vwsmaccuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_USI_UV8SI_UV8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_mask_v8si, "vwsmaccuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_USI_UV8SI_UV8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_v16hi, "vwsmaccuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UHI_UV16HI_UV16SI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_v16hi, "vwsmaccuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UHI_UV16HI_UV16SI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_v16qi, "vwsmaccuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UQI_UV16QI_UV16HI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_v16qi, "vwsmaccuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UQI_UV16QI_UV16HI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_v16si, "vwsmaccuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_USI_UV16SI_UV16DI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_v2si, "vwsmaccuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_USI_UV2SI_UV2DI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_v32hi, "vwsmaccuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UHI_UV32HI_UV32SI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_v32qi, "vwsmaccuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UQI_UV32QI_UV32HI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_v32qi, "vwsmaccuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UQI_UV32QI_UV32HI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_v4hi, "vwsmaccuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UHI_UV4HI_UV4SI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_v4si, "vwsmaccuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_USI_UV4SI_UV4DI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_v4si, "vwsmaccuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_USI_UV4SI_UV4DI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_v64qi, "vwsmaccuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UQI_UV64QI_UV64HI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_v8hi, "vwsmaccuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UHI_UV8HI_UV8SI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_v8hi, "vwsmaccuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UHI_UV8HI_UV8SI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_v8qi, "vwsmaccuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UQI_UV8QI_UV8HI_USI, vector64),
RISCV_BUILTIN (vwsmaccuvx_v8si, "vwsmaccuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_USI_UV8SI_UV8DI_USI, vector128),
RISCV_BUILTIN (vwsmaccuvx_v8si, "vwsmaccuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_USI_UV8SI_UV8DI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_mask_v16hi, "vwsmaccvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_V16HI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_mask_v16hi, "vwsmaccvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_V16HI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_mask_v16qi, "vwsmaccvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_V16QI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_mask_v16qi, "vwsmaccvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_V16QI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_mask_v16si, "vwsmaccvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_V16SI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_mask_v2si, "vwsmaccvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_V2SI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_mask_v32hi, "vwsmaccvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_V32HI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_mask_v32qi, "vwsmaccvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_V32QI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_mask_v32qi, "vwsmaccvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_V32QI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_mask_v4hi, "vwsmaccvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_V4HI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_mask_v4si, "vwsmaccvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_V4SI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_mask_v4si, "vwsmaccvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_V4SI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_mask_v64qi, "vwsmaccvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_V64QI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_mask_v8hi, "vwsmaccvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_V8HI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_mask_v8hi, "vwsmaccvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_V8HI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_mask_v8qi, "vwsmaccvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_V8QI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_mask_v8si, "vwsmaccvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_V8SI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_mask_v8si, "vwsmaccvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_V8SI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_v16hi, "vwsmaccvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_V16HI_V16SI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_v16hi, "vwsmaccvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_V16HI_V16SI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_v16qi, "vwsmaccvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_V16QI_V16HI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_v16qi, "vwsmaccvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_V16QI_V16HI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_v16si, "vwsmaccvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_V16SI_V16DI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_v2si, "vwsmaccvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_V2SI_V2DI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_v32hi, "vwsmaccvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_V32HI_V32SI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_v32qi, "vwsmaccvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_V32QI_V32HI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_v32qi, "vwsmaccvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_V32QI_V32HI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_v4hi, "vwsmaccvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_V4HI_V4SI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_v4si, "vwsmaccvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_V4SI_V4DI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_v4si, "vwsmaccvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_V4SI_V4DI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_v64qi, "vwsmaccvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_V64QI_V64HI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_v8hi, "vwsmaccvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_V8HI_V8SI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_v8hi, "vwsmaccvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_V8HI_V8SI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_v8qi, "vwsmaccvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_V8QI_V8HI_USI, vector64),
RISCV_BUILTIN (vwsmaccvv_v8si, "vwsmaccvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_V8SI_V8DI_USI, vector128),
RISCV_BUILTIN (vwsmaccvv_v8si, "vwsmaccvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_V8SI_V8DI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_mask_v16hi, "vwsmaccvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_HI_V16HI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_mask_v16hi, "vwsmaccvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_HI_V16HI_V16SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_mask_v16qi, "vwsmaccvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_QI_V16QI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_mask_v16qi, "vwsmaccvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_QI_V16QI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_mask_v16si, "vwsmaccvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_SI_V16SI_V16DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_mask_v2si, "vwsmaccvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_SI_V2SI_V2DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_mask_v32hi, "vwsmaccvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_HI_V32HI_V32SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_mask_v32qi, "vwsmaccvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_QI_V32QI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_mask_v32qi, "vwsmaccvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_QI_V32QI_V32HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_mask_v4hi, "vwsmaccvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_HI_V4HI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_mask_v4si, "vwsmaccvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_V4SI_V4DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_mask_v4si, "vwsmaccvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_V4SI_V4DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_mask_v64qi, "vwsmaccvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_QI_V64QI_V64HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_mask_v8hi, "vwsmaccvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_HI_V8HI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_mask_v8hi, "vwsmaccvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_HI_V8HI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_mask_v8qi, "vwsmaccvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_QI_V8QI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_mask_v8si, "vwsmaccvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_V8SI_V8DI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_mask_v8si, "vwsmaccvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_V8SI_V8DI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_v16hi, "vwsmaccvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_HI_V16HI_V16SI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_v16hi, "vwsmaccvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_HI_V16HI_V16SI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_v16qi, "vwsmaccvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_QI_V16QI_V16HI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_v16qi, "vwsmaccvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_QI_V16QI_V16HI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_v16si, "vwsmaccvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_SI_V16SI_V16DI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_v2si, "vwsmaccvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_SI_V2SI_V2DI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_v32hi, "vwsmaccvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_HI_V32HI_V32SI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_v32qi, "vwsmaccvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_QI_V32QI_V32HI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_v32qi, "vwsmaccvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_QI_V32QI_V32HI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_v4hi, "vwsmaccvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_HI_V4HI_V4SI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_v4si, "vwsmaccvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_SI_V4SI_V4DI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_v4si, "vwsmaccvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_SI_V4SI_V4DI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_v64qi, "vwsmaccvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_QI_V64QI_V64HI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_v8hi, "vwsmaccvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_HI_V8HI_V8SI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_v8hi, "vwsmaccvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_HI_V8HI_V8SI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_v8qi, "vwsmaccvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_QI_V8QI_V8HI_USI, vector64),
RISCV_BUILTIN (vwsmaccvx_v8si, "vwsmaccvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_SI_V8SI_V8DI_USI, vector128),
RISCV_BUILTIN (vwsmaccvx_v8si, "vwsmaccvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_SI_V8SI_V8DI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_mask_v16hi, "vwsubuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_mask_v16hi, "vwsubuvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_mask_v16qi, "vwsubuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_mask_v16qi, "vwsubuvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_mask_v16si, "vwsubuvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16SI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_mask_v2si, "vwsubuvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2SI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_mask_v32hi, "vwsubuvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32HI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_mask_v32qi, "vwsubuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_mask_v32qi, "vwsubuvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_mask_v4hi, "vwsubuvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4HI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_mask_v4si, "vwsubuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_mask_v4si, "vwsubuvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_mask_v64qi, "vwsubuvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64QI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_mask_v8hi, "vwsubuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_mask_v8hi, "vwsubuvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_mask_v8qi, "vwsubuvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_mask_v8si, "vwsubuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_mask_v8si, "vwsubuvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_v16hi, "vwsubuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UV16HI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_v16hi, "vwsubuvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UV16HI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_v16qi, "vwsubuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_v16qi, "vwsubuvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UV16QI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_v16si, "vwsubuvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16SI_UV16SI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_v2si, "vwsubuvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2SI_UV2SI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_v32hi, "vwsubuvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32HI_UV32HI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_v32qi, "vwsubuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UV32QI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_v32qi, "vwsubuvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UV32QI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_v4hi, "vwsubuvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4HI_UV4HI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_v4si, "vwsubuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_UV4SI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_v4si, "vwsubuvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_UV4SI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_v64qi, "vwsubuvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64QI_UV64QI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_v8hi, "vwsubuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UV8HI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_v8hi, "vwsubuvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UV8HI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_v8qi, "vwsubuvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvv_v8si, "vwsubuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_UV8SI_USI, vector128),
RISCV_BUILTIN (vwsubuvv_v8si, "vwsubuvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_UV8SI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_mask_v16hi, "vwsubuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_mask_v16hi, "vwsubuvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_mask_v16qi, "vwsubuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_mask_v16qi, "vwsubuvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_mask_v16si, "vwsubuvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_mask_v2si, "vwsubuvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_mask_v32hi, "vwsubuvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_mask_v32qi, "vwsubuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_mask_v32qi, "vwsubuvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_mask_v4hi, "vwsubuvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_mask_v4si, "vwsubuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_mask_v4si, "vwsubuvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_mask_v64qi, "vwsubuvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64QI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_mask_v8hi, "vwsubuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_mask_v8hi, "vwsubuvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_mask_v8qi, "vwsubuvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_mask_v8si, "vwsubuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_mask_v8si, "vwsubuvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_v16hi, "vwsubuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UHI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_v16hi, "vwsubuvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16HI_UHI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_v16qi, "vwsubuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UQI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_v16qi, "vwsubuvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16QI_UQI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_v16si, "vwsubuvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16SI_USI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_v2si, "vwsubuvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2SI_USI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_v32hi, "vwsubuvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32HI_UHI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_v32qi, "vwsubuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UQI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_v32qi, "vwsubuvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32QI_UQI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_v4hi, "vwsubuvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4HI_UHI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_v4si, "vwsubuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_USI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_v4si, "vwsubuvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4SI_USI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_v64qi, "vwsubuvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64QI_UQI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_v8hi, "vwsubuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UHI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_v8hi, "vwsubuvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8HI_UHI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_v8qi, "vwsubuvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8QI_UQI_USI, vector64),
RISCV_BUILTIN (vwsubuvx_v8si, "vwsubuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_USI_USI, vector128),
RISCV_BUILTIN (vwsubuvx_v8si, "vwsubuvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8SI_USI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_mask_v16hi, "vwsubuwv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_mask_v16hi, "vwsubuwv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UV16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_mask_v16qi, "vwsubuwv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_mask_v16qi, "vwsubuwv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UV16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_mask_v16si, "vwsubuwv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_UV16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_mask_v2si, "vwsubuwv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_UV2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_mask_v32hi, "vwsubuwv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UV32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_mask_v32qi, "vwsubuwv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_mask_v32qi, "vwsubuwv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UV32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_mask_v4hi, "vwsubuwv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UV4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_mask_v4si, "vwsubuwv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_mask_v4si, "vwsubuwv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_UV4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_mask_v64qi, "vwsubuwv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UV64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_mask_v8hi, "vwsubuwv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_mask_v8hi, "vwsubuwv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_mask_v8qi, "vwsubuwv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UV8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_mask_v8si, "vwsubuwv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_mask_v8si, "vwsubuwv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_UV8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_v16hi, "vwsubuwv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_v16hi, "vwsubuwv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16HI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_v16qi, "vwsubuwv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_v16qi, "vwsubuwv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16QI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_v16si, "vwsubuwv_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16SI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_v2si, "vwsubuwv_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2SI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_v32hi, "vwsubuwv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32HI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_v32qi, "vwsubuwv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_v32qi, "vwsubuwv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32QI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_v4hi, "vwsubuwv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4HI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_v4si, "vwsubuwv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_v4si, "vwsubuwv_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4SI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_v64qi, "vwsubuwv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64QI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_v8hi, "vwsubuwv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_v8hi, "vwsubuwv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8HI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_v8qi, "vwsubuwv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwv_v8si, "vwsubuwv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_USI, vector128),
RISCV_BUILTIN (vwsubuwv_v8si, "vwsubuwv_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8SI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_mask_v16hi, "vwsubuwx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_mask_v16hi, "vwsubuwx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UV16SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_mask_v16qi, "vwsubuwx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_mask_v16qi, "vwsubuwx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UV16HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_mask_v16si, "vwsubuwx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_UV16DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_mask_v2si, "vwsubuwx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_UV2DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_mask_v32hi, "vwsubuwx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UV32SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_mask_v32qi, "vwsubuwx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_mask_v32qi, "vwsubuwx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UV32HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_mask_v4hi, "vwsubuwx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UV4SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_mask_v4si, "vwsubuwx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_mask_v4si, "vwsubuwx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_UV4DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_mask_v64qi, "vwsubuwx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UV64HI_UQI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_mask_v8hi, "vwsubuwx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UHI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_mask_v8hi, "vwsubuwx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UV8SI_UHI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_mask_v8qi, "vwsubuwx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UV8HI_UQI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_mask_v8si, "vwsubuwx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_mask_v8si, "vwsubuwx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_UV8DI_USI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_v16hi, "vwsubuwx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UHI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_v16hi, "vwsubuwx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_UV16SI_FTYPE_UV16SI_UHI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_v16qi, "vwsubuwx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UQI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_v16qi, "vwsubuwx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_UV16HI_FTYPE_UV16HI_UQI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_v16si, "vwsubuwx_v16si", RISCV_BUILTIN_DIRECT, RISCV_UV16DI_FTYPE_UV16DI_USI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_v2si, "vwsubuwx_v2si", RISCV_BUILTIN_DIRECT, RISCV_UV2DI_FTYPE_UV2DI_USI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_v32hi, "vwsubuwx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_UV32SI_FTYPE_UV32SI_UHI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_v32qi, "vwsubuwx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UQI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_v32qi, "vwsubuwx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_UV32HI_FTYPE_UV32HI_UQI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_v4hi, "vwsubuwx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_UV4SI_FTYPE_UV4SI_UHI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_v4si, "vwsubuwx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_USI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_v4si, "vwsubuwx_v4si", RISCV_BUILTIN_DIRECT, RISCV_UV4DI_FTYPE_UV4DI_USI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_v64qi, "vwsubuwx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_UV64HI_FTYPE_UV64HI_UQI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_v8hi, "vwsubuwx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UHI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_v8hi, "vwsubuwx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_UV8SI_FTYPE_UV8SI_UHI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_v8qi, "vwsubuwx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_UV8HI_FTYPE_UV8HI_UQI_USI, vector64),
RISCV_BUILTIN (vwsubuwx_v8si, "vwsubuwx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_USI_USI, vector128),
RISCV_BUILTIN (vwsubuwx_v8si, "vwsubuwx_v8si", RISCV_BUILTIN_DIRECT, RISCV_UV8DI_FTYPE_UV8DI_USI_USI, vector64),
RISCV_BUILTIN (vwsubvv_mask_v16hi, "vwsubvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvv_mask_v16hi, "vwsubvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvv_mask_v16qi, "vwsubvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvv_mask_v16qi, "vwsubvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvv_mask_v16si, "vwsubvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvv_mask_v2si, "vwsubvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvv_mask_v32hi, "vwsubvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvv_mask_v32qi, "vwsubvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvv_mask_v32qi, "vwsubvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvv_mask_v4hi, "vwsubvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvv_mask_v4si, "vwsubvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvv_mask_v4si, "vwsubvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvv_mask_v64qi, "vwsubvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvv_mask_v8hi, "vwsubvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvv_mask_v8hi, "vwsubvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvv_mask_v8qi, "vwsubvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvv_mask_v8si, "vwsubvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvv_mask_v8si, "vwsubvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvv_v16hi, "vwsubvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_V16HI_USI, vector128),
RISCV_BUILTIN (vwsubvv_v16hi, "vwsubvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_V16HI_USI, vector64),
RISCV_BUILTIN (vwsubvv_v16qi, "vwsubvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_V16QI_USI, vector128),
RISCV_BUILTIN (vwsubvv_v16qi, "vwsubvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_V16QI_USI, vector64),
RISCV_BUILTIN (vwsubvv_v16si, "vwsubvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_V16SI_USI, vector128),
RISCV_BUILTIN (vwsubvv_v2si, "vwsubvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_V2SI_USI, vector64),
RISCV_BUILTIN (vwsubvv_v32hi, "vwsubvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_V32HI_USI, vector128),
RISCV_BUILTIN (vwsubvv_v32qi, "vwsubvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_V32QI_USI, vector128),
RISCV_BUILTIN (vwsubvv_v32qi, "vwsubvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_V32QI_USI, vector64),
RISCV_BUILTIN (vwsubvv_v4hi, "vwsubvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_V4HI_USI, vector64),
RISCV_BUILTIN (vwsubvv_v4si, "vwsubvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_V4SI_USI, vector128),
RISCV_BUILTIN (vwsubvv_v4si, "vwsubvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_V4SI_USI, vector64),
RISCV_BUILTIN (vwsubvv_v64qi, "vwsubvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_V64QI_USI, vector128),
RISCV_BUILTIN (vwsubvv_v8hi, "vwsubvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_V8HI_USI, vector128),
RISCV_BUILTIN (vwsubvv_v8hi, "vwsubvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_V8HI_USI, vector64),
RISCV_BUILTIN (vwsubvv_v8qi, "vwsubvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_V8QI_USI, vector64),
RISCV_BUILTIN (vwsubvv_v8si, "vwsubvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_V8SI_USI, vector128),
RISCV_BUILTIN (vwsubvv_v8si, "vwsubvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_V8SI_USI, vector64),
RISCV_BUILTIN (vwsubvx_mask_v16hi, "vwsubvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvx_mask_v16hi, "vwsubvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvx_mask_v16qi, "vwsubvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvx_mask_v16qi, "vwsubvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvx_mask_v16si, "vwsubvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvx_mask_v2si, "vwsubvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvx_mask_v32hi, "vwsubvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvx_mask_v32qi, "vwsubvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvx_mask_v32qi, "vwsubvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvx_mask_v4hi, "vwsubvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvx_mask_v4si, "vwsubvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvx_mask_v4si, "vwsubvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvx_mask_v64qi, "vwsubvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvx_mask_v8hi, "vwsubvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvx_mask_v8hi, "vwsubvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvx_mask_v8qi, "vwsubvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvx_mask_v8si, "vwsubvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubvx_mask_v8si, "vwsubvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubvx_v16hi, "vwsubvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_HI_USI, vector128),
RISCV_BUILTIN (vwsubvx_v16hi, "vwsubvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16HI_HI_USI, vector64),
RISCV_BUILTIN (vwsubvx_v16qi, "vwsubvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_QI_USI, vector128),
RISCV_BUILTIN (vwsubvx_v16qi, "vwsubvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16QI_QI_USI, vector64),
RISCV_BUILTIN (vwsubvx_v16si, "vwsubvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16SI_SI_USI, vector128),
RISCV_BUILTIN (vwsubvx_v2si, "vwsubvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2SI_SI_USI, vector64),
RISCV_BUILTIN (vwsubvx_v32hi, "vwsubvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32HI_HI_USI, vector128),
RISCV_BUILTIN (vwsubvx_v32qi, "vwsubvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_QI_USI, vector128),
RISCV_BUILTIN (vwsubvx_v32qi, "vwsubvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32QI_QI_USI, vector64),
RISCV_BUILTIN (vwsubvx_v4hi, "vwsubvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4HI_HI_USI, vector64),
RISCV_BUILTIN (vwsubvx_v4si, "vwsubvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_SI_USI, vector128),
RISCV_BUILTIN (vwsubvx_v4si, "vwsubvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4SI_SI_USI, vector64),
RISCV_BUILTIN (vwsubvx_v64qi, "vwsubvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64QI_QI_USI, vector128),
RISCV_BUILTIN (vwsubvx_v8hi, "vwsubvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_HI_USI, vector128),
RISCV_BUILTIN (vwsubvx_v8hi, "vwsubvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8HI_HI_USI, vector64),
RISCV_BUILTIN (vwsubvx_v8qi, "vwsubvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8QI_QI_USI, vector64),
RISCV_BUILTIN (vwsubvx_v8si, "vwsubvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_SI_USI, vector128),
RISCV_BUILTIN (vwsubvx_v8si, "vwsubvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8SI_SI_USI, vector64),
RISCV_BUILTIN (vwsubwv_mask_v16hi, "vwsubwv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwv_mask_v16hi, "vwsubwv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwv_mask_v16qi, "vwsubwv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwv_mask_v16qi, "vwsubwv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwv_mask_v16si, "vwsubwv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwv_mask_v2si, "vwsubwv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwv_mask_v32hi, "vwsubwv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwv_mask_v32qi, "vwsubwv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwv_mask_v32qi, "vwsubwv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwv_mask_v4hi, "vwsubwv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwv_mask_v4si, "vwsubwv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwv_mask_v4si, "vwsubwv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwv_mask_v64qi, "vwsubwv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwv_mask_v8hi, "vwsubwv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwv_mask_v8hi, "vwsubwv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwv_mask_v8qi, "vwsubwv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwv_mask_v8si, "vwsubwv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwv_mask_v8si, "vwsubwv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwv_v16hi, "vwsubwv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_USI, vector128),
RISCV_BUILTIN (vwsubwv_v16hi, "vwsubwv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16HI_USI, vector64),
RISCV_BUILTIN (vwsubwv_v16qi, "vwsubwv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_USI, vector128),
RISCV_BUILTIN (vwsubwv_v16qi, "vwsubwv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16QI_USI, vector64),
RISCV_BUILTIN (vwsubwv_v16si, "vwsubwv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16SI_USI, vector128),
RISCV_BUILTIN (vwsubwv_v2si, "vwsubwv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2SI_USI, vector64),
RISCV_BUILTIN (vwsubwv_v32hi, "vwsubwv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32HI_USI, vector128),
RISCV_BUILTIN (vwsubwv_v32qi, "vwsubwv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_USI, vector128),
RISCV_BUILTIN (vwsubwv_v32qi, "vwsubwv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32QI_USI, vector64),
RISCV_BUILTIN (vwsubwv_v4hi, "vwsubwv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4HI_USI, vector64),
RISCV_BUILTIN (vwsubwv_v4si, "vwsubwv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_USI, vector128),
RISCV_BUILTIN (vwsubwv_v4si, "vwsubwv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4SI_USI, vector64),
RISCV_BUILTIN (vwsubwv_v64qi, "vwsubwv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64QI_USI, vector128),
RISCV_BUILTIN (vwsubwv_v8hi, "vwsubwv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_USI, vector128),
RISCV_BUILTIN (vwsubwv_v8hi, "vwsubwv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8HI_USI, vector64),
RISCV_BUILTIN (vwsubwv_v8qi, "vwsubwv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8QI_USI, vector64),
RISCV_BUILTIN (vwsubwv_v8si, "vwsubwv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_USI, vector128),
RISCV_BUILTIN (vwsubwv_v8si, "vwsubwv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8SI_USI, vector64),
RISCV_BUILTIN (vwsubwx_mask_v16hi, "vwsubwx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwx_mask_v16hi, "vwsubwx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwx_mask_v16qi, "vwsubwx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwx_mask_v16qi, "vwsubwx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwx_mask_v16si, "vwsubwx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwx_mask_v2si, "vwsubwx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwx_mask_v32hi, "vwsubwx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwx_mask_v32qi, "vwsubwx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwx_mask_v32qi, "vwsubwx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwx_mask_v4hi, "vwsubwx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwx_mask_v4si, "vwsubwx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwx_mask_v4si, "vwsubwx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwx_mask_v64qi, "vwsubwx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_QI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwx_mask_v8hi, "vwsubwx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_HI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwx_mask_v8hi, "vwsubwx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_HI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwx_mask_v8qi, "vwsubwx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_QI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwx_mask_v8si, "vwsubwx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI_UV16QI_USI, vector128),
RISCV_BUILTIN (vwsubwx_mask_v8si, "vwsubwx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI_UV8QI_USI, vector64),
RISCV_BUILTIN (vwsubwx_v16hi, "vwsubwx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_HI_USI, vector128),
RISCV_BUILTIN (vwsubwx_v16hi, "vwsubwx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_HI_USI, vector64),
RISCV_BUILTIN (vwsubwx_v16qi, "vwsubwx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_QI_USI, vector128),
RISCV_BUILTIN (vwsubwx_v16qi, "vwsubwx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_QI_USI, vector64),
RISCV_BUILTIN (vwsubwx_v16si, "vwsubwx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_SI_USI, vector128),
RISCV_BUILTIN (vwsubwx_v2si, "vwsubwx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_SI_USI, vector64),
RISCV_BUILTIN (vwsubwx_v32hi, "vwsubwx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_HI_USI, vector128),
RISCV_BUILTIN (vwsubwx_v32qi, "vwsubwx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_QI_USI, vector128),
RISCV_BUILTIN (vwsubwx_v32qi, "vwsubwx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_QI_USI, vector64),
RISCV_BUILTIN (vwsubwx_v4hi, "vwsubwx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_HI_USI, vector64),
RISCV_BUILTIN (vwsubwx_v4si, "vwsubwx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_USI, vector128),
RISCV_BUILTIN (vwsubwx_v4si, "vwsubwx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_SI_USI, vector64),
RISCV_BUILTIN (vwsubwx_v64qi, "vwsubwx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_QI_USI, vector128),
RISCV_BUILTIN (vwsubwx_v8hi, "vwsubwx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_HI_USI, vector128),
RISCV_BUILTIN (vwsubwx_v8hi, "vwsubwx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_HI_USI, vector64),
RISCV_BUILTIN (vwsubwx_v8qi, "vwsubwx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_QI_USI, vector64),
RISCV_BUILTIN (vwsubwx_v8si, "vwsubwx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_USI, vector128),
RISCV_BUILTIN (vwsubwx_v8si, "vwsubwx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_SI_USI, vector64),
RISCV_BUILTIN (vxorvi_mask_v128qi, "vxorvi_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v16di, "vxorvi_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v16hi, "vxorvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v16hi, "vxorvi_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v16qi, "vxorvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v16qi, "vxorvi_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v16si, "vxorvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v16si, "vxorvi_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v1di, "vxorvi_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v2di, "vxorvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v2di, "vxorvi_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v2si, "vxorvi_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v32hi, "vxorvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v32hi, "vxorvi_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v32qi, "vxorvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v32qi, "vxorvi_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v32si, "vxorvi_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v4di, "vxorvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v4di, "vxorvi_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v4hi, "vxorvi_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v4si, "vxorvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v4si, "vxorvi_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v64hi, "vxorvi_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v64qi, "vxorvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v64qi, "vxorvi_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v8di, "vxorvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v8di, "vxorvi_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v8hi, "vxorvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v8hi, "vxorvi_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v8qi, "vxorvi_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_mask_v8si, "vxorvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvi_mask_v8si, "vxorvi_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvi_v128qi, "vxorvi_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vxorvi_v16di, "vxorvi_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vxorvi_v16hi, "vxorvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vxorvi_v16hi, "vxorvi_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vxorvi_v16qi, "vxorvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vxorvi_v16qi, "vxorvi_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vxorvi_v16si, "vxorvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vxorvi_v16si, "vxorvi_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vxorvi_v1di, "vxorvi_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vxorvi_v2di, "vxorvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vxorvi_v2di, "vxorvi_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vxorvi_v2si, "vxorvi_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vxorvi_v32hi, "vxorvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vxorvi_v32hi, "vxorvi_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vxorvi_v32qi, "vxorvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vxorvi_v32qi, "vxorvi_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vxorvi_v32si, "vxorvi_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vxorvi_v4di, "vxorvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vxorvi_v4di, "vxorvi_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vxorvi_v4hi, "vxorvi_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vxorvi_v4si, "vxorvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vxorvi_v4si, "vxorvi_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vxorvi_v64hi, "vxorvi_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vxorvi_v64qi, "vxorvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vxorvi_v64qi, "vxorvi_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vxorvi_v8di, "vxorvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vxorvi_v8di, "vxorvi_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vxorvi_v8hi, "vxorvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vxorvi_v8hi, "vxorvi_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vxorvi_v8qi, "vxorvi_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vxorvi_v8si, "vxorvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vxorvi_v8si, "vxorvi_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v128qi, "vxorvv_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_V128QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v16di, "vxorvv_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_V16DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v16hi, "vxorvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v16hi, "vxorvv_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_V16HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v16qi, "vxorvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v16qi, "vxorvv_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_V16QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v16si, "vxorvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v16si, "vxorvv_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_V16SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v1di, "vxorvv_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_V1DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v2di, "vxorvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v2di, "vxorvv_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_V2DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v2si, "vxorvv_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_V2SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v32hi, "vxorvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v32hi, "vxorvv_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_V32HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v32qi, "vxorvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v32qi, "vxorvv_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_V32QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v32si, "vxorvv_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_V32SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v4di, "vxorvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v4di, "vxorvv_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_V4DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v4hi, "vxorvv_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_V4HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v4si, "vxorvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v4si, "vxorvv_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_V4SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v64hi, "vxorvv_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_V64HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v64qi, "vxorvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v64qi, "vxorvv_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_V64QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v8di, "vxorvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v8di, "vxorvv_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_V8DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v8hi, "vxorvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v8hi, "vxorvv_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_V8HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v8qi, "vxorvv_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_V8QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_mask_v8si, "vxorvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_mask_v8si, "vxorvv_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_V8SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_v128qi, "vxorvv_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_SI, vector128),
RISCV_BUILTIN (vxorvv_v16di, "vxorvv_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_SI, vector128),
RISCV_BUILTIN (vxorvv_v16hi, "vxorvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector128),
RISCV_BUILTIN (vxorvv_v16hi, "vxorvv_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_SI, vector64),
RISCV_BUILTIN (vxorvv_v16qi, "vxorvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector128),
RISCV_BUILTIN (vxorvv_v16qi, "vxorvv_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_SI, vector64),
RISCV_BUILTIN (vxorvv_v16si, "vxorvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector128),
RISCV_BUILTIN (vxorvv_v16si, "vxorvv_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI, vector64),
RISCV_BUILTIN (vxorvv_v1di, "vxorvv_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_SI, vector64),
RISCV_BUILTIN (vxorvv_v2di, "vxorvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector128),
RISCV_BUILTIN (vxorvv_v2di, "vxorvv_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_SI, vector64),
RISCV_BUILTIN (vxorvv_v2si, "vxorvv_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI, vector64),
RISCV_BUILTIN (vxorvv_v32hi, "vxorvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector128),
RISCV_BUILTIN (vxorvv_v32hi, "vxorvv_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_SI, vector64),
RISCV_BUILTIN (vxorvv_v32qi, "vxorvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector128),
RISCV_BUILTIN (vxorvv_v32qi, "vxorvv_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_SI, vector64),
RISCV_BUILTIN (vxorvv_v32si, "vxorvv_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI, vector128),
RISCV_BUILTIN (vxorvv_v4di, "vxorvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector128),
RISCV_BUILTIN (vxorvv_v4di, "vxorvv_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_SI, vector64),
RISCV_BUILTIN (vxorvv_v4hi, "vxorvv_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_SI, vector64),
RISCV_BUILTIN (vxorvv_v4si, "vxorvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector128),
RISCV_BUILTIN (vxorvv_v4si, "vxorvv_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI, vector64),
RISCV_BUILTIN (vxorvv_v64hi, "vxorvv_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_SI, vector128),
RISCV_BUILTIN (vxorvv_v64qi, "vxorvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector128),
RISCV_BUILTIN (vxorvv_v64qi, "vxorvv_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_SI, vector64),
RISCV_BUILTIN (vxorvv_v8di, "vxorvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector128),
RISCV_BUILTIN (vxorvv_v8di, "vxorvv_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_SI, vector64),
RISCV_BUILTIN (vxorvv_v8hi, "vxorvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector128),
RISCV_BUILTIN (vxorvv_v8hi, "vxorvv_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_SI, vector64),
RISCV_BUILTIN (vxorvv_v8qi, "vxorvv_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_SI, vector64),
RISCV_BUILTIN (vxorvv_v8si, "vxorvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector128),
RISCV_BUILTIN (vxorvv_v8si, "vxorvv_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v128qi, "vxorvx_mask_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_V128QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v16di, "vxorvx_mask_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_V16DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v16hi, "vxorvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v16hi, "vxorvx_mask_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_V16HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v16qi, "vxorvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v16qi, "vxorvx_mask_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_V16QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v16si, "vxorvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v16si, "vxorvx_mask_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_V16SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v1di, "vxorvx_mask_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_V1DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v2di, "vxorvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v2di, "vxorvx_mask_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_V2DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v2si, "vxorvx_mask_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_V2SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v32hi, "vxorvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v32hi, "vxorvx_mask_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_V32HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v32qi, "vxorvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v32qi, "vxorvx_mask_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_V32QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v32si, "vxorvx_mask_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_V32SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v4di, "vxorvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v4di, "vxorvx_mask_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_V4DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v4hi, "vxorvx_mask_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_V4HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v4si, "vxorvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v4si, "vxorvx_mask_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_V4SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v64hi, "vxorvx_mask_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_V64HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v64qi, "vxorvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v64qi, "vxorvx_mask_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_V64QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v8di, "vxorvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v8di, "vxorvx_mask_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_V8DI_DI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v8hi, "vxorvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v8hi, "vxorvx_mask_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_V8HI_HI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v8qi, "vxorvx_mask_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_V8QI_QI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_mask_v8si, "vxorvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV16QI_SI, vector128),
RISCV_BUILTIN (vxorvx_mask_v8si, "vxorvx_mask_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_V8SI_SI_UV8QI_SI, vector64),
RISCV_BUILTIN (vxorvx_v128qi, "vxorvx_v128qi", RISCV_BUILTIN_DIRECT, RISCV_V128QI_FTYPE_V128QI_QI_SI, vector128),
RISCV_BUILTIN (vxorvx_v16di, "vxorvx_v16di", RISCV_BUILTIN_DIRECT, RISCV_V16DI_FTYPE_V16DI_DI_SI, vector128),
RISCV_BUILTIN (vxorvx_v16hi, "vxorvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector128),
RISCV_BUILTIN (vxorvx_v16hi, "vxorvx_v16hi", RISCV_BUILTIN_DIRECT, RISCV_V16HI_FTYPE_V16HI_HI_SI, vector64),
RISCV_BUILTIN (vxorvx_v16qi, "vxorvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector128),
RISCV_BUILTIN (vxorvx_v16qi, "vxorvx_v16qi", RISCV_BUILTIN_DIRECT, RISCV_V16QI_FTYPE_V16QI_QI_SI, vector64),
RISCV_BUILTIN (vxorvx_v16si, "vxorvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector128),
RISCV_BUILTIN (vxorvx_v16si, "vxorvx_v16si", RISCV_BUILTIN_DIRECT, RISCV_V16SI_FTYPE_V16SI_SI_SI, vector64),
RISCV_BUILTIN (vxorvx_v1di, "vxorvx_v1di", RISCV_BUILTIN_DIRECT, RISCV_V1DI_FTYPE_V1DI_DI_SI, vector64),
RISCV_BUILTIN (vxorvx_v2di, "vxorvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector128),
RISCV_BUILTIN (vxorvx_v2di, "vxorvx_v2di", RISCV_BUILTIN_DIRECT, RISCV_V2DI_FTYPE_V2DI_DI_SI, vector64),
RISCV_BUILTIN (vxorvx_v2si, "vxorvx_v2si", RISCV_BUILTIN_DIRECT, RISCV_V2SI_FTYPE_V2SI_SI_SI, vector64),
RISCV_BUILTIN (vxorvx_v32hi, "vxorvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector128),
RISCV_BUILTIN (vxorvx_v32hi, "vxorvx_v32hi", RISCV_BUILTIN_DIRECT, RISCV_V32HI_FTYPE_V32HI_HI_SI, vector64),
RISCV_BUILTIN (vxorvx_v32qi, "vxorvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector128),
RISCV_BUILTIN (vxorvx_v32qi, "vxorvx_v32qi", RISCV_BUILTIN_DIRECT, RISCV_V32QI_FTYPE_V32QI_QI_SI, vector64),
RISCV_BUILTIN (vxorvx_v32si, "vxorvx_v32si", RISCV_BUILTIN_DIRECT, RISCV_V32SI_FTYPE_V32SI_SI_SI, vector128),
RISCV_BUILTIN (vxorvx_v4di, "vxorvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector128),
RISCV_BUILTIN (vxorvx_v4di, "vxorvx_v4di", RISCV_BUILTIN_DIRECT, RISCV_V4DI_FTYPE_V4DI_DI_SI, vector64),
RISCV_BUILTIN (vxorvx_v4hi, "vxorvx_v4hi", RISCV_BUILTIN_DIRECT, RISCV_V4HI_FTYPE_V4HI_HI_SI, vector64),
RISCV_BUILTIN (vxorvx_v4si, "vxorvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector128),
RISCV_BUILTIN (vxorvx_v4si, "vxorvx_v4si", RISCV_BUILTIN_DIRECT, RISCV_V4SI_FTYPE_V4SI_SI_SI, vector64),
RISCV_BUILTIN (vxorvx_v64hi, "vxorvx_v64hi", RISCV_BUILTIN_DIRECT, RISCV_V64HI_FTYPE_V64HI_HI_SI, vector128),
RISCV_BUILTIN (vxorvx_v64qi, "vxorvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector128),
RISCV_BUILTIN (vxorvx_v64qi, "vxorvx_v64qi", RISCV_BUILTIN_DIRECT, RISCV_V64QI_FTYPE_V64QI_QI_SI, vector64),
RISCV_BUILTIN (vxorvx_v8di, "vxorvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector128),
RISCV_BUILTIN (vxorvx_v8di, "vxorvx_v8di", RISCV_BUILTIN_DIRECT, RISCV_V8DI_FTYPE_V8DI_DI_SI, vector64),
RISCV_BUILTIN (vxorvx_v8hi, "vxorvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector128),
RISCV_BUILTIN (vxorvx_v8hi, "vxorvx_v8hi", RISCV_BUILTIN_DIRECT, RISCV_V8HI_FTYPE_V8HI_HI_SI, vector64),
RISCV_BUILTIN (vxorvx_v8qi, "vxorvx_v8qi", RISCV_BUILTIN_DIRECT, RISCV_V8QI_FTYPE_V8QI_QI_SI, vector64),
RISCV_BUILTIN (vxorvx_v8si, "vxorvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector128),
RISCV_BUILTIN (vxorvx_v8si, "vxorvx_v8si", RISCV_BUILTIN_DIRECT, RISCV_V8SI_FTYPE_V8SI_SI_SI, vector64),