# Designed-and-Verified-a-16-1-MUX-using-2-1-MUX-and-4-1-MUX-using-Verilog-HDL