Test x87 style floating point instructions


fxch Latency

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44510      50759     102011     201014          8          0          0 
     44344      50565     102011     201014          8          0          0 
     44316      50565     102011     201014          8          0          0 
     44330      50530     102011     201014          4          0          0 
     44276      50530     102011     201014          4          0          0 
     44338      50529     102011     201014          4          0          0 
     44261      50529     102011     201014          4          0          0 
     44351      50530     102011     201014          4          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44459      50755     102011     201014          0          0          7 
     44387      50566     102011     201014          0          0          7 
     44294      50563     102011     201014          0          0          7 
     76723      53028     102011     201387          5          8        102 
     42996      50564     102011     201014          0          0          7 
     42867      50530     102011     201014          0          0          5 
     42970      50530     102011     201014          0          0          5 
     42867      50530     102011     201014          0          0          5 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     45949      50754     102011     201014       1011          0     201069 
     45844      50562     102011     201014       1011          0     201067 
     45797      50563     102011     201014       1011          0     201067 
     45815      50563     102011     201014       1011          0     201067 
     45797      50529     102011     201014       1001          0     201038 
     45759      50529     102011     201014       1001          0     201038 
     45820      50529     102011     201014       1001          0     201038 
     45743      50529     102011     201014       1001          0     201038 


ffree Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4425       5213      10211      10111       5000          0          0 
      4259       5014      10211      10111       5000          0          0 
      4257       5011      10211      10111       5000          0          0 
      4260       5011      10211      10111       5000          0          0 
      4260       5011      10211      10111       5000          0          0 
      4266       5010      10211      10111       5000          0          0 
      4266       5010      10211      10111       5000          0          0 
      4264       5009      10211      10111       5000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4722       5206      10211      10111          0          0       5001 
      4544       5012      10211      10111          0          0       5001 
      4545       5009      10211      10111          0          0       5001 
      4553       5011      10211      10111          0          0       5001 
      4544       5010      10211      10111          0          0       5001 
      4540       5009      10211      10111          0          0       5001 
      4538       5009      10211      10111          0          0       5001 
      4536       5010      10211      10111          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4880       5198      10211      10111        113          0      10146 
      4704       5015      10211      10111        110          0      10152 
      4701       5013      10211      10111        110          0      10153 
      4693       5011      10211      10111        100          0      10123 
      4694       5012      10211      10111        100          0      10123 
      4690       5012      10211      10111        100          0      10123 
      4683       5010      10211      10111        100          0      10123 
      4683       5011      10211      10111        100          0      10123 


fincstp: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4997       5321      10211      10112       5000          0          0 
      4740       5052      10211      10112       5001          0          0 
      4740       5052      10211      10112       5001          0          0 
      4738       5054      10211      10112       5001          0          0 
      4730       5051      10211      10112       5001          0          0 
      4732       5055      10211      10112       5001          0          0 
      4726       5054      10211      10112       5001          0          0 
      4726       5054      10211      10112       5001          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4677       5326      10211      10112          0          0       5005 
      4433       5053      10211      10112          0          0       5003 
      4429       5051      10211      10112          0          0       5003 
      4427       5052      10211      10112          0          0       5003 
      4423       5052      10211      10112          0          0       5003 
      4421       5051      10211      10112          0          0       5003 
      4417       5051      10211      10112          0          0       5003 
      4423       5051      10211      10112          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4530       5326      10211      10112        102          0      10132 
      4294       5051      10211      10112        109          0      10150 
      4294       5052      10211      10112        110          0      10153 
      4290       5052      10211      10112        110          0      10148 
      4285       5051      10211      10112        100          0      10125 
      4284       5052      10211      10112        100          0      10125 
      4278       5051      10211      10112        100          0      10125 
      4278       5051      10211      10112        100          0      10125 


fdecstp: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5918       6319      10211      10154       5006         13          0 
      5042       5382      10211      10116       4992          9          2 
      4889       5221      10211      10135       5022          8          4 
      5404       5767      10211      10116       4990          7          0 
      5398       5757      10211      10118       4948         13          0 
      6175       6567      10211      10160       5030          9          0 
      4910       5214      10211      10114       5004          8          0 
      5081       5399      10211      10116       4984         10          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4534       5345      10211      10112          0          0       5005 
      4281       5052      10211      10112          0          0       5003 
      4286       5051      10211      10112          0          0       5003 
      4288       5051      10211      10112          0          0       5003 
      4296       5055      10211      10112          0          0       5003 
      4294       5052      10211      10112          0          0       5003 
      4298       5051      10211      10112          0          0       5003 
      4298       5053      10211      10112          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4553       5558      10211      10112        108          0      10148 
      4303       5055      10211      10112        105          0      10138 
      4299       5055      10211      10112        110          0      10153 
      4295       5054      10211      10112        100          0      10125 
      4293       5055      10211      10112        100          0      10125 
      4290       5053      10211      10112        100          0      10125 
      4288       5054      10211      10112        100          0      10125 
      4285       5053      10211      10112        100          0      10125 


fld st0 + fstp: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9944      11340      20211      20112       9953          0          0 
      8828      10056      20211      20112       9954          0          0 
      8834      10052      20211      20112       9954          0          0 
      8830      10055      20211      20112       9954          0          0 
      8822      10055      20211      20112       9952          0          0 
      8814      10055      20211      20112       9952          0          0 
      8802      10056      20211      20112       9952          0          0 
      8807      10059      20211      20112       9952          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9216      10516      20211      20112          0          0      10052 
      8794      10052      20211      20112          0          0      10050 
      8800      10052      20211      20112          0          0      10050 
      8808      10052      20211      20112          0          0      10050 
      8822      10054      20211      20112          0          0      10052 
      8826      10053      20211      20112          0          0      10052 
      8832      10051      20211      20112          0          0      10052 
      8820      10050      20211      20112          0          0      10052 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8872      10437      20211      20112        102          0      20132 
      8550      10052      20211      20112        110          0      20150 
      8560      10053      20211      20112        110          0      20153 
      8554      10051      20211      20112        100          0      20125 
      8542      10055      20211      20112        100          0      20125 
      8533      10054      20211      20112        100          0      20125 
      8521      10052      20211      20112        100          0      20125 
      8524      10052      20211      20112        100          0      20125 


fld st0 + fstp: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18648      21279      20211      20142      20112      10000          0 
     17555      19989      20211      20137      20112      10000          0 
     17553      19989      20211      20137      20112       9999          0 
     17517      19989      20211      20149      20112       9994          0 
     17499      19989      20211      20117      20112       9994          0 
     17531      19989      20211      20117      20112       9994          0 
     17562      19990      20211      20117      20112       9994          0 
     17541      19990      20211      20117      20112       9994          0 


fld [m32] + fstp: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5224       6137      20211      20112       4991          0       5005 
      4492       5282      20211      20112       4977          0       5005 
      4362       5136      20211      20112       4979          0       5006 
      4332       5103      20211      20112       4974          0       5005 
      4333       5104      20211      20112       4974          0       5006 
      4332       5105      20211      20112       4974          0       5005 
      4324       5103      20211      20112       4974          0       5006 
      4324       5103      20211      20112       4974          0       5005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4754       5606      20211      20112       5005          0       5050 
      4360       5142      20211      20112       5006          0       5026 
      4361       5142      20211      20112       5005          0       5026 
      4363       5141      20211      20112       5006          0       5025 
      4342       5110      20211      20112       5005          0       5030 
      4346       5113      20211      20112       5006          0       5030 
      4349       5111      20211      20112       5005          0       5030 
      4344       5109      20211      20112       5006          0       5030 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4785       5632      20211      20112        102          0      20144 
      4360       5136      20211      20112        102          0      20143 
      4356       5136      20211      20112        102          0      20143 
      4349       5135      20211      20112        102          0      20144 
      4351       5136      20211      20112        102          0      20144 
      4330       5107      20211      20112        100          0      20137 
      4327       5103      20211      20112        100          0      20137 
      4332       5103      20211      20112        100          0      20137 


fld [m32] + fstp [m32]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     49682      60357      20211      20163      30112          4          0 
     49447      60012      20211      20126      30112          2          0 
     49516      60095      20211      20338      30118          2          0 
     65830      79963      20211      20116      30112          2          0 
     49458      60003      20211      20112      30112          2          0 
     49417      60004      20211      20112      30112          2          0 
     49405      60004      20211      20112      30112          2          0 
     49468      60005      20211      20112      30112          2          0 


fld [m64] + fstp: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5192       5550      20211      20112       4976          0       5006 
      4811       5139      20211      20112       4980          0       5005 
      4814       5137      20211      20112       4979          0       5006 
      4816       5138      20211      20112       4978          0       5005 
      4789       5103      20211      20112       4974          0       5006 
      4792       5103      20211      20112       4974          0       5005 
      4792       5103      20211      20112       4974          0       5006 
      4795       5104      20211      20112       4974          0       5005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4823       5671      20211      20112       5006          0       5055 
      4361       5136      20211      20112       5006          0       5026 
      4358       5136      20211      20112       5006          0       5025 
      4356       5135      20211      20112       5006          0       5025 
      4330       5102      20211      20112       5005          0       5030 
      4324       5103      20211      20112       5006          0       5030 
      4326       5104      20211      20112       5005          0       5030 
      4326       5102      20211      20112       5006          0       5030 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4973       6045      20211      20112        102          0      20142 
      4227       5139      20211      20112        102          0      20143 
      4222       5138      20211      20112        102          0      20145 
      4198       5103      20211      20112        100          0      20137 
      4202       5103      20211      20112        100          0      20137 
      4202       5103      20211      20112        100          0      20137 
      4202       5103      20211      20112        100          0      20137 
      4212       5107      20211      20112        100          0      20137 


fld [m64] + fstp [m64]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     51233      60260      20211      20143      30112          3          0 
     67951      79984      20211      20142      30112          3          0 
     50932      60017      20211      20141      30112          3          0 
     67955      79984      20211      20143      30112          3          0 
     51012      60011      20211      20112      30112          2          0 
     50919      60000      20211      20112      30112          2          0 
     51019      60004      20211      20112      30112          2          0 
     50940      59999      20211      20112      30112          2          0 


fld [m80] + fstp: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17495      20620      20211      50112      10006      10003      10003 
     17023      20064      20211      50112      10004      10003      10001 
     17055      20064      20211      50112      10004      10003      10003 
     17045      20025      20211      50112      10002      10003      10001 
     17011      20025      20211      50112      10002      10003      10003 
     16980      20026      20211      50112      10002      10003      10001 
     16994      20025      20211      50112      10002      10003      10003 
     17029      20027      20211      50112      10002      10003      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16851      20488      20211      50112      10001          0      10000 
     16540      20066      20211      50112      10003          0      10002 
     16561      20064      20211      50112      10001          0      10002 
     16534      20065      20211      50112      10003          0      10002 
     16470      20029      20211      50112      10001          0      10002 
     16476      20026      20211      50112      10003          0      10002 
     16508      20026      20211      50112      10001          0      10002 
     16532      20029      20211      50112      10003          0      10002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17969      20459      20211      50112        102          0      50133 
     17616      20065      20211      50112        102          0      50133 
     17576      20064      20211      50112        102          0      50133 
     17566      20065      20211      50112        102          0      50133 
     17568      20027      20211      50112        100          0      50127 
     17596      20027      20211      50112        100          0      50127 
     17568      20026      20211      50112        100          0      50127 
     17536      20028      20211      50112        100          0      50127 


fld [m80] + fstp [m80]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     68801      80960      20211     110144     110112      10617          0 
     67982      79959      20211     110146     110112      10480          0 
     67967      79960      20211     110141     110112      10678          0 
     67927      79959      20211     110142     110112      10527          0 
     67917      79962      20211     110129     110112      10671          0 
     99861      82422      20211     110843     110479      10714          0 
     65856      79958      20211     110160     110112      10519          0 
     65903      79961      20211     110131     110112      10663          0 


fst st: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4537       5336      10211      10113       5006          0          0 
      4299       5050      10211      10113       5003          0          0 
      4301       5052      10211      10113       5003          0          0 
      4303       5051      10211      10113       5003          0          0 
      4301       5051      10211      10113       5003          0          0 
      4295       5050      10211      10113       5003          0          0 
      4295       5052      10211      10113       5003          0          0 
      4289       5050      10211      10113       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4349       5639      10211      10117         -3          0       5021 
      4244       5466      10211      10115          0          0       5011 
      4152       5369      10211      10115          0          0       5008 
      4099       5280      10211      10117          0          0       5023 
      3976       5111      10211      10115          0          0       5007 
      4368       5630      10211      10136         -1          0       5014 
      5427       6994      10211      10165         -3          0       5101 
      4478       5780      10211      10119          0          0       5043 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4669       5334      10211      10113        101          0      10139 
      4419       5052      10211      10113        109          0      10153 
      4423       5053      10211      10113        100          0      10126 
      4425       5053      10211      10113        100          0      10126 
      4430       5054      10211      10113        100          0      10126 
      4427       5053      10211      10113        100          0      10126 
      4433       5054      10211      10113        100          0      10126 
      4437       5053      10211      10113        100          0      10126 


fst st: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8630      10182      10211      10131      10113       4995          0 
      8475       9989      10211      10140      10113       4997          0 
      8482       9989      10211      10140      10113       4998          0 
      8495       9991      10211      10122      10113       4997          0 
      8503       9991      10211      10122      10113       4997          0 
      8501       9990      10211      10122      10113       4997          0 
      8497       9991      10211      10122      10113       4997          0 
      8487       9992      10211      10122      10113       4997          0 


Throughput fst [m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8673      10216      10211      20113          6          0       3309 
      8482      10005      10211      20113          6          0       3313 
      8479      10001      10211      20113          4          0       3312 
      8487      10002      10211      20113          4          0       3313 
      8498      10001      10211      20113          4          0       3313 
      8505      10003      10211      20113          4          0       3312 
      8516      10003      10211      20113          4          0       3313 
      8509      10002      10211      20113          4          0       3313 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9879      12373      10211      20123       3180      10000          5 
      9734      12159      10211      20121       3085      10001          5 
      9403      11755      10211      20119       3164      10003          7 
      9078      11364      10211      20117       3301      10003          1 
     10378      13286      10211      20184       3230      10036         25 
      9948      12484      10211      20159       3298      10033         19 
      9268      11596      10211      20117       3312      10000          2 
      9202      11492      10211      20115       3285      10001          4 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8675      10213      10211      20113        111       3353      10149 
      8509      10005      10211      20113        111       3353      10147 
      8513      10004      10211      20113        111       3352      10150 
      8513      10001      10211      20113        100       3352      10117 
      8503      10000      10211      20113        100       3351      10117 
      8497      10003      10211      20113        100       3351      10117 
      8489      10001      10211      20113        101       3351      10117 
      8478      10002      10211      20113        100       3351      10117 


Throughput fst [m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8959      10212      10211      20113          6          0       3309 
      8784      10004      10211      20113          6          0       3313 
      8792      10006      10211      20113          6          0       3313 
      8781      10006      10211      20113          6          0       3312 
      8770      10001      10211      20113          4          0       3312 
      8762      10001      10211      20113          4          0       3312 
      8752      10003      10211      20113          4          0       3313 
      8758      10001      10211      20113          4          0       3313 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8641      10182      10211      20113       3339      10000          5 
      8484      10006      10211      20113       3340      10000          4 
      8485      10004      10211      20113       3340      10000          4 
      8493      10004      10211      20113       3338      10000          4 
      8499      10002      10211      20113       3339      10000          3 
      8505      10000      10211      20113       3338      10000          3 
      8517      10002      10211      20113       3338      10000          3 
      8507      10001      10211      20113       3338      10000          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9246      10206      10211      20113        110       3353      10149 
      9054      10003      10211      20113        110       3353      10147 
      9044      10004      10211      20113        110       3353      10147 
      9048      10003      10211      20113        111       3354      10150 
      9056      10001      10211      20113        100       3352      10117 
      9070      10001      10211      20113        101       3352      10117 
      9078      10002      10211      20113        101       3351      10117 
      9079      10005      10211      20113        101       3352      10117 


fstp fstp + fld: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8641      10502      20211      20113       9955          0          0 
      8284      10053      20211      20113       9956          0          0 
      8288      10052      20211      20113       9956          0          0 
      8302      10052      20211      20113       9956          0          0 
      8296      10052      20211      20113       9954          0          0 
      8286      10052      20211      20113       9954          0          0 
      8280      10052      20211      20113       9954          0          0 
      8270      10054      20211      20113       9954          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8648      10510      20211      20113          0          0      10054 
      8265      10052      20211      20113          0          0      10051 
      8263      10051      20211      20113          0          0      10050 
      8277      10055      20211      20113          0          0      10050 
      8281      10053      20211      20113          0          0      10053 
      8289      10051      20211      20113          0          0      10053 
      8295      10051      20211      20113          0          0      10052 
      8290      10050      20211      20113          0          0      10053 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8927      10527      20211      20113        101          0      20135 
      8521      10056      20211      20113        110          0      20156 
      8526      10053      20211      20113        109          0      20154 
      8535      10052      20211      20113        111          0      20156 
      8543      10051      20211      20113        110          0      20154 
      8555      10052      20211      20113        100          0      20126 
      8553      10052      20211      20113        100          0      20126 
      8545      10052      20211      20113        100          0      20126 


fstp fstp + fld: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     16655      21373      20211      20141      20113      10000          0 
     16500      19989      20211      20142      20113      10000          0 
     16476      19989      20211      20134      20113       9999          0 
     16445      19989      20211      20132      20113       9999          0 
     16440      19990      20211      20120      20113       9998          0 
     16475      19991      20211      20120      20113       9998          0 
     16502      19989      20211      20120      20113      10000          0 
     16476      19990      20211      20120      20113       9998          0 


Throughput fstp [m32] + fld

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9111      10381      20211      30113       4998          0       3260 
      8790      10005      20211      30113       4998          0       3255 
      8784      10005      20211      30113       5012          0       3247 
      8775      10007      20211      30113       5012          0       3242 
      8765      10003      20211      30113       5011          0       3245 
      8755      10005      20211      30113       5015          0       3243 
      8757      10003      20211      30113       5014          0       3244 
      8762      10004      20211      30113       5014          0       3243 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8574      10413      20211      30113       3864      10000       5018 
      8230      10006      20211      30113       3877      10000       5017 
      8225      10005      20211      30113       3877      10000       5017 
      8233      10006      20211      30113       3876      10000       5017 
      8247      10008      20211      30113       3878      10000       5016 
      8247      10004      20211      30113       3877      10000       4998 
      8257      10006      20211      30113       3869      10000       4998 
      8255      10004      20211      30113       3877      10000       4998 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8859      10426      20211      30113        110       2871      20157 
      8492      10005      20211      30113        111       2876      20156 
      8482      10005      20211      30113        110       2869      20155 
      8481      10006      20211      30113        110       2878      20158 
      8492      10004      20211      30113        101       2882      20125 
      8500      10004      20211      30113        100       2889      20125 
      8510      10004      20211      30113        100       2887      20125 
      8518      10004      20211      30113        100       2887      20125 


Throughput fstp [m64] + fld

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9999      11413      20211      30113       5001          0       3260 
      8773      10004      20211      30113       4998          0       3255 
      8784      10007      20211      30113       4997          0       3259 
      8792      10004      20211      30113       4998          0       3255 
      8787      10005      20211      30113       5011          0       3243 
      8774      10002      20211      30113       5011          0       3243 
      8768      10006      20211      30113       5011          0       3247 
      8758      10004      20211      30113       5011          0       3247 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8668      10215      20211      30113       3873      10000       5015 
      8483      10006      20211      30113       3870      10000       5017 
      8483      10003      20211      30113       3877      10000       4999 
      8493      10003      20211      30113       3877      10000       4999 
      8505      10005      20211      30113       3869      10000       4999 
      8513      10004      20211      30113       3869      10000       4999 
      8515      10003      20211      30113       3877      10000       4999 
      8506      10003      20211      30113       3877      10000       4999 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8590      10434      20211      30113        110       2875      20157 
      8226      10005      20211      30113        111       2879      20155 
      8223      10003      20211      30113        110       2873      20158 
      8233      10003      20211      30113        101       2882      20125 
      8241      10002      20211      30113        100       2882      20125 
      8251      10003      20211      30113        100       2882      20125 
      8259      10005      20211      30113        101       2882      20125 
      8249      10002      20211      30113        100       2882      20125 


Throughput fstp [m80] + fld

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44404      50631      20211      80113       5009      10001      10001 
     43971      50163      20211      80113       9706      10002      10001 
     43980      50127      20211      80113      10004      10001      10001 
     43923      50125      20211      80113      10004      10001      10001 
     43988      50125      20211      80113      10004      10002      10001 
     43917      50124      20211      80113      10004      10001      10001 
     43994      50124      20211      80113      10004      10002      10001 
     43905      50124      20211      80113      10004      10002      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     42912      50532      20211      80113      10000      20002      10004 
     42627      50162      20211      80113      10000      20002      10006 
     42593      50163      20211      80113      10000      20002      10005 
     42593      50122      20211      80113      10000      20002      10003 
     42559      50124      20211      80113      10000      20002      10003 
     42601      50125      20211      80113      10000      20002      10003 
     42554      50125      20211      80113      10000      20002      10002 
     42599      50123      20211      80113      10000      20002      10002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     42926      50536      20211      80113      15102          0      80134 
     42621      50167      20211      80113      14703          0      80134 
     42605      50164      20211      80113      14503          0      80134 
     42623      50163      20211      80113      13603          0      80134 
     42601      50164      20211      80113      10403          0      80134 
     42587      50124      20211      80113      10102          0      80122 
     42567      50123      20211      80113      10102          0      80122 
     42591      50123      20211      80113      10102          0      80122 


fld1 + fstp: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17478      20581      20211      30111      18572          0          0 
     17075      20063      20211      30111      18573          0          0 
     17031      20024      20211      30111      18572          0          0 
     16998      20025      20211      30111      18572          0          0 
     16978      20023      20211      30111      18572          0          0 
     17015      20023      20211      30111      18572          0          0 
     17043      20026      20211      30111      18572          0          0 
     17021      20024      20211      30111      18572          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17444      20545      20211      30111          0          0      11430 
     17069      20065      20211      30111          0          0      11430 
     17064      20063      20211      30111          0          0      11430 
     17030      20064      20211      30111          0          0      11429 
     16980      20025      20211      30111          0          0      11430 
     17009      20026      20211      30111          0          0      11430 
     17041      20027      20211      30111          0          0      11430 
     17025      20027      20211      30111          0          0      11430 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17335      20441      20211      30111        103          0      30126 
     17048      20063      20211      30111        102          0      30124 
     17077      20063      20211      30111        102          0      30124 
     17053      20063      20211      30111        102          0      30124 
     16986      20023      20211      30111        100          0      30120 
     16988      20024      20211      30111        100          0      30120 
     17023      20025      20211      30111        100          0      30120 
     17045      20025      20211      30111        100          0      30120 


fldz + fstp: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9145      10764      20211      20111       9952          0          0 
      8612      10152      20211      20111       9954          0          0 
      8604      10152      20211      20111       9954          0          0 
      8612      10152      20211      20111       9954          0          0 
      8622      10156      20211      20111       9952          0          0 
      8631      10156      20211      20111       9952          0          0 
      8638      10153      20211      20111       9952          0          0 
      8644      10153      20211      20111       9952          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11246      13232      20211      20199          2          0       9642 
      8599      10109      20211      20111          2          0      10050 
      8592      10111      20211      20111          2          0      10050 
      8587      10110      20211      20111          2          0      10052 
      8590      10109      20211      20111          2          0      10052 
      8601      10109      20211      20111          2          0      10052 
      8612      10108      20211      20111          2          0      10052 
      8618      10107      20211      20111          2          0      10052 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9448      10761      20211      20111        103          0      20130 
      8902      10154      20211      20111        110          0      20158 
      8895      10153      20211      20111        109          0      20150 
      8887      10155      20211      20111        110          0      20155 
      8889      10153      20211      20111        100          0      20126 
      8903      10157      20211      20111        100          0      20126 
      8911      10154      20211      20111        100          0      20126 
      8917      10151      20211      20111        100          0      20126 


fldpi + fstp: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17963      20442      20211      30111      15712          0          0 
     17597      20063      20211      30111      15714          0          0 
     17533      20026      20211      30111      15715          0          0 
     17548      20025      20211      30111      15715          0          0 
     17588      20028      20211      30111      15715          0          0 
     17590      20024      20211      30111      15715          0          0 
     17553      20026      20211      30111      15715          0          0 
     17531      20028      20211      30111      15715          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17359      20470      20211      30111          0          0      14289 
     17023      20063      20211      30111          0          0      14287 
     17057      20063      20211      30111          0          0      14288 
     17070      20062      20211      30111          0          0      14288 
     17008      20025      20211      30111          0          0      14287 
     16980      20026      20211      30111          0          0      14287 
     16994      20025      20211      30111          0          0      14287 
     17030      20024      20211      30111          0          0      14287 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18149      20704      20211      30111        102          0      30124 
     17624      20061      20211      30111        102          0      30124 
     17606      20063      20211      30111        102          0      30124 
     17537      20024      20211      30111        100          0      30120 
     17533      20023      20211      30111        100          0      30120 
     17569      20024      20211      30111        100          0      30120 
     17593      20023      20211      30111        100          0      30120 
     17563      20025      20211      30111        100          0      30120 


f2xm1 Latency, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    598428     682436      10211     160111     100004      20000          0 
    585814     668064      10211     160111     100001      20000          0 
    585334     667563      10211     160111     100001      20000          0 
    585237     667413      10211     160111     100001      20000          0 
    629468     675774      10212     160409      99805      20145          3 
    598716     682789      10211     160111     100001      20000          0 
    586969     669376      10211     160111     100001      20000          0 
    587110     669503      10211     160111     100001      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    618758     682886      10211     160111          0          0      20005 
    631029     683235      10211     160478          5          8      20094 
    585443     667612      10211     160111          0          0      20004 
    585253     667416      10211     160111          0          0      20004 
    585683     667964      10211     160111          0          0      20004 
    630338     681307      10212     160746          7         10      20175 
    568660     669500      10211     160111          0          0      20004 
    568263     668916      10211     160111          0          0      20004 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    597334     681221      10211     160111     100102          0     580130 
    585249     667413      10211     160111     100102          0     580122 
    585671     667863      10211     160111     100102          0     580122 
    585279     667462      10211     160111     100102          0     580122 
    585507     667764      10211     160111     100102          0     580122 
    596458     670541      10212     160400     100099          1     579354 
    613511     681805      10211     160478     100211          2     580433 
    568590     669304      10211     160111     100102          0     580122 


f2xm1 + fcmov Latency, worst case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    749433     861685      20206     825394     252691     144465          0 
    718591     872355      20206     720240     251574     134976          0 
    720194     874544      20206     708256     251528     133807          0 
    735588     854670      20207     826185     251856     145469          0 
    748576     891504      20206     773735     253365     142235          0 
    707219     884594      20206     733703     252458     137484          0 
    663340     829701      20206     887618     250604     152533          0 
    644088     805539      20206     970170     250106     160009          0 


fabs Latency

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8982      10221      10211      10111      10001          0          0 
      8771       9988      10211      10111      10001          0          0 
      8760       9987      10211      10111      10001          0          0 
      8754       9989      10211      10111      10001          0          0 
      8742       9987      10211      10111      10001          0          0 
      8741       9988      10211      10111      10001          0          0 
      8751       9988      10211      10111      10001          0          0 
      8759       9987      10211      10111      10001          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8691      10221      10211      10111          0          0          6 
      8483       9988      10211      10111          0          0          5 
      8477       9988      10211      10111          0          0          5 
      8467       9988      10211      10111          0          0          5 
      8471       9986      10211      10111          0          0          3 
      8479       9987      10211      10111          0          0          3 
      8489       9986      10211      10111          0          0          3 
      8497       9987      10211      10111          0          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8685      10220      10211      10111        101          0      10129 
      8495       9987      10211      10111        108          0      10144 
      8505       9989      10211      10111        105          0      10134 
      8499       9988      10211      10111        100          0      10122 
      8493       9988      10211      10111        100          0      10122 
      8483       9988      10211      10111        100          0      10122 
      8475       9986      10211      10111        100          0      10122 
      8468       9986      10211      10111        101          0      10122 


fabs+fxch Throughput

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8891      10465      20211      30138      30111      10005          0 
      8554      10058      20211      30156      30111      10005          0 
      8564      10058      20211      30156      30111      10005          0 
      8560      10059      20211      30156      30111      10005          0 
      8522      10024      20211      30130      30111      10005          0 
      8511      10025      20211      30130      30111      10005          0 
      8501      10025      20211      30130      30111      10005          0 
      8503      10025      20211      30130      30111      10005          0 


fadd Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25870      30500      10211      10117      10111          6          0 
     25501      29995      10211      10117      10111          7          0 
     25505      29993      10211      10119      10111          6          0 
     25442      29993      10211      10121      10111          6          0 
     25481      29993      10211      10113      10111          4          0 
     25519      29993      10211      10113      10111          4          0 
     25454      29993      10211      10113      10111          4          0 
     25462      29994      10211      10113      10111          4          0 


fadd Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8661      10204      10211      10111          7          1          0 
      8501      10003      10211      10111          6          1          0 
      8512      10004      10211      10111          5          1          0 
      8515      10003      10211      10111          4          1          0 
      8503      10002      10211      10111          4          1          0 
      8497      10005      10211      10111          4          1          0 
      8489      10004      10211      10111          4          1          0 
      8479      10003      10211      10111          4          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8943      10199      10211      10111          0          0      10006 
      8766      10004      10211      10111          0          0      10006 
      8756      10003      10211      10111          0          0      10006 
      8760      10002      10211      10111          0          0      10006 
      8772      10005      10211      10111          0          0      10006 
      8780      10002      10211      10111          0          0      10006 
      8787      10002      10211      10111          0          0      10006 
      8790      10003      10211      10111          0          0      10006 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9615      11304      10211      10111        102          0      10142 
      8495      10003      10211      10111        101          0      10136 
      8489      10003      10211      10111        100          0      10136 
      8477      10002      10211      10111        100          0      10121 
      8481      10003      10211      10111        100          0      10121 
      8493      10002      10211      10111        100          0      10121 
      8497      10003      10211      10111        100          0      10121 
      8509      10003      10211      10111        100          0      10121 


fadd [ m32 ] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9015      10271      20211      40111          9          1       5002 
      8855      10072      20211      40111          9          1       5003 
      8845      10072      20211      40111          9          1       5002 
      8836      10071      20211      40111          9          1       5003 
      8796      10038      20211      40111          5          1       5002 
      8788      10038      20211      40111          5          1       5003 
      8783      10038      20211      40111          5          1       5002 
      8796      10038      20211      40111          5          1       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9054      10305      20211      40111       5003          0      10007 
      8832      10065      20211      40111       5002          0      10006 
      8822      10062      20211      40111       5003          0      10006 
      8814      10062      20211      40111       5002          0      10006 
      8808      10066      20211      40111       5003          0      10006 
      8782      10031      20211      40111       5002          0      10006 
      8794      10034      20211      40111       5003          0      10006 
      8801      10034      20211      40111       5002          0      10006 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9229      10532      20211      40111        113          0      30178 
      8834      10069      20211      40111        109          0      30152 
      8846      10070      20211      40111        109          0      30152 
      8822      10036      20211      40111        101          0      30130 
      8811      10038      20211      40111        101          0      30130 
      8802      10037      20211      40111        101          0      30130 
      8795      10037      20211      40111        101          0      30130 
      8786      10038      20211      40111        101          0      30130 


fadd [ m64 ] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9169      10433      20211      40111          8          1       5003 
      8836      10065      20211      40111          8          1       5002 
      8830      10065      20211      40111          8          1       5003 
      8791      10033      20211      40111          4          1       5002 
      8780      10032      20211      40111          4          1       5003 
      8784      10031      20211      40111          4          1       5002 
      8791      10033      20211      40111          4          1       5003 
      8802      10032      20211      40111          4          1       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8998      10264      20211      40111       5002          0      10007 
      8814      10064      20211      40111       5003          0      10006 
      8812      10066      20211      40111       5002          0      10006 
      8818      10064      20211      40111       5003          0      10006 
      8804      10033      20211      40111       5002          0      10006 
      8810      10033      20211      40111       5003          0      10006 
      8814      10031      20211      40111       5002          0      10006 
      8810      10031      20211      40111       5003          0      10006 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8449      10280      20211      40111        108          0      30162 
      8280      10063      20211      40111        108          0      30152 
      8288      10063      20211      40111        108          0      30152 
      8270      10031      20211      40111        100          0      30130 
      8278      10033      20211      40111        100          0      30130 
      8282      10032      20211      40111        100          0      30130 
      8274      10031      20211      40111        100          0      30130 
      8266      10033      20211      40111        100          0      30130 


fbld [m80] + fstp [m80] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    425050     500359      20211     500184     500111     214971          0 
    464946     503295      20212     500939     500423     215177          0 
    424719     499997      20211     500115     500111     214924          0 
    424725     499998      20211     500146     500111     214878          0 
    424735     499997      20211     500161     500111     214840          0 
    424745     499997      20211     500115     500111     214818          0 
    424751     499997      20211     500115     500111     214832          0 
    424753     499997      20211     500119     500111     214832          0 


fbld [m80] + fstp st throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    193809     228180      20211     440111     200006      38083      15001 
    193442     227691      20211     440111     200000      38054      15002 
    193496     227753      20211     440111     200000      38072      15001 
    193431     227730      20211     440111     200000      38058      15002 
    193442     227754      20211     440111     200000      38072      15001 
    193482     227754      20211     440111     200000      38072      15002 
    193501     227754      20211     440111     200000      38072      15001 
    193460     227755      20211     440111     200000      38072      15002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    193587     227850      20211     440111      15001          0      90007 
    193202     227433      20211     440111      15002          0      90007 
    193234     227519      20211     440111      15001          0      90007 
    193305     227570      20211     440111      15002          0      90007 
    193337     227555      20211     440111      15001          0      90003 
    193410     227666      20211     440111      15002          0      90003 
    224402     230567      20212     440398      15017          3      90105 
    193436     227666      20211     440111      15001          0      90003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    227986     230876      20211     440478      72176          2     440780 
    193553     227831      20211     440111      72049          0     440165 
    193284     227570      20211     440111      71971          0     440165 
    193264     227546      20211     440111      71897          0     440163 
    193363     227614      20211     440111      71876          0     440135 
    193371     227614      20211     440111      71876          0     440135 
    193327     227613      20211     440111      71876          0     440135 
    193314     227613      20211     440111      71876          0     440135 


fchs Latency

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8908      10154      10211      10111      10001          0          0 
      8754       9987      10211      10111      10001          0          0 
      8746       9987      10211      10111      10001          1          0 
      8740       9987      10211      10111      10001          0          0 
      8752       9990      10211      10111      10001          1          0 
      8762       9989      10211      10111      10001          0          0 
      8768       9988      10211      10111      10001          1          0 
      8783       9990      10211      10111      10001          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8655      10189      10211      10111          0          0          6 
      8493       9987      10211      10111          0          0          4 
      8503       9988      10211      10111          0          0          4 
      8501       9986      10211      10111          0          0          3 
      8491       9986      10211      10111          0          0          3 
      8483       9988      10211      10111          0          0          3 
      8477       9986      10211      10111          0          0          3 
      8465       9985      10211      10111          0          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8622      10153      10211      10111        111          0      10147 
      8473       9988      10211      10111        107          0      10135 
      8469       9989      10211      10111        105          0      10140 
      8479       9990      10211      10111        109          0      10148 
      8488       9989      10211      10111        101          0      10119 
      8497       9991      10211      10111        101          0      10119 
      8503       9988      10211      10111        101          0      10119 
      8501       9988      10211      10111        101          0      10119 


fchs+fxch Throughput

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8904      10476      20211      30160      30111      10005          0 
      8540      10058      20211      30157      30111      10005          0 
      8535      10059      20211      30157      30111      10005          0 
      8527      10060      20211      30157      30111      10005          0 
      8503      10026      20211      30130      30111      10005          0 
      8511      10026      20211      30130      30111      10005          0 
      8520      10026      20211      30130      30111      10005          0 
      8527      10025      20211      30130      30111      10005          0 


fcmov Latency

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     26488      30190      10211      40111      10004       5744          0 
     26259      29991      10211      40111      10003       5888          0 
     26317      29990      10211      40111      10003       5920          0 
     26325      29990      10211      40111      10004       5909          0 
     26259      29992      10211      40111      10002       5885          0 
     26305      29991      10211      40111      10002       5885          0 
     26337      29991      10211      40111      10002       5885          0 
     26263      29989      10211      40111      10002       5885          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     26448      30186      10211      40111          0          0      10010 
     26270      29989      10211      40111          0          0      10004 
     26339      29990      10211      40111          0          0      10004 
     26293      29990      10211      40111          0          0      10004 
     26257      29991      10211      40111          0          0      10004 
     26335      29989      10211      40111          0          0      10004 
     26307      29991      10211      40111          0          0      10004 
     26255      29990      10211      40111          0          0      10004 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     25641      30195      10211      40111       4264          0      40134 
     25441      29991      10211      40111       4209          0      40140 
     25511      29990      10211      40111       4205          0      40138 
     25487      29990      10211      40111       4217          0      40119 
     25433      29991      10211      40111       4217          0      40119 
     25489      29989      10211      40111       4217          0      40119 
     25509      29991      10211      40111       4217          0      40119 
     25435      29990      10211      40111       4217          0      40119 


fcmov + fxch Throughput

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     12781      15534      20211      60155      60111      10007          0 
     12458      15118      20211      60154      60111      10007          0 
     12476      15116      20211      60154      60111      10007          0 
     12433      15077      20211      60137      60111      10003          0 
     12417      15077      20211      60137      60111      10003          0 
     12402      15077      20211      60137      60111      10003          0 
     12400      15080      20211      60137      60111      10003          0 
     12419      15078      20211      60137      60111      10003          0 


fcomi + fcmov Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     59754      70318      20211      70133      70111      20001          0 
     59408      69987      20211      70130      70111      20001          0 
     83448      70804      20212      70458      70312      20059          0 
     59462      69986      20211      70118      70111      20001          0 
     59491      69988      20211      70140      70111      20001          0 
     59416      69986      20211      70131      70111      20001          0 
     59436      69988      20211      70123      70111      20001          0 
     59497      69986      20211      70117      70111      20001          0 


fcomi Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8713      10259      10211      30111      10005          1          0 
      8537      10063      10211      30111      10005          1          0 
      8529      10062      10211      30111      10005          0          0 
      8506      10026      10211      30111      10005          0          0 
      8517      10026      10211      30111      10005          1          0 
      8525      10025      10211      30111      10005          0          0 
      8534      10026      10211      30111      10005          1          0 
      8530      10025      10211      30111      10005          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8721      10275      10211      30111          0          0          9 
      8531      10061      10211      30111          0          0          7 
      8531      10062      10211      30111          0          0          7 
      8542      10063      10211      30111          0          0          7 
      8516      10024      10211      30111          0          0          3 
      8525      10023      10211      30111          0          0          3 
      8531      10026      10211      30111          0          0          3 
      8525      10024      10211      30111          0          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8731      10276      10211      30111        101          0      30141 
      8560      10065      10211      30111        101          0      30137 
      8568      10064      10211      30111        100          0      30137 
      8560      10062      10211      30111        100          0      30137 
      8520      10025      10211      30111        101          0      30129 
      8511      10026      10211      30111        100          0      30129 
      8505      10026      10211      30111        100          0      30129 
      8497      10025      10211      30111        101          0      30129 


fcom + fnstsw ax + test + fcmov Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     93750     110350      40211      80125      80111      20002          0 
     93437     109989      40211      80140      80111      20003          0 
     93435     109990      40211      80115      80111      20002          0 
    124252     112357      40211      80662      80478      20063          0 
     90599     109989      40211      80129      80111      20002          0 
     90599     109989      40211      80115      80111      20002          0 
     90601     109989      40211      80115      80111      20002          0 
     90606     109990      40211      80115      80111      20002          0 


fcom Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8945      10196      10211      10111          7          1          0 
      8777       9997      10211      10111          4          0          0 
      8782       9997      10211      10111          4          1          0 
      8774       9995      10211      10111          3          1          0 
      8762       9997      10211      10111          1          1          0 
      8753       9996      10211      10111          1          1          0 
      8745       9995      10211      10111          1          1          0 
      8751       9997      10211      10111          1          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9125      10383      10211      10111          0          0      10003 
      8777       9997      10211      10111          0          0      10003 
      8768       9997      10211      10111          0          0      10003 
      8756       9997      10211      10111          0          0      10003 
      8752       9997      10211      10111          0          0      10003 
      8748       9995      10211      10111          0          0      10003 
      8762       9995      10211      10111          0          0      10003 
      8772       9995      10211      10111          0          0      10003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9225      10191      10211      10111        111          0      10147 
      9042       9995      10211      10111        111          0      10146 
      9049       9996      10211      10111        101          0      10119 
      9059       9996      10211      10111        101          0      10119 
      9069       9996      10211      10111        101          0      10119 
      9078       9996      10211      10111        101          0      10119 
      9076       9995      10211      10111        101          0      10119 
      9068       9997      10211      10111        101          0      10119 


fcom [ m32 ] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8979      10235      10211      20111          8          0       5003 
      8770      10009      10211      20111          6          0       5002 
      8761      10009      10211      20111          2          1       5001 
      8761      10009      10211      20111          2          1       5001 
      8773      10008      10211      20111          2          1       5001 
      8782      10008      10211      20111          2          1       5001 
      8792      10009      10211      20111          2          1       5001 
      8793      10007      10211      20111          2          1       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8989      10237      10211      20111       5003          0      10006 
      8788      10001      10211      20111       5002          0      10003 
      8787      10002      10211      20111       5001          0      10003 
      8774      10002      10211      20111       5001          0      10003 
      8770      10001      10211      20111       5001          0      10003 
      8758      10002      10211      20111       5001          0      10003 
      8754      10002      10211      20111       5001          0      10003 
      8766      10002      10211      20111       5001          0      10003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8702      10225      10211      20111        111          0      10143 
      8513      10001      10211      20111        111          0      10148 
      8503      10000      10211      20111        101          0      10115 
      8499      10002      10211      20111        101          0      10115 
      8489      10001      10211      20111        101          0      10115 
      8481      10001      10211      20111        101          0      10115 
      8489      10002      10211      20111        101          0      10115 
      8495      10001      10211      20111        101          0      10115 


fcom [ m64 ] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8985      10255      10211      20111          6          0       5002 
      8759      10007      10211      20111          6          0       5003 
      8761      10006      10211      20111          6          0       5001 
      8767      10007      10211      20111          6          0       5002 
      8777      10008      10211      20111          2          0       5001 
      8786      10007      10211      20111          2          0       5001 
      8792      10008      10211      20111          2          0       5001 
      8786      10007      10211      20111          2          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     41100      11530      10212      20314       5038          5      10067 
      9777      11484      10211      20197       5055          0      10081 
      8509      10003      10211      20111       5002          0      10003 
      8497      10003      10211      20111       5002          0      10003 
      8487      10001      10211      20111       5001          0      10003 
      8483      10002      10211      20111       5001          0      10003 
      8481      10001      10211      20111       5001          0      10003 
      8489      10001      10211      20111       5001          0      10003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8957      10224      10211      20111        112          0      10143 
      8776      10007      10211      20111        112          0      10144 
      8784      10006      10211      20111        111          0      10142 
      8793      10006      10211      20111        102          0      10115 
      8792      10007      10211      20111        102          0      10115 
      8782      10008      10211      20111        102          0      10115 
      8769      10007      10211      20111        102          0      10115 
      8765      10008      10211      20111        102          0      10115 


fcompp + fnstsw ax + test + fcmov + 2*fld Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    105544     120363      60211     110134     110111      34713          0 
    105183     119991      60211     110135     110111      34763          0 
    105209     119991      60211     110124     110111      34780          0 
    105246     119991      60211     110117     110111      34774          0 
    105232     119990      60211     110117     110111      34774          0 
    105191     119991      60211     110117     110111      34774          0 
    105190     119991      60211     110117     110111      34774          0 
    105227     119990      60211     110117     110111      34774          0 


fcompp + 2*fld Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17731      20209      30211      40111      20001          0          0 
     17513      20003      30211      40111      20001          0          0 
     17521      20002      30211      40111      20001          0          0 
     17558      20003      30211      40111      20001          0          0 
     17572      20003      30211      40111      20001          0          0 
     17533      20003      30211      40111      20001          0          0 
     17507      20002      30211      40111      20001          0          0 
     17538      20005      30211      40111      20001          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17924      21089      30211      40111          0          0      20003 
     17022      20002      30211      40111          0          0      20003 
     16992      20001      30211      40111          0          0      20003 
     16960      20001      30211      40111          0          0      20003 
     16978      20006      30211      40111          0          0      20003 
     17010      20005      30211      40111          0          0      20003 
     17018      20002      30211      40111          0          0      20003 
     16986      20003      30211      40111          0          0      20003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17017      20009      30211      40111        108          0      40147 
     51067      22391      30211      40478        242          2      40707 
     17533      20001      30211      40111        101          0      40125 
     17567      20002      30211      40111        110          0      40154 
     17573      20005      30211      40111        108          0      40147 
     17537      20004      30211      40111        110          0      40151 
     17515      20002      30211      40111        101          0      40125 
     17543      20001      30211      40111        101          0      40125 


fcos + fcmov Latency, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    475463     542175      20210     576482     250110     140005          0 
    514360     547558      20211     573055     250437     139806          0 
    475201     541950      20210     576470     250110     140003          0 
    499462     544825      20210     572976     250477     140062          0 
    460703     542400      20210     569922     250110     140003          0 
    460760     542398      20210     569922     250110     140003          0 
    460774     542400      20210     569922     250110     140003          0 
    460705     542399      20210     569922     250110     140003          0 


fcos Latency, worst case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   1074834    1304831      10207    1050106     500004     100002          1 
   1071554    1300814      10207    1050106     500000     100000          1 
   1096958    1304373      10207    1050473     500062     100073          2 
   1039999    1300813      10207    1050106     500000     100000          0 
   1070952    1305331      10208    1050407     500087     100159          3 
   1054321    1305560      10207    1050473     500062     100075          1 
   1010421    1300972      10207    1050138     500007     100008          0 
   1010235    1300813      10207    1050106     500000     100000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   1074132    1304033      10207    1050106          0          0     230006 
   1071572    1300814      10207    1050106          0          0     230005 
   1104946    1303733      10208    1050401          4          4     230168 
   1096208    1306438      10207    1050473          6          8     230094 
   1040008    1300815      10207    1050106          1          0     230005 
   1040007    1300814      10207    1050106          1          0     230005 
   1058532    1306360      10208    1050674          9         10     230144 
   1012550    1303678      10207    1050106          0          0     230005 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
   1074211    1304018      10207    1050106     250099          0    1160109 
   1099933    1304087      10207    1050473     250217          2    1160537 
   1039997    1300812      10207    1050106     250099          0    1160105 
   1040000    1300814      10207    1050106     250099          0    1160105 
   1056672    1305264      10207    1050473     250220          2    1160537 
   1010243    1300813      10207    1050106     250099          0    1160105 
   1010328    1300813      10207    1050106     250099          0    1160105 
   1019388    1303853      10208    1050307     250190          2    1160348 


fdiv Latency, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    115785     141197      10523      10639      10633      10011          0 
    115537     140301      10523      10635      10633      10011          0 
    115568     140303      10523      10638      10633      10011          0 
    115612     140302      10523      10633      10633      10011          0 
    115529     140302      10523      10633      10633      10011          0 
    115573     140302      10523      10633      10633      10011          0 
    115606     140302      10523      10633      10633      10011          0 
    115529     140303      10523      10633      10633      10011          0 


fdiv Throughput, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     37293      45218      10823      10933      10011          1          0 
     37050      45013      10823      10933      10011          1          0 
     37090      45009      10823      10933      10011          1          0 
     37092      45012      10823      10933      10011          1          0 
     37049      45012      10823      10933      10011          1          0 
     37123      45013      10823      10933      10011          1          0 
     37031      45009      10823      10933      10011          1          0 
     37132      45013      10823      10933      10011          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     38370      45214      10823      10933          0          1        407 
     38284      45013      10823      10933          0          1        407 
     38188      45013      10823      10933          0          1        407 
     38287      45010      10823      10933          0          1        407 
     38193      45013      10823      10933          0          1        407 
     38280      45010      10823      10933          0          1        407 
     38209      45013      10823      10933          0          1        407 
     38256      45010      10823      10933          0          1        407 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     38394      45247      10823      10933        101          1      10944 
     38289      45010      10823      10933        101          1      10946 
     38190      45012      10823      10933         99          1      10943 
     38287      45010      10823      10933        100          1      10933 
     38196      45010      10823      10933        100          1      10937 
     38273      45010      10823      10933        100          1      10933 
     38220      45010      10823      10933        100          1      10937 
     38242      45010      10823      10933        100          1      10933 


fdiv Latency, worst case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    136360     160514      10515      10624      10619      10003          0 
    136192     160298      10515      10621      10619      10004          0 
    136128     160297      10515      10621      10619      10003          0 
    136221     160297      10515      10621      10619      10003          0 
    136120     160297      10515      10619      10619      10003          0 
    136200     160298      10515      10619      10619      10003          0 
    136159     160298      10515      10619      10619      10004          0 
    136149     160300      10515      10618      10619      10003          0 


fdiv Throughput, worst case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     39795      45341      10815      10919      10003          0          4 
     39520      45111      10815      10919      10003          0          3 
     39605      45112      10815      10919      10003          0          4 
     39510      45113      10815      10919      10003          0          3 
     39605      45111      10815      10919      10003          0          4 
     39508      45112      10815      10919      10003          0          3 
     39608      45111      10815      10919      10003          0          4 
     39511      45112      10815      10919      10003          0          3 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     38506      45355      10815      10919          3          4        403 
     38353      45111      10815      10919          4          1        403 
     38277      45112      10815      10919          3          1        403 
     38370      45112      10815      10919          4          1        403 
     38268      45112      10815      10919          3          1        403 
     38369      45113      10815      10919          4          1        403 
     38274      45110      10815      10919          3          1        403 
     38355      45110      10815      10919          4          1        403 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     41013      45316      10815      10919        101          0      10933 
     40926      45112      10815      10919        101          0      10929 
     40825      45111      10815      10919        101          0      10929 
     40922      45113      10815      10919        101          0      10929 
     40827      45112      10815      10919        101          0      10923 
     40918      45110      10815      10919        101          0      10923 
     40831      45112      10815      10919        101          0      10923 
     40912      45110      10815      10919        101          0      10923 


fdiv [m32] Throughput, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     40139      47190      20723      30643      40633      10013          0 
     39869      46991      20723      30637      40633      10013          0 
     39970      46993      20723      30636      40633      10013          0 
     39873      46992      20723      30643      40633      10013          0 
     39958      46994      20723      30635      40633      10013          0 
     39883      46994      20723      30635      40633      10013          0 
     39946      46994      20723      30635      40633      10013          0 
     39899      46995      20723      30635      40633      10013          0 


fdiv [m64] Throughput, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     41526      47315      20723      30636      40633      10012          0 
     41166      46987      20723      30644      40633      10012          0 
     41245      46988      20723      30640      40633      10012          0 
     41164      46988      20723      30636      40633      10012          0 
     41245      46987      20723      30636      40633      10012          0 
     41158      46989      20723      30636      40633      10012          0 
     41251      46987      20723      30636      40633      10012          0 
     41152      46986      20723      30636      40633      10012          0 


fiadd: Register latency

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     25497      30015      10226      30128         10          1       5002 
     25453      30010      10226      30128          6          1       5001 
     25516      30007      10226      30128         10          1       5002 
     25512      30008      10226      30128          5          1       5002 
     25452      30009      10226      30128          4          1       5001 
     25493      30007      10226      30128          4          1       5001 
     25528      30007      10226      30128          4          1       5001 
     25461      30009      10226      30128          4          1       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     25647      30231      10226      30128       5002          1      20010 
     25484      30014      10226      30128       5002          1      20007 
     25536      30015      10226      30128       5001          1      20007 
     25478      30014      10226      30128       5003          1      20007 
     25463      30014      10226      30128       5001          1      20007 
     25530      30015      10226      30128       5003          1      20007 
     25503      30014      10226      30128       5001          1      20007 
     25453      30014      10226      30128       5003          1      20007 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     25650      30213      10226      30128        102          0      20151 
     25457      30008      10226      30128         99          0      20142 
     25530      30008      10226      30128        103          0      20154 
     25495      30008      10226      30128        100          0      20136 
     25447      30008      10226      30128        100          0      20128 
     25512      30008      10226      30128        100          0      20136 
     25514      30008      10226      30128        100          0      20128 
     25449      30008      10226      30128        100          0      20136 


fiadd [m16] troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17703      20214      20226      50128          5          1       5001 
     17527      20012      20226      50128          5          1       5002 
     17563      20013      20226      50128          5          1       5003 
     17583      20012      20226      50128          5          1       5002 
     17551      20013      20226      50128          5          1       5001 
     17518      20013      20226      50128          5          1       5002 
     17537      20012      20226      50128          5          1       5003 
     17577      20013      20226      50128          5          1       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17749      20209      20226      50128       5004          1      20010 
     17561      20006      20226      50128       5002          1      20007 
     17527      20007      20226      50128       5002          1      20007 
     17514      20006      20226      50128       5002          1      20007 
     17551      20006      20226      50128       5002          1      20007 
     17577      20006      20226      50128       5002          1      20007 
     17547      20006      20226      50128       5004          1      20007 
     17511      20006      20226      50128       5002          1      20007 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17721      20214      20226      50128        113          0      40187 
     17583      20014      20226      50128        102          0      40157 
     17563      20016      20226      50128        105          0      40161 
     17531      20015      20226      50128        106          0      40167 
     17525      20015      20226      50128        102          0      40143 
     17562      20014      20226      50128        102          0      40143 
     17590      20017      20226      50128        101          0      40142 
     17551      20014      20226      50128        102          0      40143 


fiadd [m32] troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17152      20212      20226      50128          4          1       5001 
     16962      20008      20226      50128          4          1       5002 
     16996      20007      20226      50128          4          1       5002 
     17025      20008      20226      50128          4          1       5001 
     17005      20008      20226      50128          4          1       5001 
     16974      20008      20226      50128          4          1       5001 
     16970      20008      20226      50128          4          1       5001 
     17002      20009      20226      50128          4          1       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17571      20704      20226      50128       5003          1      20010 
     17018      20014      20226      50128       5003          1      20007 
     17035      20014      20226      50128       5002          1      20007 
     16999      20013      20226      50128       5003          1      20007 
     16968      20014      20226      50128       5004          1      20007 
     16991      20014      20226      50128       5002          1      20007 
     17023      20014      20226      50128       5002          1      20007 
     17028      20015      20226      50128       5002          1      20007 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18919      20195      20226      50128        111          0      40187 
     18722      20006      20226      50128        106          0      40171 
     18764      20006      20226      50128        107          0      40165 
     18786      20006      20226      50128        108          0      40175 
     18752      20006      20226      50128        101          0      40143 
     18717      20006      20226      50128        101          0      40143 
     18748      20008      20226      50128        101          0      40143 
     18788      20006      20226      50128        101          0      40143 


ficom [m16] troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18334      20882      10211      30112          4          0       5001 
     17525      20001      10211      30112          3          0       5002 
     17509      20002      10211      30112          4          0       5002 
     17542      19999      10211      30112          4          0       5002 
     17568      20000      10211      30112          2          0       5001 
     17545      19999      10211      30112          2          0       5001 
     17513      20001      10211      30112          2          0       5001 
     17519      20000      10211      30112          2          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17706      20449      10211      30114       5002          0      20006 
     17523      20000      10211      30112       5002          0      20002 
     17505      20000      10211      30112       5001          0      20002 
     17539      20000      10211      30112       5001          0      20002 
     17571      20000      10211      30112       5001          0      20002 
     17545      20001      10211      30112       5001          0      20002 
     17511      20001      10211      30112       5001          0      20002 
     17513      20000      10211      30112       5001          0      20002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17708      20228      10211      30112        114          0      20165 
     17545      20003      10211      30112        105          0      20137 
     17570      20000      10211      30112        110          0      20151 
     17550      19998      10211      30112        100          0      20116 
     17513      20000      10211      30112        100          0      20120 
     17515      19998      10211      30112        100          0      20116 
     17553      20001      10211      30112        100          0      20120 
     17572      20000      10211      30112        100          0      20116 


ficom [m32] troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17749      20217      10211      30112          5          0       5002 
     17563      20003      10211      30112          4          0       5002 
     17525      20001      10211      30112          4          0       5002 
     17504      20000      10211      30112          2          0       5001 
     17535      20000      10211      30112          2          0       5002 
     17567      20000      10211      30112          2          0       5001 
     17545      20000      10211      30112          2          0       5002 
     17509      19999      10211      30112          2          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17182      20191      10211      30112       5001          0      20006 
     16984      20000      10211      30112       5002          0      20002 
     16958      20000      10211      30112       5001          0      20002 
     16982      20000      10211      30112       5002          0      20002 
     17017      20000      10211      30112       5001          0      20002 
     17014      20000      10211      30112       5002          0      20002 
     16976      19999      10211      30112       5001          0      20002 
     16954      19999      10211      30112       5002          0      20002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17739      20196      10211      30112        110          0      20145 
     17537      20007      10211      30112        106          0      20133 
     17509      20006      10211      30112        110          0      20145 
     17541      20005      10211      30112        101          0      20120 
     17573      20005      10211      30112        101          0      20112 
     17559      20005      10211      30112        101          0      20120 
     17525      20006      10211      30112        101          0      20112 
     17513      20005      10211      30112        101          0      20120 


fidiv: Register latency, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    122993     140213      10226      30133      10010          1       5001 
    122746     140018      10226      30133      10010          1       5001 
    122788     140019      10226      30133      10010          1       5001 
    122794     140018      10226      30133      10010          1       5001 
    122739     140018      10226      30133      10010          1       5000 
    122830     140018      10226      30133      10010          1       5001 
    122729     140018      10226      30133      10010          1       5000 
    122824     140018      10226      30133      10010          1       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    119190     140255      10226      30133       5001          1      10011 
    118902     140020      10226      30133       5002          1      10013 
    118958     140019      10226      30133       5002          1      10013 
    118960     140020      10226      30133       5002          1      10010 
    118894     140018      10226      30133       5001          1      10012 
    118989     140020      10226      30133       5002          1      10010 
    118913     140019      10226      30133       5001          1      10010 
    118930     140020      10226      30133       5002          1      10010 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    118994     140025      10226      30133        101          0      20141 
    118915     140018      10226      30133        102          0      20140 
    118930     140020      10226      30133        101          0      20139 
    118981     140019      10226      30133        100          0      20143 
    118892     140019      10226      30133        102          0      20136 
    118969     140018      10226      30133        103          0      20137 
    118941     140019      10226      30133        103          0      20137 
    118904     140018      10226      30133        102          0      20136 


fidiv [m16] troughput, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     37290      45226      20226      50133      10009          1       5001 
     37034      45016      20226      50133      10009          1       5000 
     37130      45013      20226      50133      10009          1       5001 
     37031      45014      20226      50133      10009          1       5001 
     37123      45017      20226      50133      10009          1       5001 
     37054      45015      20226      50133      10009          1       5000 
     37090      45017      20226      50133      10009          1       5001 
     37094      45015      20226      50133      10009          1       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     40880      45056      20226      50137       5007          1      10020 
     40765      45045      20226      50133       5004          1      10016 
     40858      45034      20226      50133       5003          1      10008 
     40793      45090      20226      50135       5002          2      10046 
     41244      45482      20226      50169       5014          1      10038 
     40793      45009      20226      50133       5005          1      10024 
     41132      45361      20226      50171       5012          1      10047 
     40807      45066      20226      50133       5003          1      10016 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     38267      45149      20226      50133        107          0      40179 
     38236      45013      20226      50133        105          0      40158 
     38226      45014      20226      50133        103          0      40172 
     38268      45015      20226      50133        100          0      40139 
     38203      45016      20226      50133        100          0      40135 
     38290      45016      20226      50133        100          0      40139 
     38192      45016      20226      50133        100          0      40135 
     38293      45015      20226      50133        100          0      40139 


fidiv [m32] troughput, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     39699      45219      20226      50133      10009          1       5001 
     39421      45014      20226      50133      10009          1       5001 
     39522      45016      20226      50133      10009          1       5001 
     39421      45016      20226      50133      10009          1       5001 
     39518      45014      20226      50133      10009          1       5000 
     39427      45014      20226      50133      10009          1       5001 
     39511      45014      20226      50133      10009          1       5000 
     39439      45016      20226      50133      10009          1       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     39905      45520      20226      50133       5002          1      10007 
     39477      45013      20226      50133       5002          1      10010 
     39487      45019      20226      50133       5001          1      10011 
     39457      45013      20226      50133       5002          1      10010 
     39511      45020      20226      50133       5001          1      10011 
     39439      45013      20226      50133       5003          1      10010 
     39524      45020      20226      50133       5001          1      10011 
     39429      45013      20226      50133       5003          1      10010 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     39685      45215      20226      50133        106          0      40162 
     39443      45021      20226      50133        106          0      40154 
     39498      45018      20226      50133        106          0      40162 
     39463      45021      20226      50133        100          0      40139 
     39475      45019      20226      50133        100          0      40143 
     39483      45019      20226      50133        101          0      40139 
     39453      45019      20226      50133        100          0      40143 
     39507      45021      20226      50133        100          0      40139 


fild [m16] + fstp: Troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9540      11218      20211      30111       9195          0       5002 
      9210      10817      20211      30111       9185          0       5004 
      9200      10812      20211      30111       9191          0       5003 
      9199      10823      20211      30111       9180          0       5002 
      9183      10818      20211      30111       9187          0       5003 
      9167      10816      20211      30111       9189          0       5004 
      9172      10817      20211      30111       9189          0       5004 
      9181      10816      20211      30111       9189          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9597      11278      20211      30111       5003          0      10855 
      9227      10846      20211      30111       5003          0      10841 
      9222      10852      20211      30111       5003          0      10847 
      9210      10849      20211      30111       5003          0      10845 
      9201      10852      20211      30111       5002          0      10849 
      9201      10855      20211      30111       5002          0      10847 
      9206      10853      20211      30111       5002          0      10849 
      9218      10852      20211      30111       5002          0      10849 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9453      11490      20211      30111        110          0      20144 
      8928      10859      20211      30111        110          0      20149 
      8928      10851      20211      30111        110          0      20149 
      8945      10858      20211      30111        110          0      20153 
      8953      10858      20211      30111        100          0      20122 
      8963      10858      20211      30111        100          0      20122 
      8963      10858      20211      30111        100          0      20122 
      8957      10862      20211      30111        100          0      20122 


fild [m32] + fstp: Troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10515      11973      20211      30111       9155          0       5002 
      9540      10859      20211      30111       9149          0       5002 
      9532      10860      20211      30111       9148          0       5003 
      9514      10854      20211      30111       9150          0       5002 
      9506      10859      20211      30111       9148          0       5003 
      9500      10859      20211      30111       9148          0       5003 
      9510      10859      20211      30111       9148          0       5003 
      9524      10862      20211      30111       9148          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9619      11317      20211      30111       5003          0      10854 
      9212      10855      20211      30111       5001          0      10851 
      9207      10859      20211      30111       5003          0      10853 
      9211      10859      20211      30111       5003          0      10853 
      9220      10859      20211      30111       5003          0      10853 
      9232      10860      20211      30111       5003          0      10853 
      9244      10861      20211      30111       5003          0      10853 
      9244      10859      20211      30111       5003          0      10853 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9522      11583      20211      30111        106          0      20138 
      8907      10823      20211      30111        111          0      20153 
      8923      10828      20211      30111        111          0      20153 
      8927      10823      20211      30111        111          0      20153 
      8935      10823      20211      30111        101          0      20126 
      8925      10823      20211      30111        101          0      20126 
      8915      10823      20211      30111        101          0      20126 
      8911      10827      20211      30111        101          0      20126 


fild [m64] + fstp: Troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9395      11042      20211      30111       9200          0       5002 
      9185      10804      20211      30111       9198          0       5003 
      9186      10817      20211      30111       9187          0       5005 
      9175      10816      20211      30111       9189          0       5004 
      9169      10820      20211      30111       9189          0       5004 
      9181      10817      20211      30111       9189          0       5004 
      9191      10816      20211      30111       9189          0       5004 
      9201      10816      20211      30111       9189          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9783      11489      20211      30111       5002          0      10850 
      9226      10857      20211      30111       5003          0      10846 
      9218      10856      20211      30111       5003          0      10847 
      9211      10858      20211      30111       5002          0      10849 
      9203      10857      20211      30111       5002          0      10847 
      9218      10861      20211      30111       5002          0      10849 
      9228      10859      20211      30111       5002          0      10849 
      9240      10858      20211      30111       5002          0      10849 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9542      11236      20211      30111        102          0      20125 
      9198      10817      20211      30111        110          0      20153 
      9201      10811      20211      30111        110          0      20151 
      9199      10816      20211      30111        110          0      20150 
      9192      10817      20211      30111        100          0      20126 
      9179      10816      20211      30111        100          0      20126 
      9169      10816      20211      30111        100          0      20126 
      9171      10816      20211      30111        100          0      20126 


fild [m32] + fstp [m32]: Latency

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     76733      90311      20211      40113          0          0       7635 
     76491      90031      20211      40111          0          0       7539 
     76475      90027      20211      40111          0          0       7516 
     76483      90049      20211      40111          0          0       7491 
     76469      90045      20211      40111          0          0       7514 
     76495      90069      20211      40111          0          0       7492 
     76480      90041      20211      40111          0          0       7516 
     76497      90051      20211      40111          0          0       7491 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     81851      90340      20211      40113       9964      10002      32879 
     81633      90104      20211      40111       9962      10000      34074 
     81610      90080      20211      40111       9940      10000      34719 
     81610      90080      20211      40111       9965      10000      35454 
     81604      90077      20211      40111       9940      10000      34492 
     81600      90067      20211      40111       9965      10000      35605 
     81606      90073      20211      40111       9940      10000      34540 
     81610      90074      20211      40111       9959      10000      35986 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     76644      90243      20211      40111        106       2497      20125 
     76448      90008      20211      40111        103       2501      20118 
     76456      90004      20211      40111        106       2501      20126 
     76461      90001      20211      40111        100       2545      20111 
     76475      90001      20211      40111        100       2543      20111 
     76469      90000      20211      40111        100       2547      20111 
     76457      90001      20211      40111        100       2543      20111 
     76449      90002      20211      40111        100       2547      20111 


fild [m32] + fistp [m32]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    102368     120536      20211      40119      50111          0          0 
    101928     119998      20211      40118      50111          0          0 
    101954     119997      20211      40117      50111          0          0 
    101966     120000      20211      40121      50111          0          0 
    101940     119996      20211      40112      50111          0          0 
    101914     119998      20211      40112      50111          0          0 
    101916     119997      20211      40112      50111          0          0 
    101944     119997      20211      40112      50111          0          0 


fimul: Register latency

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     42707      50214      10226      30133      10009          1       5000 
     42433      50012      10226      30133      10009          1       5002 
     42534      50011      10226      30133      10009          1       5001 
     42433      50012      10226      30133      10009          1       5000 
     42533      50011      10226      30133      10009          1       5000 
     42433      50011      10226      30133      10009          1       5000 
     42536      50012      10226      30133      10009          1       5000 
     42434      50012      10226      30133      10009          1       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     56829      50161      10226      30133       5003          1      10015 
     56598      50013      10226      30133       5003          1      10012 
     56673      50012      10226      30133       5002          1      10013 
     56667      50013      10226      30133       5001          1      10010 
     56601      50013      10226      30133       5001          1      10010 
     56665      50012      10226      30133       5001          1      10010 
     56675      50013      10226      30133       5001          1      10010 
     56601      50013      10226      30133       5001          1      10010 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     42615      50195      10226      30133        100          0      20137 
     42504      50013      10226      30133        100          0      20139 
     42462      50012      10226      30133        102          0      20163 
     42504      50012      10226      30133        100          0      20149 
     42463      50012      10226      30133        100          0      20139 
     42504      50012      10226      30133        100          0      20133 
     42464      50012      10226      30133        100          0      20141 
     42500      50185      10226      30133        103          0      20141 


fimul [m16] troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8950      10552      20226      50133      10009          1       5003 
      8599      10141      20226      50133      10009          1       5003 
      8603      10139      20226      50133      10009          1       5003 
      8621      10149      20226      50133      10009          1       5003 
      8599      10113      20226      50133      10009          1       5003 
      8605      10110      20226      50133      10009          1       5003 
      8609      10112      20226      50133      10009          1       5003 
      8598      10110      20226      50133      10009          1       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9567      11241      20226      50133       5004          1      10007 
      8625      10147      20226      50133       5004          1      10010 
      8588      10113      20226      50133       5004          1      10011 
      8574      10109      20226      50133       5004          1      10010 
      8574      10112      20226      50133       5004          1      10010 
      8578      10110      20226      50133       5004          1      10010 
      8592      10113      20226      50133       5004          1      10011 
      8598      10109      20226      50133       5004          1      10010 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8968      10563      20226      50133        100          0      40164 
      8623      10144      20226      50133        101          0      40172 
      8633      10148      20226      50133        104          0      40175 
      8611      10112      20226      50133        100          0      40159 
      8599      10111      20226      50133        100          0      40159 
      8595      10114      20226      50133        100          0      40159 
      8587      10111      20226      50133        100          0      40159 
      8576      10113      20226      50133        100          0      40159 


fimul [m32] troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9427      11101      20226      50133      10009          1       5003 
      8622      10144      20226      50133      10009          1       5003 
      8627      10141      20226      50133      10009          1       5002 
      8644      10151      20226      50133      10009          1       5003 
      8602      10113      20226      50133      10009          1       5003 
      8594      10112      20226      50133      10009          1       5003 
      8582      10111      20226      50133      10009          1       5003 
      8577      10112      20226      50133      10009          1       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8974      10570      20226      50133       5004          1      10007 
      8619      10143      20226      50133       5004          1      10010 
      8625      10140      20226      50133       5003          1      10010 
      8642      10149      20226      50133       5004          1      10010 
      8605      10112      20226      50133       5004          1      10010 
      8593      10112      20226      50133       5004          1      10010 
      8582      10110      20226      50133       5004          1      10010 
      8575      10112      20226      50133       5004          1      10010 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9258      10542      20226      50133        100          0      40177 
      8913      10148      20226      50133        104          0      40175 
      8872      10114      20226      50133        100          0      40159 
      8862      10111      20226      50133        100          0      40159 
      8856      10113      20226      50133        100          0      40159 
      8848      10111      20226      50133        100          0      40159 
      8863      10114      20226      50133        100          0      40159 
      8869      10111      20226      50133        100          0      40159 


fist [m16]: Troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8729      10247      10211      30112          5          0       4288 
      8562      10063      10211      30112          4          0       4288 
      8554      10064      10211      30112          4          0       4288 
      8546      10063      10211      30112          4          0       4288 
      8536      10062      10211      30112          4          0       4288 
      8505      10028      10211      30112          2          0       4288 
      8511      10025      10211      30112          2          0       4288 
      8517      10025      10211      30112          2          0       4288 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8751      10308      10211      30114       5717      10001      10006 
      8534      10062      10211      30112       5717      10001      10006 
      8535      10064      10211      30112       5717      10001      10006 
      8512      10025      10211      30112       5717      10001      10006 
      8522      10027      10211      30112       5717      10001      10006 
      8529      10023      10211      30112       5717      10001      10006 
      8537      10027      10211      30112       5717      10001      10006 
      8530      10024      10211      30112       5717      10001      10006 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8762      10310      10211      30112        103          0      30139 
      8557      10061      10211      30112        102          0      30136 
      8571      10065      10211      30112        102          0      30136 
      8527      10024      10211      30112        100          0      30130 
      8520      10026      10211      30112        100          0      30130 
      8507      10025      10211      30112        100          0      30130 
      8499      10024      10211      30112        100          0      30130 
      8501      10027      10211      30112        100          0      30130 


fist [m32]: Troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8733      10301      10211      30112          4          0       4842 
      8626      10165      10211      30112          4          0       4830 
      8612      10139      10211      30112          2          0       4844 
      8598      10107      10211      30112          2          0       4750 
      8604      10107      10211      30112          2          0       4732 
      8590      10095      10211      30112          2          0       4619 
      8670      10198      10211      30112          2          0       4909 
      8563      10088      10211      30112          2          0       4780 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9623      10245      10211      30112       5717      10001      10006 
      9445      10064      10211      30112       5717      10001      10006 
      9434      10066      10211      30112       5717      10001      10006 
      9428      10065      10211      30112       5717      10001      10006 
      9377      10025      10211      30112       5717      10001      10006 
      9381      10027      10211      30112       5717      10001      10006 
      9391      10027      10211      30112       5717      10001      10006 
      9399      10025      10211      30112       5717      10001      10006 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8713      10267      10211      30112        102          0      30136 
      8550      10064      10211      30112        102          0      30136 
      8562      10062      10211      30112        102          0      30136 
      8568      10064      10211      30112        102          0      30136 
      8529      10028      10211      30112        100          0      30130 
      8519      10024      10211      30112        100          0      30130 
      8510      10024      10211      30112        100          0      30130 
      8507      10028      10211      30112        100          0      30130 


fistp [m32] + fld [m32]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     79114      90240      20211      40116      40112          2          0 
     78912      90008      20211      40119      40112          3          0 
     78918      90008      20211      40133      40112          3          0 
     78919      90004      20211      40113      40112          2          0 
     78925      90003      20211      40113      40112          2          0 
     78931      90003      20211      40113      40112          2          0 
     78937      90003      20211      40113      40112          2          0 
     78939      90002      20211      40113      40112          2          0 


fistp [m32] + fild [m32]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    102144     120241      20211      40112      50112          2          0 
    101964     120000      20211      40118      50112          3          0 
    101954     120002      20211      40125      50112          3          0 
    101926     120001      20211      40113      50112          2          0 
    101908     120000      20211      40113      50112          2          0 
    101924     119997      20211      40113      50112          2          0 
    101956     119999      20211      40113      50112          2          0 
    101962     119998      20211      40113      50112          2          0 


fisttp [m16] + fld st: Troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8919      10519      20211      40112       9898          0       4321 
      8624      10163      20211      40112       9899          0       4321 
      8636      10168      20211      40112       9899          0       4321 
      8644      10166      20211      40112       9899          0       4322 
      8618      10125      20211      40112       9903          0       4322 
      8618      10125      20211      40112       9903          0       4322 
      8608      10125      20211      40112       9903          0       4322 
      8598      10125      20211      40112       9903          0       4322 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9262      10588      20211      40112       5683      10000      10110 
      8904      10163      20211      40112       5682      10000      10112 
      8880      10125      20211      40112       5682      10000      10106 
      8891      10125      20211      40112       5682      10000      10106 
      8899      10125      20211      40112       5682      10000      10106 
      8890      10126      20211      40112       5682      10000      10106 
      8878      10126      20211      40112       5682      10000      10106 
      8868      10126      20211      40112       5682      10000      10106 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9490      10846      20211      40112        102          0      40139 
      8901      10163      20211      40112        102          0      40139 
      8911      10163      20211      40112        102          0      40139 
      8923      10166      20211      40112        102          0      40139 
      8897      10126      20211      40112        100          0      40133 
      8890      10125      20211      40112        100          0      40133 
      8882      10125      20211      40112        100          0      40133 
      8870      10125      20211      40112        100          0      40133 


fisttp [m32] + fld st: Troughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9008      10611      20211      40112       9898          0       4321 
      8616      10164      20211      40112       9899          0       4322 
      8584      10126      20211      40112       9903          0       4322 
      8596      10126      20211      40112       9903          0       4322 
      8604      10127      20211      40112       9903          0       4322 
      8618      10130      20211      40112       9903          0       4322 
      8622      10126      20211      40112       9903          0       4322 
      8612      10126      20211      40112       9903          0       4322 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9512      10847      20211      40112       5683      10000      10110 
      8923      10164      20211      40112       5683      10000      10112 
      8931      10164      20211      40112       5682      10000      10112 
      8891      10129      20211      40112       5682      10000      10106 
      8884      10127      20211      40112       5682      10000      10106 
      8870      10126      20211      40112       5682      10000      10106 
      8860      10126      20211      40112       5682      10000      10106 
      8862      10126      20211      40112       5682      10000      10106 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9254      10576      20211      40112        103          0      40142 
      8903      10164      20211      40112        102          0      40139 
      8913      10168      20211      40112        102          0      40139 
      8923      10166      20211      40112        102          0      40139 
      8897      10126      20211      40112        100          0      40133 
      8893      10126      20211      40112        100          0      40133 
      8884      10126      20211      40112        100          0      40133 
      8876      10126      20211      40112        100          0      40133 


fldcw: Throughput, same value

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     58799      69254      10219      30136       4495          8       5008 
     58679      69009      10219      30132       4556          8       5006 
     59593      70202      10219      30303       4512         32       5011 
     34800      40893      10219      30220       4938          5       5009 
     21523      25275      10219      30126       5005         -3       5002 
     21552      25250      10219      30126       5004         -3       5003 
     21571      25252      10219      30126       5004         -3       5001 
     21513      25251      10219      30126       5004         -3       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     24034      25601      10219      30126       5007          2       5010 
     23801      25422      10219      30126       5004          2       5010 
     23804      25419      10219      30126       5006          2       5008 
     23865      25419      10219      30126       5003          2       5008 
     23805      25392      10219      30126       5004          2       5004 
     23764      25394      10219      30126       5002          2       5004 
     23819      25397      10219      30126       5004          2       5004 
     23833      25392      10219      30126       5002          2       5004 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     21763      25631      10219      30126      10108          0      30170 
     21594      25463      10219      30126      10117          0      30199 
     21608      25418      10219      30126      10107          0      30163 
     21624      25417      10219      30126      10107          0      30154 
     21574      25418      10219      30126      10107          0      30154 
     21539      25392      10219      30126      10104          0      30131 
     21594      25391      10219      30126      10104          0      30131 
     21594      25393      10219      30126      10104          0      30131 


fldcw: Throughput, alternating value

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     21728      25621      10219      30157      30126       5003          0 
     21589      25424      10219      30163      30126       5004          0 
     21629      25418      10219      30163      30126       5004          0 
     21589      25417      10219      30154      30126       5004          0 
     21532      25393      10219      30131      30126       5002          0 
     21573      25392      10219      30131      30126       5002          0 
     21607      25391      10219      30131      30126       5003          0 
     21559      25390      10219      30131      30126       5003          0 


fldcw + fnstcw: Latency, same value

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     79197      90542      20219      50214      60142       4986          0 
     78914      90008      20219      50165      60126       4982          0 
     78916      90009      20219      50131      60126       4982          0 
     78910      90009      20219      50133      60126       4980          0 
     78912      90010      20219      50133      60126       4980          0 
     78920      90009      20219      50133      60126       4980          0 
     78922      90007      20219      50133      60126       4980          0 
     78928      90010      20219      50133      60126       4980          0 


fnstcw: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8632      10160      10210      30113          2          0       3380 
      8641      10163      10210      30113          2          0       3416 
      8656      10163      10210      30113          2          0       3369 
      8614      10124      10210      30113          2          0       3344 
      8608      10123      10210      30113          2          0       3345 
      8598      10124      10210      30113          2          0       3343 
      8590      10123      10210      30113          2          0       3344 
      8584      10126      10210      30113          2          0       3345 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9104      10378      10210      30113       4088      10004          4 
      8925      10163      10210      30113       4094      10004          4 
      8901      10125      10210      30113       4055      10004          1 
      8895      10127      10210      30113       4055      10004          1 
      8883      10125      10210      30113       4014      10004          2 
      8876      10126      10210      30113       4009      10004          2 
      8866      10128      10210      30113       4013      10004          2 
      8868      10129      10210      30113       4055      10004          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8927      10162      10210      30113      10108       2549      20180 
      8925      10161      10210      30113      10111       2493      20177 
      8887      10127      10210      30113      10107       2608      20175 
      8873      10127      10210      30113      10107       2608      20175 
      8863      10128      10210      30113      10107       2608      20175 
      8863      10125      10210      30113      10107       2608      20175 
      8873      10127      10210      30113      10107       2608      20175 
      8881      10127      10210      30113      10107       2608      20175 


fbstp + fld st: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   2177913    2657880      20211    2270479     860085     420347      15002 
   2132530    2658541      20211    2270485     860085     420346      15002 
   2066146    2660289      20211    2270112     860002     420999      15000 
   2066126    2660295      20211    2270112     860002     420999      15000 
   2083597    2662922      20212    2270412     860247     421047      15003 
   2066134    2660327      20211    2270112     860002     420999      15000 
   2066122    2660287      20211    2270112     860002     421002      15000 
   2073792    2670195      20211    2270407     861520     420999      15005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   2258635    2659534      20211    2270479      15004      20008     420528 
   2205498    2657195      20211    2270479      15004      20008     420250 
   2126948    2660295      20211    2270112      15000      20000     421202 
   2122254    2660486      20212    2270773      15008      20012     426837 
   2067899    2662525      20211    2270112      15000      20000     420005 
   2068819    2663728      20211    2270112      15000      20000     420005 
   2068797    2663727      20211    2270112      15000      20000     420005 
   2068779    2663727      20211    2270112      15000      20000     420005 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
   2249126    2647650      20211    2270112     526799          0    2494506 
   2233346    2653656      20211    2270479     529375          2    2440723 
   2188325    2659411      20211    2270479     524503          2    2440952 
   2126838    2660255      20211    2270112     517964          0    2455915 
   2205136    2666122      20213    2270967     519415          6    2457677 
   2060238    2652725      20211    2270112     530099          0    2422919 
   2060224    2652728      20211    2270112     530101          0    2422921 
   2060273    2652726      20211    2270112     530101          0    2422921 


fbstp + fld [m64]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   2168839    2712939      20211    2482801    2271168     871908          0 
   2145686    2683727      20211    2484723    2270112     870001          0 
   2146612    2698508      20212    2481682    2270901     870346          0 
   2090578    2691726      20211    2480117    2270112     870001          0 
   2091190    2692526      20211    2480121    2270112     870001          0 
   2091182    2692527      20211    2480121    2270112     870001          0 
   2091171    2692527      20211    2480117    2270112     870001          0 
   2111393    2693235      20212    2480385    2270313     870062          0 


fbstp + fld [m80]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   2414701    2732939      20212    2553228    2300406     880145          0 
   2357059    2733044      20211    2553393    2300479     880095          0 
   2297724    2733096      20211    2553781    2300479     880090          0 
   2245057    2733174      20211    2554113    2300485     880089          0 
   2194969    2733258      20211    2554523    2300488     880096          0 
   2174362    2733111      20212    2553669    2300432     880196          0 
   2120566    2730325      20211    2554516    2300112     880001          0 
   2120471    2730329      20211    2554516    2300112     880001          0 


fbstp + fbld [m80]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   2739323    3182431      20211    2920485    2690479    1050086          0 
   2702467    3181334      20211    2920133    2690112    1050001          0 
   2658066    3173049      20212    2919772    2690686    1050149          0 
   2628103    3176555      20211    2919456    2690479    1050084          0 
   2620589    3181334      20211    2920133    2690112    1050001          0 
   2620570    3181333      20211    2920133    2690112    1050001          0 
   2640442    3183884      20212    2920373    2690416    1050305          0 
   2620565    3181333      20211    2920133    2690112    1050001          0 


fistp [m16] + fld st: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8749      10615      20211      40112       9900          0       4322 
      8384      10162      20211      40112       9913          0       4321 
      8392      10164      20211      40112       9931          0       4321 
      8388      10163      20211      40112       9995          0       4322 
     23912      17158      20212      40407       8864         73       5122 
      8325      10125      20211      40112      10005          0       4322 
      8333      10129      20211      40112      10005          0       4322 
      8340      10125      20211      40112      10005          0       4322 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9253      10548      20211      40112       5683      10000      10113 
      8927      10165      20211      40112       5683      10000      10080 
      8933      10164      20211      40112       5682      10000      10016 
      8895      10129      20211      40112       5682      10000      10006 
      8884      10127      20211      40112       5682      10000      10006 
      8872      10126      20211      40112       5682      10000      10006 
      8866      10126      20211      40112       5682      10000      10006 
      8864      10126      20211      40112       5682      10000      10006 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8978      10551      20211      40112        101          0      40136 
      8638      10164      20211      40112        102          0      40139 
      8631      10164      20211      40112        102          0      40139 
      8625      10164      20211      40112        102          0      40139 
      8585      10126      20211      40112        100          0      40133 
      8597      10130      20211      40112        100          0      40133 
      8603      10129      20211      40112        100          0      40133 
      8613      10126      20211      40112        100          0      40133 


fistp [m32] + fld st: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9132      10402      20211      40112       9897          0       4321 
      8919      10163      20211      40112       9931          0       4321 
      8906      10163      20211      40112       9995          0       4322 
      8866      10125      20211      40112      10005          0       4322 
      8860      10125      20211      40112      10005          0       4322 
      8870      10125      20211      40112      10005          0       4322 
      8881      10128      20211      40112      10005          0       4322 
      8891      10126      20211      40112      10005          0       4322 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9086      10677      20211      40112       5683      10000      10111 
      8648      10165      20211      40112       5682      10000      10016 
      8606      10126      20211      40112       5682      10000      10006 
      8596      10126      20211      40112       5682      10000      10006 
      8588      10126      20211      40112       5682      10000      10006 
      8586      10127      20211      40112       5682      10000      10006 
      8594      10126      20211      40112       5682      10000      10006 
      8606      10126      20211      40112       5682      10000      10006 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8987      10593      20211      40112        103          0      40142 
      8635      10164      20211      40112        102          0      40139 
      8644      10164      20211      40112        102          0      40139 
      8615      10126      20211      40112        100          0      40133 
      8617      10126      20211      40112        100          0      40133 
      8605      10126      20211      40112        100          0      40133 
      8601      10129      20211      40112        100          0      40133 
      8593      10128      20211      40112        100          0      40133 


fistp [m64] + fld st: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9027      10603      20211      40112       9898          0       4322 
      8652      10164      20211      40112       9909          0       4321 
      8641      10164      20211      40112       9995          0       4322 
      8598      10126      20211      40112      10005          0       4322 
      8594      10126      20211      40112      10005          0       4322 
      8583      10129      20211      40112      10005          0       4322 
      8592      10127      20211      40112      10005          0       4322 
      8602      10126      20211      40112      10005          0       4322 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8992      10591      20211      40112       5683      10000      10114 
     19781      12361      20212      40336       5606      10014      10353 
      9409      11067      20211      40154       5712      10019      10198 
      8610      10127      20211      40112       5682      10000      10006 
      8632      10165      20211      40112       5683      10000      10080 
      8624      10165      20211      40112       5682      10000      10016 
      8584      10126      20211      40112       5682      10000      10006 
      8587      10126      20211      40112       5682      10000      10006 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9006      10615      20211      40112        102          0      40139 
      8616      10164      20211      40112        102          0      40139 
      8625      10167      20211      40112        102          0      40139 
      8634      10166      20211      40112        102          0      40139 
      8610      10126      20211      40112        100          0      40133 
      8622      10126      20211      40112        100          0      40133 
      8618      10126      20211      40112        100          0      40133 
      8608      10126      20211      40112        100          0      40133 


fistp [m32] + fld [m32]: Latency

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     81206      92611      20211      40112          1          0      12284 
     78981      90072      20211      40112          2          0      12404 
     78928      90022      20211      40112          2          0      12316 
     80321      91613      20211      40144          6          7      12457 
     78915      90012      20211      40112          1          0      12355 
     78912      90003      20211      40112          1          0      12475 
     78918      90003      20211      40112          1          0      12355 
     78922      90003      20211      40112          1          0      12475 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     76911      90554      20211      40112       7733      10000      61537 
     76444      90013      20211      40112       7576      10000      69931 
     76448      90007      20211      40112       7646      10000      66823 
     76455      90007      20211      40112       7526      10000      71099 
     76465      90007      20211      40112       7646      10000      62206 
     76971      90588      20211      40112       7526      10000      78325 
     76480      90007      20211      40112       7646      10000      71364 
     76474      90009      20211      40112       7526      10000      85521 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     80018      91260      20211      40112        100          0      40123 
     78912      90008      20211      40112        100          0      40119 
    110637      92927      20211      40480        225          2      40757 
     76448      90003      20211      40112        100          0      40113 
     76446      90007      20211      40112        103          0      40127 
     76428      90001      20211      40112        100          0      40113 
     76433      90002      20211      40112        100          0      40113 
     76444      90003      20211      40112        100          0      40113 


fistp [m16] + fild [m16]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    105443     120227      20211      40120      50112          1          0 
    105209     120000      20211      40118      50112          2          0 
    105197     119998      20211      40126      50112          2          0 
    105235     119997      20211      40113      50112          1          0 
    105254     119997      20211      40113      50112          1          0 
    105219     119997      20211      40113      50112          1          0 
    105189     119997      20211      40113      50112          1          0 
    105220     119999      20211      40113      50112          1          0 


fistp [m32] + fild [m32]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    102081     120204      20211      40114      50112          1          0 
    101934     120001      20211      40113      50112          1          0 
    101960     120000      20211      40113      50112          1          0 
    101956     119996      20211      40113      50112          1          0 
    101932     119997      20211      40113      50112          1          0 
    114236     122954      20212      40748      50403         60          0 
    101942     119999      20211      40113      50112          1          0 
    101964     119997      20211      40113      50112          1          0 


fistp [m64] + fild [m64]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    102158     120248      20211      40120      50112          1          0 
    101968     120000      20211      40118      50112          2          0 
    101946     119997      20211      40129      50112          2          0 
    101920     119999      20211      40121      50112          2          0 
    101910     119997      20211      40117      50112          1          0 
    101936     119997      20211      40117      50112          1          0 
    101962     119997      20211      40117      50112          1          0 
    101954     119999      20211      40117      50112          1          0 


fstp [m32] + fld st: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8943      10546      20211      20113       9954          0          0 
      8537      10056      20211      20113       9956          0          0 
      8546      10054      20211      20113       9956          0          0 
      8556      10055      20211      20113       9956          0          0 
      8562      10056      20211      20113       9956          0          0 
      8556      10055      20211      20113       9954          0          0 
      8546      10056      20211      20113       9954          0          0 
      8541      10054      20211      20113       9954          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9791      11525      20211      20113          0          0      10054 
      8529      10052      20211      20113          0          0      10051 
      8519      10051      20211      20113          0          0      10051 
      8530      10057      20211      20113          0          0      10051 
      8537      10057      20211      20113          0          0      10053 
      8545      10055      20211      20113          0          0      10053 
      8553      10053      20211      20113          0          0      10053 
      8557      10055      20211      20113          0          0      10053 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9239      10519      20211      20113        101          0      20148 
      8822      10056      20211      20113        109          0      20154 
      8814      10057      20211      20113        101          0      20126 
      8806      10053      20211      20113        100          0      20130 
      8800      10054      20211      20113        101          0      20126 
      8808      10054      20211      20113        100          0      20130 
      8814      10053      20211      20113        100          0      20130 
      8828      10054      20211      20113        101          0      20126 


fstp [m64] + fld st: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12301      10404      20211      20113       9955          0          0 
     11870      10053      20211      20113       9956          0          0 
     11857      10056      20211      20113       9956          0          0 
     11873      10053      20211      20113       9956          0          0 
     11884      10052      20211      20113       9954          0          0 
     11909      10058      20211      20113       9954          0          0 
     11892      10056      20211      20113       9954          0          0 
     11876      10053      20211      20113       9954          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10241      11656      20211      20113          0          0      10054 
      8826      10053      20211      20113          0          0      10050 
      8813      10051      20211      20113          0          0      10051 
      8810      10056      20211      20113          0          0      10053 
      8797      10056      20211      20113          0          0      10052 
      8802      10053      20211      20113          0          0      10053 
      8810      10052      20211      20113          0          0      10053 
      8818      10052      20211      20113          0          0      10053 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8923      10496      20211      20113        101          0      20139 
      8558      10053      20211      20113        109          0      20149 
      8562      10055      20211      20113        107          0      20150 
      8552      10054      20211      20113        110          0      20156 
      8543      10054      20211      20113        100          0      20126 
      8539      10060      20211      20113        100          0      20130 
      8525      10055      20211      20113        100          0      20126 
      8531      10056      20211      20113        100          0      20130 


fstp [m80] + fld st: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8907      10495      20211      20113       9955          0          0 
      8545      10055      20211      20113       9956          0          0 
      8552      10055      20211      20113       9956          0          0 
      8558      10054      20211      20113       9956          0          0 
      8554      10056      20211      20113       9954          0          0 
      8544      10057      20211      20113       9954          0          0 
      8538      10060      20211      20113       9954          0          0 
      8525      10058      20211      20113       9954          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8642      10511      20211      20113          0          0      10054 
      8275      10051      20211      20113          0          0      10050 
      8283      10050      20211      20113          0          0      10051 
      8289      10050      20211      20113          0          0      10051 
      8299      10051      20211      20113          0          0      10051 
      8295      10054      20211      20113          0          0      10052 
      8287      10053      20211      20113          0          0      10052 
      8279      10052      20211      20113          0          0      10053 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9798      11520      20211      20113        101          0      20135 
      8544      10056      20211      20113        110          0      20156 
      8532      10052      20211      20113        109          0      20154 
      8522      10053      20211      20113        101          0      20126 
      8522      10052      20211      20113        100          0      20126 
      8528      10052      20211      20113        100          0      20126 
      8540      10052      20211      20113        100          0      20126 
      8551      10052      20211      20113        100          0      20126 


fstp [m32] + fld [m32]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18679      20650      20211      20143      20113      10000          0 
     18119      19989      20211      20150      20113      10001          0 
     18149      19991      20211      20144      20113       9996          0 
     18118      19991      20211      20124      20113       9996          0 
     18080      19991      20211      20124      20113       9996          0 
     18100      19991      20211      20124      20113       9996          0 
     18140      19991      20211      20124      20113       9996          0 
     18137      19993      20211      20124      20113       9996          0 


fstp [m64] + fld [m64]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17340      20398      20211      20140      20113       9999          0 
     17013      19990      20211      20148      20113       9998          0 
     16983      19990      20211      20144      20113       9999          0 
     16957      19991      20211      20140      20113       9999          0 
     16965      19990      20211      20124      20113       9999          0 
     16999      19991      20211      20124      20113       9999          0 
     17013      19990      20211      20124      20113       9999          0 
     27331      21724      20212      20485      20337      10075          0 


fstp [m80] + fld [m80]: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17317      20392      20211      20143      20113      10000          0 
     17008      19990      20211      20138      20113       9998          0 
     17005      19989      20211      20142      20113       9996          0 
     16970      19987      20211      20124      20113       9998          0 
     16951      19989      20211      20124      20113       9996          0 
     16984      19990      20211      20124      20113       9996          0 
     17013      19989      20211      20124      20113       9996          0 
     17000      19991      20211      20124      20113       9996          0 


fstp [m32] + fld [m32] + fchs: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
       371        433        211        128        113          5          0 
       143        166        211        128        113          6          0 
       113        128        211        120        113          4          0 
       113        128        211        120        113          4          0 
       115        128        211        120        113          4          0 
       112        128        211        120        113          4          0 
       113        128        211        120        113          4          0 
       113        130        211        120        113          4          0 


fmul Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42875      50460      10211      10122      10116      10009          0 
     42454      49996      10211      10124      10116      10009          0 
     42484      49997      10211      10120      10116      10009          0 
     42454      49997      10211      10118      10116      10009          0 
     42484      49997      10211      10118      10116      10009          0 
     42453      49996      10211      10118      10116      10009          0 
     42488      49997      10211      10118      10116      10009          0 
     42455      49997      10211      10118      10116      10009          0 


fmul Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10483      12710      10211      10116      10009          0          0 
     10317      12497      10211      10116      10009          0          0 
     10303      12497      10211      10116      10009          0          0 
     10289      12497      10211      10116      10009          0          0 
     10279      12498      10211      10116      10009          0          0 
     10277      12499      10211      10116      10009          0          0 
     10289      12498      10211      10116      10009          0          0 
     10305      12501      10211      10116      10009          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11145      12694      10211      10116          0          0          9 
     10982      12500      10211      10116          0          0          9 
     10965      12499      10211      10116          0          0          7 
     10949      12497      10211      10116          0          0          6 
     10933      12497      10211      10116          0          0          6 
     10944      12499      10211      10116          0          0          6 
     10957      12497      10211      10116          0          0          6 
     10973      12501      10211      10116          0          0          6 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10808      12698      10211      10116        105          0      10153 
     10630      12497      10211      10116        102          0      10142 
     10616      12497      10211      10116        101          0      10133 
     10599      12497      10211      10116        102          0      10136 
     10599      12498      10211      10116        100          0      10122 
     10611      12497      10211      10116        100          0      10122 
     10628      12499      10211      10116        101          0      10122 
     10638      12497      10211      10116        100          0      10122 


fmul [ m32 ] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     14326      16900      20211      40116      10010          0       5002 
     14151      16665      20211      40116      10009          0       5003 
     14169      16664      20211      40116      10009          0       5001 
     14179      16664      20211      40116      10009          0       5003 
     14157      16664      20211      40116      10009          0       5001 
     14133      16667      20211      40116      10009          0       5002 
     14131      16665      20211      40116      10009          0       5002 
     14157      16663      20211      40116      10009          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     14791      16899      20211      40116       5002          0          8 
     14615      16665      20211      40116       5002          0          8 
     14639      16665      20211      40116       5003          0          8 
     14632      16665      20211      40116       5002          0          6 
     14603      16665      20211      40116       5002          0          6 
     14583      16665      20211      40116       5002          0          6 
     14601      16666      20211      40116       5002          0          6 
     14626      16667      20211      40116       5001          0          6 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     14409      16991      20211      40116        100          0      30132 
     14142      16667      20211      40116        103          0      30141 
     14164      16666      20211      40116        104          0      30152 
     14187      16666      20211      40116        100          0      30132 
     14172      16666      20211      40116        101          0      30132 
     14152      16666      20211      40116        101          0      30132 
     14132      16666      20211      40116        101          0      30132 
     14150      16667      20211      40116        101          0      30133 


fmul [ m64 ] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     15651      16680      20211      40116      10009          0       5003 
     28678      17466      20212      40317      10073         57       5032 
    107518      17344      20212      40319      10080         55       5034 
     15608      16673      20211      40116      10010          0       5003 
     15634      16671      20211      40116      10010          0       5002 
     15657      16674      20211      40116      10010          0       5002 
     15632      16671      20211      40116      10010          0       5001 
     15606      16673      20211      40116      10010          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     14337      16898      20211      40116       5002          0          8 
     14130      16665      20211      40116       5002          0          9 
     14157      16666      20211      40116       5003          0          8 
     14176      16665      20211      40116       5002          0          9 
     14180      16666      20211      40116       5002          0          6 
     14155      16666      20211      40116       5002          0          6 
     14131      16666      20211      40116       5002          0          6 
     14139      16666      20211      40116       5002          0          6 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13923      16904      20211      40116        103          0      30147 
     13752      16665      20211      40116        106          0      30155 
     13757      16668      20211      40116        107          0      30156 
     13730      16665      20211      40116        103          0      30145 
     13707      16665      20211      40116        100          0      30132 
     13705      16665      20211      40116        101          0      30132 
     13734      16667      20211      40116        100          0      30132 
     13751      16666      20211      40116        101          0      30132 


fnclex: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    181470     220292      10211      50112        101       7382          0 
    181305     220083      10211      50112        101       7380          0 
    181307     220080      10211      50112        100       7382          0 
    181301     220081      10211      50112        100       7382          0 
    181249     220030      10211      50112        101       7376          0 
    181243     220029      10211      50112        101       7376          0 
    181237     220030      10211      50112        101       7376          0 
    181233     220032      10211      50112        101       7376          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    181455     220295      10211      50112          0          0       5093 
    181274     220081      10211      50112          0          0       5096 
    181284     220081      10211      50112          0          0       5094 
    211603     227727      10212      50569          3          4       5373 
    181339     220132      10211      50112          0          0       5090 
    181250     220033      10211      50112          0          0       5101 
    181240     220032      10211      50112          0          0       5101 
    181233     220031      10211      50112          0          0       5101 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    181472     220295      10211      50112      17541          0      50142 
    181309     220085      10211      50112      17540          0      50142 
    181307     220083      10211      50112      17541          0      50142 
    181297     220083      10211      50112      17541          0      50142 
    181251     220034      10211      50112      17527          0      50114 
    181241     220032      10211      50112      17527          0      50114 
    181237     220034      10211      50112      17527          0      50114 
    181235     220034      10211      50112      17527          0      50114 


fninit: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    660918     778067      10211     180228      10062      35072          1 
    660842     777886      10211     180228      10066      35071          1 
    686442     779371      10212     180429      10113      35130          4 
    660745     777886      10211     180228      10065      35070          1 
    691942     780729      10211     180601      10132      35142          2 
    640813     777886      10211     180228      10065      35072          1 
    640720     777888      10211     180228      10065      35070          1 
    640784     777888      10211     180228      10065      35070          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    687911     780918      10211     180595          5          8      52597 
    640726     777883      10211     180228          0          0      52508 
    640768     777884      10211     180228          0          0      52510 
    649669     778682      10212     180429          3          2      52602 
    668274     780677      10211     180595          5          8      52605 
    621903     777880      10211     180228          0          0      52459 
    621887     777889      10211     180228          0          0      52559 
    621895     777888      10211     180228          0          0      52559 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    641001     778112      10211     180228      52623          0     180311 
    640746     777884      10211     180228      52624          0     180310 
    640755     777882      10211     180228      52622          0     180310 
    640809     777887      10211     180228      52622          0     180310 
    640724     777886      10211     180228      52563          0     180281 
    640814     777888      10211     180228      52563          0     180281 
    668992     780671      10211     180595      52735          2     180683 
    621943     777889      10211     180228      52563          0     180281 


fnop: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4393       5341      10211      10112       5000          0          0 
      4156       5051      10211      10112       5001          0          0 
      4160       5052      10211      10112       5001          0          0 
      4161       5052      10211      10112       5001          0          0 
      4167       5051      10211      10112       5001          0          0 
      4167       5051      10211      10112       5001          0          0 
      4170       5051      10211      10112       5001          0          0 
      4174       5051      10211      10112       5001          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4394       5349      10211      10112          0          0       5006 
      4148       5051      10211      10112          0          0       5003 
      4155       5052      10211      10112          0          0       5003 
      4159       5050      10211      10112          0          0       5003 
      4159       5051      10211      10112          0          0       5003 
      4162       5052      10211      10112          0          0       5003 
      4166       5050      10211      10112          0          0       5003 
      4165       5052      10211      10112          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4885       5746      10211      10112        102          0      10133 
      4294       5054      10211      10112        110          0      10148 
      4286       5051      10211      10112        100          0      10125 
      4282       5051      10211      10112        100          0      10125 
      4281       5050      10211      10112        100          0      10125 
      4283       5052      10211      10112        100          0      10125 
      4284       5052      10211      10112        100          0      10125 
      4288       5050      10211      10112        100          0      10125 


wait: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9167      11145      10211      20112       5002          0          0 
      8273      10065      10211      20112       5004          0          0 
      8251      10027      10211      20112       5003          0          0 
      8259      10027      10211      20112       5003          0          0 
      8271      10027      10211      20112       5003          0          0 
      8277      10027      10211      20112       5003          0          0 
      8277      10032      10211      20112       5003          0          0 
      8265      10029      10211      20112       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8775      10671      10211      20112          0          0       5008 
      8287      10066      10211      20112          0          0       5006 
      8299      10066      10211      20112          0          0       5006 
      8275      10029      10211      20112          0          0       5005 
      8277      10029      10211      20112          0          0       5005 
      8271      10032      10211      20112          0          0       5005 
      8261      10029      10211      20112          0          0       5005 
      8253      10029      10211      20112          0          0       5005 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8721      10270      10211      20112        102          0      20130 
      8554      10066      10211      20112        102          0      20130 
      8570      10068      10211      20112        102          0      20130 
      8562      10066      10211      20112        102          0      20130 
      8524      10028      10211      20112        100          0      20124 
      8513      10028      10211      20112        100          0      20124 
      8505      10028      10211      20112        100          0      20124 
      8495      10028      10211      20112        100          0      20124 


fwait: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8459      10265      10211      20112       5002          0          0 
      8285      10066      10211      20112       5004          0          0 
      8279      10066      10211      20112       5004          0          0 
      8271      10066      10211      20112       5004          0          0 
      8247      10030      10211      20112       5003          0          0 
      8255      10029      10211      20112       5003          0          0 
      8265      10029      10211      20112       5003          0          0 
      8273      10029      10211      20112       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8729      10285      10211      20112          0          0       5009 
      8553      10065      10211      20112          0          0       5006 
      8563      10066      10211      20112          0          0       5006 
      8569      10066      10211      20112          0          0       5006 
      8563      10065      10211      20112          0          0       5006 
      8523      10030      10211      20112          0          0       5005 
      8514      10028      10211      20112          0          0       5005 
      8503      10027      10211      20112          0          0       5005 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9171      10462      10211      20112        103          0      20133 
      8816      10066      10211      20112        102          0      20130 
      8812      10066      10211      20112        102          0      20130 
      8786      10028      10211      20112        100          0      20124 
      8798      10030      10211      20112        100          0      20124 
      8804      10029      10211      20112        100          0      20124 
      8810      10028      10211      20112        100          0      20124 
      8806      10028      10211      20112        100          0      20124 


fnsave: Throughput, 64 bit mode

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   1510600    1778266      10211    1330345     159976     199947     120003 
   1502192    1768337      10211    1330345     159980     199945     120002 
   1502115    1768332      10211    1330345     159980     199946     120002 
   1502164    1768331      10211    1330345     159980     199946     120002 
   1525831    1772628      10212    1330674     160108     200028     119997 
   1502149    1768341      10211    1330345     159976     199945     120002 
   1502208    1768342      10211    1330345     159976     199944     120002 
   1502149    1768344      10211    1330345     159976     199943     120002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   1517139    1774486      10212    1330655     130000     230004     190390 
   1502164    1768328      10211    1330345     130001     230000     190263 
   1502229    1768379      10211    1330345     130001     230000     190263 
   1544858    1785917      10212    1331297     130007     230021     191149 
   1456532    1768257      10211    1330345     130001     230000     190263 
   1456638    1768347      10211    1330345     130001     230000     190265 
   1476848    1772959      10212    1330674     130007     230007     190414 
   1456667    1768345      10211    1330345     130001     230000     190266 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
   1466952    1780881      10211    1330345     260233          0    1330481 
   1520247    1822170      10212    1331821     255911          2    1332620 
   1447536    1771190      10211    1330718     260383          2    1330922 
   1443683    1771242      10211    1330712     260359          2    1330868 
   1373426    1768381      10211    1330345     260237          0    1330481 
   1373418    1768344      10211    1330345     260227          0    1330451 
   1373418    1768347      10211    1330345     260227          0    1330451 
   1373396    1768345      10211    1330345     260227          0    1330451 


frstor: Throughput, 64 bit mode

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   1492578    1748059      10211     890509     164810     100086     120016 
   1475873    1748255      10210     890610     164875     100084     120015 
   1437650    1745293      10210     890243     165015     100022     120012 
   1437787    1745491      10210     890243     164815     100022     120013 
   1487042    1750100      10211     890874     164794     100137     120018 
   1506423    1748702      10211     890537     164815     100091     120016 
   1507512    1750666      10211     890905     165019     100147     120017 
   1437723    1745355      10210     890243     164915     100022     120012 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   1530773    1745703      10210     890243     120013         23     130025 
   1559063    1748625      10211     890537     120016         26     130104 
   1540763    1748065      10211     890530     120016         34     130185 
   1482657    1745766      10210     890285     120014         24     130025 
   1482580    1745291      10210     890243     120013         23     130025 
   1482645    1745355      10210     890243     120014         23     130023 
   1482645    1745355      10210     890243     120013         23     130023 
   1482635    1745354      10210     890243     120014         23     130023 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
   1482855    1745594      10210     890243     210130          0     890258 
   1482665    1745372      10210     890243     210129          0     890255 
   1528034    1757552      10211     890866     209509          1     890901 
   1494600    1748072      10210     890610     210251          2     890645 
   1437907    1745603      10210     890243     210128          0     890252 
   1437675    1745291      10210     890243     210130          0     890258 
   1437660    1745354      10210     890243     210128          0     890252 
   1437752    1745355      10210     890243     210128          0     890252 


fnsave + frstor: Latency, 64 bit mode

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   2887556    3505487      20211    2220130    2220113     314905          0 
   2868021    3508189      20211    2220525    2220480     314890          0 
   2778306    3508172      20211    2220549    2220486     314973          0 
   2743649    3509067      20212    2220487    2220421     315017          0 
   2722326    3505229      20211    2220122    2220113     314904          0 
   2722233    3505018      20211    2220130    2220113     315106          0 
   2722267    3505080      20211    2220122    2220113     315004          0 
   2736189    3508036      20212    2220445    2220400     315084          0 


fxsave: Throughput, 64 bit mode

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    543943     640320      10211    1360112     130001     140000     190003 
    543721     640112      10211    1360112     130000     140003     190003 
    583548     647412      10212    1360422     130063     140208     190131 
    543724     640114      10211    1360112     130000     140003     190003 
    543768     640116      10211    1360112     130000     140003     190002 
    585229     688997      10211    1360607     130825     141141     191043 
    615947     725149      10211    1361471     131452     142093     191713 
    543798     640112      10211    1360112     130000     140003     190003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    543949     640345      10211    1360112     189997     380000     130008 
    556806     644740      10212    1360399     189874     380008     130016 
    543796     640112      10211    1360112     189997     380000     130005 
    543750     640112      10211    1360112     189997     380000     130005 
    543724     640115      10211    1360112     189999     380000     130003 
    543780     640116      10211    1360112     189999     380000     130003 
    553706     643906      10212    1360397     189909     380010     130035 
    543720     640115      10211    1360112     189999     380000     130003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    544515     641024      10211    1360144     170121      20000    1140187 
    601581     665477      10211    1363303     171923      20003    1145396 
    575239     699561      10211    1369360     175652      20001    1156066 
    713403     743427      10212    1361552     166740      21866    1142384 
    529914     643715      10211    1360560     170377      20000    1140893 
    555294     674722      10211    1365616     173407      20001    1149618 
    558999     678573      10211    1366512     173940      20000    1151154 
    530130     643591      10211    1360688     170448      20001    1141116 


fxrstor: Throughput, 64 bit mode

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    655755     771955      10209    1210341     240150     120036     195030 
    654232     770127      10209    1210245     240115     120012     195020 
    654167     770128      10209    1210245     240115     120012     195022 
    661964     770711      10210    1210446     240130     120076     195027 
    654155     770126      10209    1210245     240022     120012     195020 
    654211     770085      10209    1210245     240014     120016     195022 
    654136     770086      10209    1210245     240113     120016     195020 
    659817     770669      10210    1210446     240099     120068     195027 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    675490     770343      10209    1210245     195020         38     290022 
    675270     770129      10209    1210245     195022         38     290023 
    675296     770126      10209    1210245     195020         38     290023 
    675334     770127      10209    1210245     195022         38     290023 
    675330     770127      10209    1210245     195020         38     290023 
    675260     770085      10209    1210245     195022         38     290019 
    675238     770088      10209    1210245     195020         38     290019 
    711937     776037      10210    1210899     195048         48     290162 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    654419     770321      10209    1210245     150032          2    1210282 
    654163     770127      10209    1210245     150058          2    1210270 
    654205     770085      10209    1210245     150052          2    1210246 
    687649     772853      10210    1210533     150321          3    1210652 
    654165     770127      10209    1210245     150034          2    1210270 
    654195     770085      10209    1210245     150118          2    1210246 
    654161     770086      10209    1210245     150118          2    1210246 
    667354     772970      10209    1210612     150159          4    1210699 


fxsave + fxrstor: Latency, 64 bit mode

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1219438    1377408      20212    2350997    2570769     370107          0 
   1201458    1370159      20211    2350123    2570112     370003          0 
   1201448    1370162      20211    2350147    2570112     370004          0 
   1201459    1370161      20211    2350147    2570112     370004          0 
   1201442    1370128      20211    2350123    2570112     370002          0 
   1236728    1376390      20213    2351164    2570946     370188          0 
   1163922    1370124      20211    2350123    2570112     370002          0 
   1174958    1373534      20212    2350518    2570400     370044          0 


xsave: Throughput, 64 bit mode

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    897329    1073638      10215    3040483     360095     370215     284987 
    855599    1070166      10215    3040116     359995     370102     285000 
    855586    1070165      10215    3040116     359995     370102     285000 
    855543    1070127      10215    3040116     359999     370102     285000 
    855555    1070127      10215    3040116     359999     370102     285000 
    855568    1070128      10215    3040116     359987     370094     284999 
    876226    1073267      10215    3040483     360096     370201     284986 
    865070    1090933      10216    3040657     360866     370700     284493 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    909444    1070626      10215    3040116     274999     650000     334776 
    954099    1087203      10216    3040444     275043     650009     338222 
    909101    1070164      10215    3040116     275001     650000     339907 
    958690    1073262      10215    3040492     275014     650008     340014 
    938380    1070165      10215    3040116     275001     650000     339908 
    938360    1070126      10215    3040116     275001     650000     339906 
   1035326    1073146      10215    3040483     274995     650008     340203 
   1003158    1070127      10215    3040116     275001     650000     339906 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    981614    1080316      10216    3040450     590149     130156    2710875 
    938420    1070164      10215    3040116     590111     129999    2710135 
    938434    1070165      10215    3040116     590111     129999    2710135 
    938412    1070164      10215    3040116     590111     129999    2710135 
    938351    1070128      10215    3040116     590105     129999    2710129 
    987851    1073206      10215    3040483     590265     130004    2710712 
    969666    1070165      10215    3040116     590111     129999    2710135 
    969652    1070128      10215    3040116     590135     130013    2710129 


xrstor: Throughput, 64 bit mode

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   1069978    1220166      10213    2570417     570146     459847     150030 
   1069881    1220143      10213    2570417     570140     459846     150030 
   1069916    1220146      10213    2570417     570140     459847     150030 
   1069902    1220080      10213    2570417     570136     459847     150030 
   1069819    1220077      10213    2570417     570136     459847     150030 
   1213315    1222667      10216    2571023     570341     460054     150043 
   1069916    1220144      10213    2570417     570142     459846     150030 
   1069894    1220077      10213    2570417     570137     459845     150030 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   1070098    1220393      10213    2570417     150027         65     449938 
   1069918    1220144      10213    2570417     150028         65     449937 
   1097668    1223622      10214    2570706     150038         67     449954 
   1107640    1263152      10213    2571298     150069         67     449157 
   1069815    1220078      10213    2570417     150028         65     449934 
   1069948    1220142      10213    2570417     150028         65     449934 
   1069870    1220082      10213    2570417     150028         65     449934 
   1069817    1220080      10213    2570417     150028         65     449934 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
   1132504    1221145      10214    2570618     730487         15    2570754 
   1105554    1220141      10213    2570417     730375         13    2570439 
   1105545    1220141      10213    2570417     730375         13    2570439 
   1105538    1220075      10213    2570417     730367         13    2570411 
   1105546    1220074      10213    2570417     730367         13    2570411 
   1137159    1227802      10214    2570810     730717         14    2571602 
   1105578    1220139      10213    2570417     730466         13    2570439 
   1105535    1220140      10213    2570417     730380         13    2570439 


xsave + xrstor: Latency, 64 bit mode

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1995443    2296212      20216    5281327    5610750     950979          1 
   1945079    2289703      20215    5280171    5610116     949997          1 
   1945015    2289703      20215    5280171    5610116     949997          1 
   2065826    2296263      20216    5281370    5610792     950265          1 
   2007767    2289702      20215    5280171    5610116     949995          1 
   2073090    2292134      20215    5280731    5610483     950020          1 
   2178866    2292591      20215    5280733    5610483     950077          1 
   2074682    2289635      20215    5280143    5610116     949997          1 


fnstsw ax: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8729      10268      10222      20126      10011       3702          0 
      8666      10209      10222      20126      10010       3684          0 
      8561      10091      10222      20126      10010       3695          0 
      8537      10070      10222      20126      10010       3697          0 
      8511      10033      10222      20126      10010       3700          0 
      8519      10029      10222      20126      10010       3700          0 
      8529      10030      10222      20126      10010       3700          0 
      8535      10031      10222      20126      10010       3700          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9006      10259      10222      20126          1          1       4510 
      8832      10071      10222      20126          1          1       4512 
      8822      10070      10222      20126          1          1       4512 
      8814      10071      10222      20126          1          1       4512 
      8780      10030      10222      20126          1          1       4505 
      8789      10030      10222      20126          1          1       4505 
      8802      10032      10222      20126          1          1       4505 
      8810      10033      10222      20126          1          1       4505 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8457      10273      10222      20126       1900          0      20149 
      8281      10070      10222      20126       1902          0      20147 
      8277      10070      10222      20126       1902          0      20147 
      8253      10028      10222      20126       1901          0      20139 
      8261      10027      10222      20126       1901          0      20139 
      8269      10029      10222      20126       1901          0      20139 
      8279      10030      10222      20126       1901          0      20139 
      8279      10031      10222      20126       1901          0      20139 


fnstsw ax + test + fcmov + fcom: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     97515     111188      40222      80138      80126      20006          0 
     96477     110019      40222      80149      80126      20007          0 
     96468     110018      40222      80135      80126      20006          0 
     96434     109995      40222      80132      80126      20005          0 
     96424     109994      40222      80132      80126      20005          0 
     96434     109994      40222      80132      80126      20005          0 
     96444     109994      40222      80132      80126      20005          0 
     96458     109995      40222      80132      80126      20005          0 


fnstsw [m16]: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10057      10748      10222      30126      10009          1       3755 
      9428      10068      10222      30126      10009          1       3752 
      9437      10067      10222      30126      10009          1       3752 
      9451      10070      10222      30126      10009          1       3752 
      9460      10067      10222      30126      10009          1       3752 
      9418      10032      10222      30126      10009          1       3752 
      9405      10030      10222      30126      10009          1       3752 
      9398      10032      10222      30126      10009          1       3752 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8721      10267      10222      30126       4993      10002          6 
      8557      10069      10222      30126       5003      10002          6 
      8565      10067      10222      30126       5003      10002          6 
      8569      10068      10222      30126       5003      10002          6 
      8527      10030      10222      30126       5003      10002          2 
      8517      10030      10222      30126       5003      10002          2 
      8509      10030      10222      30126       5003      10002          2 
      8501      10030      10222      30126       5003      10002          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8479      10278      10222      30126        104       1257      20147 
      8424      10220      10222      30126        101       1246      20177 
      8259      10030      10222      30126        101       1250      20137 
      8249      10030      10222      30126        101       1250      20137 
      8243      10030      10222      30126        101       1250      20137 
      8249      10029      10222      30126        101       1250      20137 
      8257      10030      10222      30126        101       1250      20137 
      8267      10030      10222      30126        101       1250      20137 


fnstsw [m16] + test + fcmov + fcom: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     93727     110319      40222      80138      80126      20006          0 
     93465     110021      40222      80145      80126      20007          0 
     93459     110019      40222      80147      80126      20006          0 
     93453     110019      40222      80143      80126      20006          0 
     93428     109995      40222      80132      80126      20005          0 
     93422     109995      40222      80132      80126      20005          0 
     93420     109995      40222      80132      80126      20005          0 
     93429     109996      40222      80132      80126      20005          0 


fpatan + fld + fld + fstp: Throughput, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    924650    1054491      40211     310112     216775      56769          0 
    935006    1057522      40211     310479     216841      56841          1 
    896028    1054862      40211     310112     216770      56767          0 
    895578    1054237      40211     310112     216770      56767          0 
    907786    1057581      40211     310479     216834      56837          1 
    903667    1060381      40212     310435     217014      56743          3 
    868284    1054099      40211     310112     216770      56767          0 
    868940    1054896      40211     310112     216770      56767          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    900611    1059278      40212     310430          4          4     110119 
    868277    1054079      40211     310112          0          0     110007 
    893224    1058146      40211     310477          4          8     110102 
    843422    1054893      40211     310112          0          0     110007 
    842762    1054096      40211     310112          0          0     110007 
    873516    1057791      40211     310479          5          8     110104 
    819246    1054908      40211     310112          0          0     110007 
    818707    1054094      40211     310112          0          0     110007 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    926481    1061584      40212     310437     119802          1     850394 
    897355    1056379      40211     310112     120103          0     853856 
    917870    1058573      40211     310488     120241          2     854251 
    869391    1055442      40211     310112     120103          0     853852 
    870162    1056380      40211     310112     120103          0     853852 
    893368    1058465      40211     310479     120229          2     854231 
    843822    1055440      40211     310112     120103          0     853852 
    844602    1056376      40211     310112     120103          0     853852 


fpatan + fld + fld + fstp: Throughput, worst case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   1435578    1617594      40220     760780     610030     129673          5 
   1376961    1620949      40219     760119     610005     129638          1 
   1376909    1620904      40219     760119     610003     129600          1 
   1376897    1620907      40219     760119     610003     129600          1 
   1376461    1610722      40220     760407     610007     129642          4 
   1360587    1601692      40219     760119     610005     129664          1 
   1381446    1609553      40220     760424     609518     129312          4 
   1375533    1619250      40219     760119     610006     129602          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   1405121    1602378      40219     760119          1          0     260006 
   1405111    1602385      40219     760119          1          0     260004 
   1405056    1602362      40219     760119          1          0     260004 
   1466247    1619786      40221     761067         13         13     260318 
   1376951    1620945      40219     760119          1          0     260004 
   1376927    1620932      40219     760119          1          0     260004 
   1376895    1620906      40219     760119          1          0     260004 
   1376880    1620893      40219     760119          1          0     260004 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
   1420360    1619750      40219     760119     260494          0    1600135 
   1420111    1619561      40219     760119     260503          0    1600127 
   1415301    1614069      40219     760368     260099          0    1598603 
   1463905    1621662      40221     761063     260823          4    1601080 
   1376951    1620961      40219     760119     260465          0    1600127 
   1376923    1620911      40219     760119     260503          0    1600127 
   1397118    1644721      40219     760777     259397          0    1597215 
   1375545    1619288      40219     760119     260501          0    1600127 


fpatan + fld + fxch: Latency, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    867622    1053282      30211     853488     310112     206676          0 
    867430    1053046      30211     853455     310112     206669          0 
    866149    1051489      30211     853455     310112     206669          0 
    887276    1054345      30211     853838     310479     206739          0 
    841360    1052315      30211     853459     310112     206670          0 
    841912    1053031      30211     853459     310112     206670          0 
    868028    1055268      30211     853833     310479     206739          0 
    817248    1052323      30211     853459     310112     206670          0 


fpatan + fld + fxch: Latency, worst case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1402233    1599094      30219    1600135     760119     600007          0 
   1433582    1600886      30219    1600518     760486     600062          0 
   1356726    1597088      30219    1600130     760119     600003          0 
   1389296    1599895      30219    1600524     760486     600053          0 
   1328347    1612662      30219    1600130     760119     600003          0 
   1328487    1612759      30219    1600130     760119     600003          0 
   1341140    1615834      30220    1600742     760687     600121          0 
   1287843    1610806      30219    1600130     760119     600006          0 


fprem + fld + fstp: Throughput, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    140044     170048      30211     330114     100001      40006          0 
    140142     170072      30211     330114      99995      40015          0 
    140052     170071      30211     330114      99995      40015          0 
    140101     170071      30211     330114      99995      40015          0 
    140088     170029      30211     330114     100003      40005          0 
    140011     170030      30211     330114     100003      40005          0 
    140100     170030      30211     330114     100003      40005          0 
    140052     170029      30211     330114     100003      40005          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    144580     170250      30211     330114          0          0      90011 
    144502     170072      30211     330114          0          0      90015 
    144488     170073      30211     330114          0          0      90015 
    144385     170029      30211     330114          0          0      90007 
    144454     170029      30211     330114          0          0      90007 
    144454     170028      30211     330114          0          0      90007 
    144390     170030      30211     330114          0          0      90007 
    144448     170031      30211     330114          0          0      90007 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    149273     170259      30211     330114      90100          0     330139 
    179769     172931      30211     330481      90227          2     330657 
    144386     170028      30211     330114      90101          0     330129 
    144517     170091      30211     330114      90098          0     330144 
    144478     170071      30211     330114      90099          0     330139 
    144422     170070      30211     330114      90099          0     330139 
    144456     170029      30211     330114      90101          0     330129 
    144447     170028      30211     330114      90101          0     330129 


fprem + fld + fstp: Throughput, worst case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    144802     170470      30215     330115      93344      43343          1 
    144430     170068      30215     330115      93340      43337          1 
    144509     170066      30215     330115      93343      43339          1 
    144434     170028      30215     330115      93336      43335          1 
    144394     170027      30215     330115      93336      43335          1 
    144472     170030      30215     330115      93336      43335          1 
    144448     170030      30215     330115      93336      43335          1 
    144389     170028      30215     330115      93336      43335          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    149236     170206      30215     330115          1          0      99990 
    149089     170069      30215     330115          1          0      99994 
    149150     170069      30215     330115          1          0      99995 
    149156     170066      30215     330115          1          0      99994 
    149065     170031      30215     330115          1          0     100000 
    149069     170028      30215     330115          1          0     100000 
    149126     170028      30215     330115          1          0     100000 
    149109     170027      30215     330115          1          0     100000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    144797     170429      30215     330115      83447          0     330130 
    144422     170068      30215     330115      83438          0     330130 
    176570     173004      30215     330482      83586          2     330662 
    140088     170066      30215     330115      83438          0     330130 
    140079     170030      30215     330115      83437          0     330122 
    140005     170031      30215     330115      83437          0     330122 
    140091     170030      30215     330115      83437          0     330122 
    140044     170030      30215     330115      83437          0     330122 


fprem + fadd: Latency, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    243713     295895      20211     320168     320114      86770          0 
    243377     295493      20211     320169     320114      86757          0 
    243485     295583      20211     320164     320114      86775          0 
    243511     295583      20211     320130     320114      86774          0 
    243497     295583      20211     320130     320114      86774          0 
    243470     295583      20211     320130     320114      86774          0 
    243449     295583      20211     320130     320114      86774          0 
    243466     295582      20211     320130     320114      86774          0 


fprem + fadd: Latency, worst case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    276609     335834      20215     320173     320115      86800          0 
    276396     335537      20215     320169     320115      86798          0 
    276559     335706      20215     320169     320115      86771          0 
    276467     335613      20215     320169     320115      86763          0 
    276424     335598      20215     320137     320115      86767          0 
    276414     335598      20215     320137     320115      86767          0 
    276445     335598      20215     320137     320115      86767          0 
    276474     335598      20215     320137     320115      86767          0 


fprem1 + fld + fstp: Throughput, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    140308     170273      30211     330114      99998      40010          0 
    140062     170072      30211     330114      99995      40015          0 
    140085     170072      30211     330114      99995      40015          0 
    140134     170071      30211     330114      99995      40015          0 
    140047     170071      30211     330114      99995      40015          0 
    140088     170028      30211     330114     100003      40005          0 
    140067     170030      30211     330114     100003      40005          0 
    140017     170030      30211     330114     100003      40005          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    140272     170251      30211     330114          0          0      90012 
    140046     170071      30211     330114          0          0      90015 
    140133     170071      30211     330114          0          0      90015 
    140104     170091      30211     330114          0          0      90019 
    140029     170030      30211     330114          0          0      90007 
    140108     170031      30211     330114          0          0      90007 
    140019     170030      30211     330114          0          0      90007 
    140066     170029      30211     330114          0          0      90007 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    149250     170204      30211     330114      90102          0     330134 
    149176     170073      30211     330114      90099          0     330139 
    149121     170073      30211     330114      90099          0     330139 
    149093     170072      30211     330114      90099          0     330139 
    149148     170071      30211     330114      90099          0     330139 
    149125     170028      30211     330114      90101          0     330129 
    149067     170030      30211     330114      90101          0     330129 
    149071     170031      30211     330114      90101          0     330129 


fprem1 + fld + fstp: Throughput, worst case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    140285     170244      30215     330115      93333      43341          2 
    140050     170067      30215     330115      93343      43339          2 
    140065     170029      30215     330115      93336      43335          2 
    140088     170029      30215     330115      93336      43335          2 
    140011     170027      30215     330115      93336      43335          2 
    140100     170029      30215     330115      93336      43335          2 
    140053     170031      30215     330115      93336      43335          2 
    140025     170028      30215     330115      93336      43335          2 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    145403     171211      30215     330115          1          0      99996 
    144507     170066      30215     330115          1          0      99994 
    144471     170069      30215     330115          1          0      99994 
    144392     170028      30215     330115          1          0     100000 
    144471     170028      30215     330115          1          0     100000 
    144444     170029      30215     330115          1          0     100000 
    144388     170028      30215     330115          1          0     100000 
    144466     170027      30215     330115          1          0     100000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    144844     170460      30215     330115      83444          0     330126 
    144453     170066      30215     330115      83442          0     330130 
    144432     170066      30215     330115      83438          0     330130 
    144473     170028      30215     330115      83437          0     330122 
    144424     170031      30215     330115      83437          0     330122 
    144395     170029      30215     330115      83437          0     330122 
    144476     170029      30215     330115      83437          0     330122 
    144434     170029      30215     330115      83437          0     330122 


fprem1 + fadd: Latency, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    271773     329900      20211     450144     450114     138923          0 
    271395     329466      20211     450140     450114     138925          0 
    271424     329517      20211     450132     450114     138905          0 
    271374     329476      20211     450136     450114     138949          0 
    271402     329494      20211     450121     450114     138945          0 
    271415     329495      20211     450120     450114     138945          0 
    271431     329495      20211     450120     450114     138945          0 
    271433     329494      20211     450120     450114     138945          0 


fprem1 + fadd: Latency, worst case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    496112     602316      20215     900560     470177     203423          0 
    514895     625311      20215     849284     470585     200154          0 
    509149     618329      20215     881335     470630     202826          0 
    512999     622988      20215     865716     470725     202512          0 
    495969     602102      20215     911203     470683     204027          0 
    501478     608916      20215     913570     471995     204251          0 
    502512     610025      20215     914441     472283     204394          0 
    498313     605161      20215     912482     471163     204159          0 


fptan + fld + 2*fstp: Throughput, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    503670     592892      40211     579330     240111     140002          0 
    503412     592627      40211     580121     240111     140001          0 
    515738     595140      40212     578892     240402     140103          0 
    503432     592677      40211     579725     240111     140001          0 
    503417     592627      40211     579725     240111     140001          0 
    523937     616982      40211     561040     240410     140236          0 
    503460     592653      40211     580121     240111     140001          0 
    503432     592603      40211     579721     240111     140001          0 


fptan + fld + 2*fstp: Throughput, worst case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1153686    1400835      40207    1111158    1110783     562515          0 
   1142295    1386727      40207    1110117    1110107     560001          0 
   1142345    1386759      40207    1110117    1110107     560001          0 
   1142297    1386710      40207    1110117    1110107     560001          0 
   1150733    1381006      40207    1110533    1110474     560070          0 
   1115715    1371667      40208    1110377    1110331     560067          0 
   1127865    1374117      40207    1110545    1110474     560071          0 
   1079602    1390126      40207    1110117    1110107     560001          0 


fptan + fstp: Latency, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   1219344    1480260      20211    1110022     573259      79996          0 
   1229423    1482512      20211    1110389     574485      80060          1 
   1213279    1483386      20212    1110341     570421      80085          4 
   1203603    1482870      20211    1110389     571877      80063          1 
   1149589    1480134      20211    1110022     575055      79996          0 
   1149539    1480134      20211    1110022     575055      79996          0 
   1149525    1480136      20211    1110022     575055      79996          0 
   1149575    1480133      20211    1110022     575055      79996          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   1257462    1480256      20211    1110022          0          0     259983 
   1266121    1490742      20211    1110392          5          8     260079 
   1227158    1489738      20211    1110022          0          0     259984 
   1237987    1492554      20211    1110389          5          8     260076 
   1191064    1489738      20211    1110022          0          0     259984 
   1191008    1489740      20211    1110022          0          0     259984 
   1222777    1489235      20212    1110357          3          3     260020 
   1214276    1483689      20211    1110389          5          8     260165 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
   1219342    1480263      20211    1110022     213392          0    1170062 
   1219153    1480036      20211    1110022     213391          0    1170059 
   1244239    1482894      20211    1110389     213886          2    1170505 
   1183417    1480136      20211    1110022     215090          0    1170059 
   1183342    1480133      20211    1110022     215090          0    1170059 
   1191934    1491926      20211    1110389     219824          2    1170479 
   1157050    1489740      20211    1110022     219990          0    1170059 
   1157016    1489741      20211    1110022     219990          0    1170059 


fptan + fadd: Latency, worst case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1302990    1485941      20207    1292187    1082053     605338          0 
   1338429    1487105      20209    1292674    1082455     605514          0 
   1334896    1494324      20208    1292066    1082746     605514          0 
   1261588    1485145      20207    1292184    1082053     606115          0 
   1262641    1487986      20207    1292630    1082420     606216          0 
   1223315    1485112      20207    1292184    1082053     606103          0 
   1237057    1491462      20207    1292600    1082420     603019          0 
   1191957    1490915      20207    1292184    1082053     600971          0 


frndint + fld + fstp: Throughput

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     90977     110443      30211     190123     190112      59971          0 
     90739     110164      30211     190123     190112      59969          0 
     90737     110163      30211     190123     190112      59969          0 
     90705     110123      30211     190117     190112      59969          0 
     90707     110125      30211     190117     190112      59969          0 
     90706     110123      30211     190117     190112      59969          0 
     90711     110124      30211     190117     190112      59969          0 
     90715     110127      30211     190117     190112      59969          0 


frndint: Latency

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    173781     210969      10211     170112      59998       8504          0 
    172982     209994      10211     170112      59996       8508          0 
    172978     209993      10211     170112      59996       8512          0 
    172979     209994      10211     170112      59996       8518          0 
    173967     211215      10211     170221      59785       8426          0 
    174133     211465      10211     170215      59340       8645          2 
    174901     212364      10211     170296      59664       8282          0 
    172979     209994      10211     170112      59998       8519          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    173146     211105      10211     170112          0          0      60006 
    172983     209994      10211     170112          0          0      60008 
    172981     209995      10211     170112          0          0      60008 
    172982     209996      10211     170112          0          0      60008 
    172982     209994      10211     170112          0          0      60006 
    172979     209994      10211     170112          0          0      60006 
    172981     209996      10211     170112          0          0      60006 
    172982     209994      10211     170112          0          0      60006 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    173312     210398      10211     170112      31603          0     170135 
    172979     209994      10211     170112      31602          0     170134 
    172979     209994      10211     170112      31614          0     170134 
    172978     209995      10211     170112      31593          0     170137 
    172978     209996      10211     170112      31582          0     170118 
    172977     209994      10211     170112      31583          0     170118 
    172979     209996      10211     170112      31582          0     170118 
    172976     209995      10211     170112      31582          0     170118 


fscale + fld + fstp: Throughput

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1154577    1359527      30207    1009694     791247     239822          0 
   1385589    1532604      30210    1001033     795603     239046          0 
   1114190    1353035      30207    1010481     791423     240061          0 
   1117223    1356300      30207    1016201     794844     240500          0 
   1123972    1364725      30207    1018513     796636     240712          0 
   1114525    1353356      30207    1015193     794044     240391          0 
   1249025    1345150      30210    1011504     791364     240184          0 
   1066399    1333790      30207    1010138     790172     239916          0 


fscale: Latency

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     90918     110375      10207     270108      66680      47396          0 
     90751     110170      10207     270108      66657      47373          0 
     90757     110174      10207     270108      66633      47411          0 
     90755     110172      10207     270108      66658      47373          0 
     90725     110128      10207     270108      66654      47377          0 
     90723     110126      10207     270108      66654      47377          0 
     90725     110127      10207     270108      66654      47377          0 
     90724     110126      10207     270108      66654      47377          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90917     110373      10207     270108          1          0      64385 
     90747     110169      10207     270108          1          0      64423 
     90753     110171      10207     270108          1          0      64649 
     90753     110170      10207     270108          1          0      64650 
     90721     110124      10207     270108          1          0      64646 
     90721     110122      10207     270108          1          0      64646 
    120450     111527      10208     270330          4          4      64473 
     90707     110128      10207     270108          0          0      64386 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     90944     110398      10207     270108      80943          0     270144 
     90757     110173      10207     270108      80904          0     270134 
     90713     110125      10207     270108      80893          0     270128 
     90712     110126      10207     270108      80893          0     270128 
     90712     110127      10207     270108      80893          0     270128 
     90707     110125      10207     270108      80893          0     270128 
     90704     110125      10207     270108      80893          0     270128 
     90702     110125      10207     270108      80893          0     270128 


fsincos + fld + 2*fstp: Throughput, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    503606     592873      40211     579330     240111     140001          0 
    523059     595454      40211     545212     240478     140065          0 
    488203     592652      40211     540529     240111     140001          0 
    488196     592651      40211     540517     240111     140001          0 
    488096     592605      40211     540517     240111     140001          0 
    488178     592604      40211     540517     240111     140001          0 
    515522     595467      40211     540952     240478     140070          0 
    473712     592577      40211     540529     240111     140001          0 


fsincos + fld + 2*fstp: Throughput, worst case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1137219    1380791      40207    1230819    1230777     592157          0 
   1114918    1353504      40207    1230117    1230107     590001          0 
   1114911    1353478      40207    1230117    1230107     590001          0 
   1114930    1353477      40207    1230117    1230107     590001          0 
   1121218    1362716      40207    1230512    1230474     590065          0 
   1087395    1360127      40207    1230117    1230107     590001          0 
   1105390    1363406      40207    1230554    1230478     590071          0 
   1056194    1359928      40207    1230117    1230107     590001          0 


fsincos + fadd: Latency, worst case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   1254188    1430346      20207    1190105     580015     100001          1 
   1254534    1430628      20207    1190105     580008     100000          1 
   1254443    1430630      20207    1190105     580008     100001          1 
   1260537    1427608      20207    1190472     580074     100068          2 
   1258102    1442751      20208    1190377     580195     100016          3 
   1260668    1463392      20207    1191121     582098      99741          1 
   1186657    1440652      20207    1190105     580011     100001          0 
   1220977    1443961      20208    1190682     580130     100129          4 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   1218636    1441277      20208    1190327          3          4     260155 
   1203510    1440725      20207    1190472          5          8     260382 
   1153467    1442783      20207    1190397          1          2     261011 
   1182972    1442975      20207    1190472          6          8     260490 
   1118888    1440629      20207    1190105          1          0     260401 
   1118879    1440626      20207    1190105          1          0     260401 
   1118871    1440626      20207    1190105          1          0     260401 
   1118861    1440626      20207    1190105          1          0     260401 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
   1178185    1430350      20207    1190105     270006          0    1320159 
   1178503    1430628      20207    1190105     269602          0    1320156 
   1176199    1425043      20207    1190472     270044          2    1320560 
   1151423    1440128      20207    1190105     269703          0    1320156 
   1169176    1442978      20207    1190472     269956          2    1320565 
   1145204    1427856      20208    1190425     269612          1    1320134 
   1118494    1440150      20207    1190105     269702          0    1320156 
   1118340    1439939      20207    1190105     269703          0    1320156 


fsin + fld + fstp: Throughput, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    445908     524914      30211     553346     230111     150004          0 
    445745     524703      30211     552928     230111     150003          0 
    468151     526916      30211     547639     230478     150051          0 
    432045     524502      30211     545724     230111     150003          0 
    432047     524504      30211     545724     230111     150003          0 
    432045     524501      30211     545724     230111     150003          0 
    432048     524504      30211     545724     230111     150003          0 
    432043     524503      30211     545724     230111     150003          0 


fsin + fld + fstp: Throughput, worst case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    976049    1184886      30207    1060128    1060107     490003          0 
   1033062    1212153      30208    1061248    1061006     492344          0 
    959300    1199862      30207    1060120    1060107     490006          0 
    959275    1199825      30207    1060120    1060107     490003          0 
    959273    1199825      30207    1060120    1060107     490003          0 
    959271    1199826      30207    1060120    1060107     490003          0 
    980767    1202219      30207    1060559    1060474     490069          0 
    954057    1201043      30209    1060582    1060509     490097          0 


fsin + fadd: Latency, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    591479     522202      20211     220111     140005      16929          0 
    682303     524792      20215     220916     140198      17075         12 
    591245     522033      20211     220111     140003      16931          0 
    592007     522697      20211     220111     140003      10793          0 
    592031     522698      20211     220111     140003      10793          0 
    592053     522700      20211     220111     140003      10793          0 
    592048     522698      20211     220111     140003      10793          0 
    592022     522695      20211     220111     140003      10793          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    443551     522138      20211     220111          0          0      60006 
    444039     522702      20211     220111          0          0      60004 
    444035     522700      20211     220111          0          0      60004 
    472717     525397      20211     220487          5          8      60115 
    430560     522699      20211     220111          0          0      60004 
    430566     522700      20211     220111          0          0      60004 
    430559     522696      20211     220111          0          0      60004 
    438755     523654      20212     220312          3          2      60045 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    430076     522107      20211     220111     114907          0     540139 
    430566     522705      20211     220111     115103          0     540927 
    430566     522701      20211     220111     115104          0     540927 
    430568     522703      20211     220111     115103          0     540927 
    430568     522703      20211     220111     115104          0     540927 
    458388     524805      20211     220478     114489          2     538372 
    417874     522700      20211     220111     119804          0     559727 
    447585     526625      20212     220406     114108          2     537079 


fsin + fadd: Latency, worst case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   1012131    1191486      20207     840150     539996     124992          1 
   1038804    1194021      20207     840526     540339     125077          2 
   1012088    1203310      20208     840437     547502     128875          3 
    996411    1209695      20207     840150     558795     129793          0 
   1012056    1213343      20207     840521     559362     129918          1 
    967114    1209690      20207     840150     558795     129792          0 
    967123    1209682      20207     840150     558795     129792          0 
    977680    1213001      20207     840517     559535     129933          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   1011817    1205751      20208     840442          5          3     210013 
    981357    1191359      20207     840150          1          0     210007 
    977426    1186627      20207     840150          1          0     205106 
    977353    1186464      20207     840150          1          0     205106 
    977494    1186629      20207     840150          1          0     205106 
   1003599    1205126      20207     840517          6          8     208447 
    967165    1209687      20207     840150          1          0     209807 
    983291    1229867      20207     840830          1          1     209975 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    981215    1191126      20207     840150     250101          0    1590031 
   1023437    1197332      20208     840809     250351          3    1590493 
    967621    1210253      20207     840150     259894          0    1590027 
    967157    1209698      20207     840150     259501          0    1590027 
   1012038    1207475      20208     840739     256290          4    1590870 
    924891    1190882      20207     840150     250097          0    1590027 
    921521    1186473      20207     840150     245150          0    1590027 
    921537    1186608      20207     840150     245150          0    1590027 


fsqrt + fld + fstp: Throughput, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     39614      45199      30211      30123      30111      12480          0 
     39483      45000      30211      30140      30111      12506          0 
     39420      44999      30211      30134      30111      12486          0 
     39501      44998      30211      30136      30111      12488          0 
     39413      44999      30211      30134      30111      12507          0 
     39502      44998      30211      30118      30111      12509          0 
     39406      44998      30211      30118      30111      12509          0 
     39505      44998      30211      30118      30111      12509          0 


fsqrt + fld + fstp: Throughput, worst case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     59604      70197      30207      30123      30107      12048          0 
     59442      70004      30207      30123      30107      11957          0 
     59511      70005      30207      30111      30107      11987          0 
     59466      70007      30207      30109      30107      11960          0 
     59429      70005      30207      30109      30107      11960          0 
     59492      70005      30207      30109      30107      11960          0 
     59490      70007      30207      30109      30107      11960          0 
     59424      70004      30207      30109      30107      11960          0 


fsqrt + fadd: Latency, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    144539     170196      20211      20111      10003          0          0 
    144438     169992      20211      20111      10003          0          0 
    144416     169988      20211      20111      10002          0          0 
    144360     169990      20211      20111      10002          0          0 
    144432     169989      20211      20111      10001          0          0 
    144425     169990      20211      20111      10001          0          0 
    144359     169990      20211      20111      10001          0          0 
    144426     169992      20211      20111      10001          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    149191     170185      20211      20111          0          0      10003 
    149068     169992      20211      20111          0          0      10003 
    149102     169990      20211      20111          0          0      10003 
    183146     172290      20212      20393          3          3      10064 
    149076     169990      20211      20111          0          0      10003 
    149020     169990      20211      20111          0          0      10003 
    149054     169991      20211      20111          0          0      10003 
    149107     169993      20211      20111          0          0      10003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    149198     170192      20211      20111        105          0      20128 
    149049     169988      20211      20111        104          0      20122 
    149101     169990      20211      20111        103          0      20122 
    149063     169990      20211      20111        101          0      20113 
    149019     169990      20211      20111        101          0      20113 
    149071     169992      20211      20111        101          0      20113 
    149098     169989      20211      20111        102          0      20114 
    149045     169989      20211      20111        102          0      20114 


fsqrt + fadd: Latency, worst case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    217583     240187      20207      20107      10003          0          1 
    217505     239992      20207      20107      10003          0          1 
    217414     239992      20207      20107      10003          0          1 
    217501     239990      20207      20107      10004          0          1 
    217420     239992      20207      20107      10002          0          1 
    217495     239992      20207      20107      10002          0          1 
    217432     239992      20207      20107      10002          0          1 
    217482     239992      20207      20107      10002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    205723     242213      20207      20338         -1          1      10055 
    209954     247308      20207      20677          2          2      10174 
    203945     240023      20207      20107          2          0      10008 
    203837     239983      20207      20107          2          0      10008 
    203852     239984      20207      20107          2          0      10008 
    203904     239984      20207      20107          2          0      10008 
    203823     239984      20207      20107          2          0      10008 
    203876     239984      20207      20107          2          0      10008 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    198018     240360      20207      20107        101          0      20116 
    197716     239990      20207      20107        100          0      20115 
    197653     239990      20207      20107         99          0      20113 
    197685     239990      20207      20107        100          0      20106 
    197732     239991      20207      20107        100          0      20106 
    197677     239990      20207      20107        100          0      20106 
    197655     239990      20207      20107        100          0      20106 
    197722     239992      20207      20107        100          0      20106 


ftst: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8431      10235      10211      10113          7          1          0 
      8246      10001      10211      10113          7          1          0 
      8253      10002      10211      10113          7          0          0 
      8258      10002      10211      10113          3          1          0 
      8246      10000      10211      10113          3          1          0 
      8240      10001      10211      10113          3          1          0 
      8235      10002      10211      10113          3          0          0 
      8225      10003      10211      10113          3          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8689      10232      10211      10113          0          0      10003 
      8499      10000      10211      10113          0          0      10003 
      8509      10000      10211      10113          0          0      10003 
      8517      10000      10211      10113          0          0      10003 
      8505      10001      10211      10113          0          0      10003 
      8499      10002      10211      10113          0          0      10003 
      8487      10002      10211      10113          0          0      10003 
      8484      10004      10211      10113          0          0      10003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8700      10232      10211      10113        101          0      10131 
      8514      10001      10211      10113        105          0      10136 
      8514      10002      10211      10113        110          0      10144 
      8506      10003      10211      10113        101          0      10122 
      8494      10003      10211      10113        101          0      10122 
      8488      10002      10211      10113        101          0      10122 
      8482      10003      10211      10113        100          0      10122 
      8486      10002      10211      10113        100          0      10122 


ftst + fnstsw + test + fcmov: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     96740     110310      40211      80122      80113      20003          0 
     96447     109993      40211      80136      80113      20003          0 
     96437     109993      40211      80146      80113      20003          0 
    106405     112443      40212      80709      80429      20992          0 
     96615     110229      40211      80136      80137      20503          0 
     98033     111838      40211      80528      80254      20653          0 
     96470     109993      40211      80141      80113      20004          0 
     96457     109993      40211      80117      80113      20003          0 


fxam: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16566      20125      10211      20129          6         11          0 
     17618      21363      10211      20199         20         16          0 
     16437      19960      10211      20111         11          3          0 
     16440      19960      10211      20111         10          3          0 
     16472      19959      10211      20111          9          3          0 
     16494      19959      10211      20111          7          3          0 
     16463      19959      10211      20111          7          3          0 
     16435      19960      10211      20111          7          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17880      21087      10211      20113          0          0      20003 
     16988      19993      10211      20113          0          0      20003 
     17016      19994      10211      20113          0          0      20003 
     17001      19996      10211      20113          0          0      20003 
     16966      19995      10211      20113          0          0      20003 
     16956      19994      10211      20113          0          0      20003 
     16990      19994      10211      20113          0          0      20003 
     17019      19994      10211      20113          0          0      20003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17188      20201      10211      20113        104          0      20141 
     16978      19996      10211      20113        105          0      20135 
     50303      22396      10211      20480        238          2      20682 
     16492      19997      10211      20113        104          0      20141 
     16458      19995      10211      20113        101          0      20119 
     16429      19994      10211      20113        100          0      20123 
     16454      19995      10211      20113        101          0      20119 
     16482      19993      10211      20113        100          0      20123 


fxam + fnstsw + test + fcmov: Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    123009     140335      40211      90124      90113      20003          0 
    122807     139997      40211      90134      90113      20004          0 
    122718     139995      40211      90132      90113      20004          0 
    122774     139994      40211      90129      90113      20003          0 
    122762     139995      40211      90137      90113      20005          0 
    122730     139994      40211      90119      90113      20003          0 
    122798     139995      40211      90119      90113      20003          0 
    122706     139995      40211      90118      90113      20003          0 


fxtract + fld + 2*fstp: Throughput

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    125729     148403      40211     200344     200258      66812          0 
    121517     143134      40211     200140     200138      70175          0 
    126844     149303      40211     200264     200200      70304          0 
    129191     152309      40211     200222     200198      70625          0 
    132440     155920      40211     200178     200166      70558          0 
    130099     153455      40211     200190     200166      70611          0 
    126384     148747      40211     200135     200126      70374          0 
    167143     150128      40211     200656     200527      70664          0 


fxtract + fadd: Latency

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    134069     143135      20211     180170      61748       8762          1 
    139136     148502      20211     180116      59659       7765          0 
    141548     151053      20211     180114      58882       7492          4 
    139142     148482      20211     180155      60345       8003          1 
    137260     146594      20211     180285      60725       8565          2 
    137762     147009      20211     180262      60173       8423          2 
    135834     144997      20211     180162      60208       8369          4 
    138065     147388      20211     180236      59783       8397          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    115343     140055      20211     180112          0          0      64917 
    115080     139648      20211     180112          0          0      64851 
    115070     139714      20211     180112          0          0      64827 
    115101     139756      20211     180112          0          0      64891 
    115177     139767      20211     180112          0          0      64881 
    115113     139768      20211     180112          0          0      64881 
    115112     139767      20211     180112          0          0      64881 
    115177     139768      20211     180112          0          0      64881 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    115324     140054      20211     180112      30867          0     180138 
    115098     139715      20211     180112      30860          0     180144 
    115110     139699      20211     180112      30862          0     180139 
    115089     139768      20211     180112      30872          0     180123 
    115141     139767      20211     180112      30872          0     180123 
    115163     139768      20211     180112      30872          0     180123 
    115086     139767      20211     180112      30871          0     180122 
    115147     139768      20211     180112      30872          0     180123 


fyl2x + 2*fld + fstp: Throughput, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    771139     908010      40211     990129     430113     359808          0 
    772441     909331      40211     990125     430113     359805          0 
    772452     909337      40211     990125     430113     359805          0 
    772461     909335      40211     990125     430113     359805          0 
    772467     909336      40211     990125     430113     359805          0 
    772468     909329      40211     990125     430113     359805          0 
    781000     909007      40212     990203     430408     358538          0 
    778228     905826      40211     990576     430480     359902          0 


fyl2x + 2*fld + fstp: Throughput, worst case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    467960     551136      40207     580123     580107     284904          0 
    467706     550548      40207     580127     580107     284905          0 
    467683     550549      40207     580127     580107     284905          0 
    486882     553490      40207     580643     580474     284705          0 
    453489     550521      40207     580119     580107     284903          0 
    453446     550523      40207     580119     580107     284903          0 
    453458     550521      40207     580119     580107     284903          0 
    457941     555903      40207     580597     580249     284337          0 


fyl2x + fld: Latency, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    912293    1040437      20211     440110     230019      50099          0 
    913742    1041988      20211     440110     230016      50100          0 
    913645    1041987      20211     440110     230017      50100          0 
    913744    1041987      20211     440110     230017      50100          0 
    913649    1041988      20211     440110     230016      50100          0 
    913742    1041988      20211     440110     230016      50100          0 
    913659    1041990      20211     440110     230017      50100          0 
    913722    1041988      20211     440110     230016      50100          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    883971    1040639      20211     440110          0          0     170009 
    885149    1041988      20211     440110          0          0     170008 
    885176    1041988      20211     440110          0          0     170008 
    914561    1044693      20212     440678          8         10     170135 
    885887    1042552      20212     440401          3          4     169937 
    858308    1041986      20211     440110          0          0     170007 
    858315    1041984      20211     440110          0          0     170007 
    866714    1043148      20211     440477          5          8     170090 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    883843    1040425      20211     440110     180192          0     880137 
    949474    1046682      20212     440746     180444          3     880438 
    913682    1041985      20211     440110     180194          0     880133 
    921326    1043717      20212     440374     180431          1     880171 
    920902    1043282      20211     440477     180777          2     880535 
    885168    1041987      20211     440110     180194          0     880133 
    885159    1041986      20211     440110     180195          0     880133 
    904179    1041373      20212     440332     180298          2     880410 


fyl2x + fld: Latency, worst case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    882322    1006233      20207     483391     249129      57616          1 
    881295    1005068      20207     483391     249130      57334          1 
    881319    1005068      20207     483391     249130      57336          1 
    881341    1005068      20207     483391     249130      57336          1 
    910584    1005381      20208     483656     249187      58717          4 
    882106    1005994      20207     483391     249133      55096          1 
    882123    1005980      20207     483391     249129      55094          1 
    882147    1005985      20207     483391     249130      55094          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    901534    1003790      20208     483683          3          3     184465 
    882177    1006011      20207     483391          1          0     184541 
    904018    1005375      20207     483758          5          8     184625 
    854784    1006235      20207     483391          1          0     184541 
    854558    1005985      20207     483391          1          0     184539 
    882431    1007458      20207     483758          5          8     184627 
    828817    1006222      20207     483391          1          0     184525 
    828675    1006003      20207     483391          1          0     184525 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    854119    1005469      20207     483391     177778          0     853767 
    853783    1005098      20207     483391     178058          0     853765 
    853755    1005067      20207     483391     178057          0     853757 
    853776    1005069      20207     483391     178056          0     853757 
    890785    1006441      20208     483714     174446          1     852159 
    854195    1005580      20207     483391     180296          0     853761 
    860900    1006676      20208     483592     179987          2     853976 
    854171    1005522      20207     483391     180297          0     853757 


fyl2xp1 + 2*fld + fstp: Throughput, best case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    501083     571430      40611     590727     590711     264899          0 
    502779     573402      40611     590727     590711     262653          0 
    502745     573362      40611     590727     590711     262696          0 
    502781     573373      40611     590723     590711     262651          0 
    502810     573372      40611     590723     590711     262651          0 
    502786     573373      40611     590723     590711     262651          0 
    502761     573374      40611     590723     590711     262651          0 
    502747     573372      40611     590723     590711     262653          0 


fyl2xp1 + 2*fld + fstp: Throughput, worst case

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    485024     571010      40611     590525     590511     264986          0 
    484983     570865      40611     590525     590511     264988          0 
    484858     570828      40611     590521     590511     264993          0 
    484931     570828      40611     590521     590511     264993          0 
    484912     570831      40611     590521     590511     264993          0 
    484869     570828      40611     590521     590511     264993          0 
    484954     570828      40611     590521     590511     264993          0 
    506411     573565      40611     591056     590884     265164          0 


fyl2xp1 + fld: Latency, best case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    668674     787193      20611     570711     250400      30000          0 
    668348     786734      20611     570711     250401      30000          0 
    668373     786784      20611     570711     250401      30000          0 
    668313     786783      20611     570711     250401      30000          0 
    687778     789637      20611     571079     250495      30068          2 
    648103     786734      20611     570711     250401      30000          0 
    648045     786784      20611     570711     250401      30000          0 
    648103     786735      20611     570711     250401      30000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    737874     787151      20611     570711          0          0     200203 
    777654     792528      20612     571406          8         10     200286 
    712865     786782      20611     570711          0          0     200202 
    712890     786783      20611     570711          0          0     200202 
    754265     794570      20612     571557          9         12     198582 
    695352     793311      20611     570948          0          1     199679 
    700546     791560      20612     571221          4          4     198101 
    689946     786833      20611     570711          0          0     200202 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    648392     787197      20611     570711      80103          0     570726 
    648163     786809      20611     570711      80104          0     570728 
    648056     786785      20611     570711      80103          0     570726 
    679940     789584      20611     571078      80231          2     571231 
    628962     786734      20611     570711      80101          0     570722 
    629015     786734      20611     570711      80101          0     570722 
    629018     786734      20611     570711      80101          0     570722 
    628964     786734      20611     570711      80101          0     570722 


fyl2xp1 + fld: Latency, worst case

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    672078     791740      20612     570989     250674      30152         55 
    648121     786763      20611     570511     250100      30000         51 
    648038     786763      20611     570511     250100      30000         50 
    648129     786764      20611     570511     250100      30000         51 
    648031     786763      20611     570511     250100      30000         50 
    648100     786727      20611     570511     250100      30000         51 
    648003     786727      20611     570511     250100      30000         50 
    680332     789578      20611     570878     250192      30070         52 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    648358     787129      20611     570511         50          0     200200 
    647947     786571      20611     570511         51          0     200201 
    647908     786574      20611     570511         50          0     200201 
    647896     786532      20611     570511         51          0     200201 
    683766     793807      20611     571144         48         10     199056 
    636490     796127      20611     571125         45          2     199128 
    628961     786731      20611     570511         51          0     200201 
    628963     786730      20611     570511         50          0     200201 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    692441     789915      20611     570878      80237          2     571078 
    647867     786571      20611     570511      80104          0     570524 
    647966     786573      20611     570511      80104          0     570524 
    647865     786572      20611     570511      80104          0     570524 
    684372     790261      20612     571081      80327          4     571307 
    628987     786732      20611     570511      80102          0     570520 
    629018     786732      20611     570511      80102          0     570520 
    628972     786731      20611     570511      80102          0     570520 


xsaveopt: Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    610184     740755      10211    1680671     318681     331694      40044 
    610019     740553      10211    1680671     318670     331678      40044 
    610028     740558      10211    1680671     318669     331678      40044 
    609997     740521      10211    1680671     318677     331682      40044 
    632831     741495      10212    1680872     318731     331741      40047 
    617917     741151      10212    1680872     318732     331748      40047 
    609983     740514      10211    1680671     318678     331682      40044 
    609986     740516      10211    1680671     318678     331682      40044 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    649514     740774      10211    1680671      30042      60065     316212 
    649413     740545      10211    1680671      30042      60065     316222 
    667285     761026      10211    1681034      30591      60068     315890 
    669202     743358      10211    1681038      30048      60073     316594 
    653110     741663      10212    1680894      30047      60068     305820 
    629022     740512      10211    1680671      30042      60065     303938 
    629033     740550      10211    1680671      30042      60065     303931 
    655440     743410      10211    1681044      30048      60073     308402 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    610183     740757      10211    1680671     514234      30014    1620660 
    637362     743460      10211    1681038     514345      30014    1621248 
    592104     740559      10211    1680671     514225      30013    1620660 
    592087     740557      10211    1680671     514253      30013    1620660 
    592035     740522      10211    1680671     514188      30013    1620654 
    592009     740518      10211    1680671     514188      30013    1620654 
    592029     740520      10211    1680671     514188      30013    1620654 
    624192     747077      10212    1680982     514251      29887    1621314 


