Analysis & Elaboration report for 1901042674_project2
Wed Dec 06 20:27:29 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "mod_dp:datapath|adder:adder_inst|cla_8bit:cla0|cla_4bit:cla1"
  6. Port Connectivity Checks: "mod_dp:datapath|adder:adder_inst|cla_8bit:cla0|cla_4bit:cla0"
  7. Port Connectivity Checks: "mod_dp:datapath|adder:adder_inst"
  8. Analysis & Elaboration Messages
  9. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Dec 06 20:27:29 2023       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; 1901042674_project2                         ;
; Top-level Entity Name         ; mod                                         ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                            ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                          ; Setting            ; Default Value       ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                     ;
; Top-level entity name                                                           ; mod                ; 1901042674_project2 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V           ;
; Use smart compilation                                                           ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                  ;
; Enable compact report table                                                     ; Off                ; Off                 ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                 ;
; Preserve fewer node names                                                       ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto               ; Auto                ;
; Safe State Machine                                                              ; Off                ; Off                 ;
; Extract Verilog State Machines                                                  ; On                 ; On                  ;
; Extract VHDL State Machines                                                     ; On                 ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                  ;
; Parallel Synthesis                                                              ; On                 ; On                  ;
; DSP Block Balancing                                                             ; Auto               ; Auto                ;
; NOT Gate Push-Back                                                              ; On                 ; On                  ;
; Power-Up Don't Care                                                             ; On                 ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced            ;
; Carry Chain Length                                                              ; 70                 ; 70                  ;
; Auto Carry Chains                                                               ; On                 ; On                  ;
; Auto Open-Drain Pins                                                            ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                 ;
; Auto ROM Replacement                                                            ; On                 ; On                  ;
; Auto RAM Replacement                                                            ; On                 ; On                  ;
; Auto DSP Block Replacement                                                      ; On                 ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                  ;
; Strict RAM Replacement                                                          ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                           ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                 ; On                  ;
; Report Parameter Settings                                                       ; On                 ; On                  ;
; Report Source Assignments                                                       ; On                 ; On                  ;
; Report Connectivity Checks                                                      ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation  ;
; HDL message level                                                               ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                 ;
; Clock MUX Protection                                                            ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                 ;
; Block Design Naming                                                             ; Auto               ; Auto                ;
; SDC constraint protection                                                       ; Off                ; Off                 ;
; Synthesis Effort                                                                ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                 ;
+---------------------------------------------------------------------------------+--------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mod_dp:datapath|adder:adder_inst|cla_8bit:cla0|cla_4bit:cla1"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; p    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mod_dp:datapath|adder:adder_inst|cla_8bit:cla0|cla_4bit:cla0"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; p    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mod_dp:datapath|adder:adder_inst"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Dec 06 20:27:22 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 1901042674_project2 -c 1901042674_project2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/mux_32_8to1.v
    Info (12023): Found entity 1: mux_32_8to1 File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mux_32_8to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/xor_operation.v
    Info (12023): Found entity 1: xor_operation File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/xor_operation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/or_operation.v
    Info (12023): Found entity 1: or_operation File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/or_operation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/not_32.v
    Info (12023): Found entity 1: not_32 File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/not_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/nor_operation.v
    Info (12023): Found entity 1: nor_operation File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/nor_operation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/mux8to1.v
    Info (12023): Found entity 1: mux8to1 File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mux8to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/mux4to1.v
    Info (12023): Found entity 1: mux4to1 File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mux4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/mod_tb.v
    Info (12023): Found entity 1: mod_tb File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/mod_dp.v
    Info (12023): Found entity 1: mod_dp File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_dp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/mod_cu.v
    Info (12023): Found entity 1: mod_cu File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_cu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/mod.v
    Info (12023): Found entity 1: mod File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/less_than.v
    Info (12023): Found entity 1: less_than File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/less_than.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/fa.v
    Info (12023): Found entity 1: fa File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/fa.v Line: 1
Warning (12019): Can't analyze file -- file my_modules/decoder_3to8.v is missing
Warning (12019): Can't analyze file -- file my_modules/cll_32bit.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/cll_4bit.v
    Info (12023): Found entity 1: cll_4bit File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cll_4bit.v Line: 1
Warning (12019): Can't analyze file -- file my_modules/cla_32bit.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/cla_4bit_tb.v
    Info (12023): Found entity 1: cla_4bit_tb File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_4bit_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/cla_4bit.v
    Info (12023): Found entity 1: cla_4bit File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_4bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/and_operation.v
    Info (12023): Found entity 1: and_operation File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/and_operation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/and_op_3.v
    Info (12023): Found entity 1: and_op_3 File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/and_op_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/alu_tb.v
    Info (12023): Found entity 1: alu_tb File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/alu_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/adder_tb.v
    Info (12023): Found entity 1: adder_tb File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/adder_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/adder.v
    Info (12023): Found entity 1: adder File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_modules/cla_8bit.v
    Info (12023): Found entity 1: cla_8bit File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_8bit.v Line: 1
Info (12127): Elaborating entity "mod" for the top level hierarchy
Info (12128): Elaborating entity "mod_cu" for hierarchy "mod_cu:control_unit" File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod.v Line: 26
Info (12128): Elaborating entity "mod_dp" for hierarchy "mod_dp:datapath" File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod.v Line: 38
Info (12128): Elaborating entity "adder" for hierarchy "mod_dp:datapath|adder:adder_inst" File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_dp.v Line: 39
Info (12128): Elaborating entity "cla_8bit" for hierarchy "mod_dp:datapath|adder:adder_inst|cla_8bit:cla0" File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/adder.v Line: 10
Info (12128): Elaborating entity "cla_4bit" for hierarchy "mod_dp:datapath|adder:adder_inst|cla_8bit:cla0|cla_4bit:cla0" File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_8bit.v Line: 9
Info (12128): Elaborating entity "cll_4bit" for hierarchy "mod_dp:datapath|adder:adder_inst|cla_8bit:cla0|cla_4bit:cla0|cll_4bit:cll" File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_4bit.v Line: 16
Info (12128): Elaborating entity "fa" for hierarchy "mod_dp:datapath|adder:adder_inst|cla_8bit:cla0|cla_4bit:cla0|fa:fa0" File: C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_4bit.v Line: 19
Info (144001): Generated suppressed messages file C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/output_files/1901042674_project2.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4769 megabytes
    Info: Processing ended: Wed Dec 06 20:27:29 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:11


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/output_files/1901042674_project2.map.smsg.


