// Seed: 3186695174
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    output logic id_6
);
  assign id_4 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  output id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  assign id_3 = 1;
  logic id_8, id_9, id_10;
endmodule
