// =============================================================================
// MAZEèŠ‚ç‚¹åŸºæœ¬è·¯ç”±åŠŸèƒ½ç®€åŒ–æµ‹è¯•å°ï¼ˆSystemVerilogï¼‰
// =============================================================================
// åŠŸèƒ½è¯´æ˜ï¼š
// 1. ç®€å•çš„SystemVerilogæµ‹è¯•å°ï¼Œä¾¿äºå¿«é€ŸéªŒè¯
// 2. å®ç°N-RF-001åˆ°N-RF-005åŸºæœ¬è·¯ç”±åŠŸèƒ½æµ‹è¯•
// 3. ä¸ä¾èµ–å¤æ‚çš„C++ç¯å¢ƒï¼Œå¯ç›´æ¥åœ¨ä»¿çœŸå™¨ä¸­è¿è¡Œ
// =============================================================================

`timescale 1ns/1ps

// åŒ…å«å¿…è¦çš„å®šä¹‰æ–‡ä»¶
`include "rtl/top_define.v"

module simple_test;

    // æµ‹è¯•å‚æ•°
    parameter TEST_NODE_X = 3;
    parameter TEST_NODE_Y = 3;
    parameter CLK_PERIOD = 10;  // 10nsæ—¶é’Ÿå‘¨æœŸ
    parameter TEST_TIMEOUT = 10000;  // æœ€å¤§æµ‹è¯•å‘¨æœŸæ•°

    // è®¡ç®—èŠ‚ç‚¹IDï¼Œç¡®ä¿6ä½å®½åº¦
    // èŠ‚ç‚¹IDæ ¼å¼: {Yåæ ‡[2:0], Xåæ ‡[2:0]}
    function automatic [5:0] calc_node_id;
        input integer x;  // æ°´å¹³åæ ‡ (0-7)
        input integer y;  // å‚ç›´åæ ‡ (0-7)
        begin
            calc_node_id = {y[2:0], x[2:0]};  // èŠ‚ç‚¹ID = {Yåæ ‡, Xåæ ‡}
        end
    endfunction

    // ä»¿çœŸä¿¡å·
    reg clk;
    reg rst_n;

    // æ•…éšœå®¹é”™é…ç½®
    reg pg_en;
    reg [5:0] pg_node;

    // æµ‹è¯•è®¡æ•°å™¨
    integer test_cycle;
    integer error_count;
    integer test_count;
    integer pass_count;

    // è¾“å‡ºç›‘æ§ä¿¡å·
    reg [22:0] last_output_pkt;
    reg [2:0] last_output_port;
    reg last_output_valid;

    // æ¥å£ä¿¡å·
    logic pkt_i_pkt_in_vld;
    logic [1:0] pkt_i_pkt_in_type;
    logic pkt_i_pkt_in_qos;
    logic [5:0] pkt_i_pkt_in_src;
    logic [5:0] pkt_i_pkt_in_tgt;
    logic [7:0] pkt_i_pkt_in_data;
    logic pkt_i_pkt_in_rdy;

    logic pkt_o_pkt_out_vld;
    logic [1:0] pkt_o_pkt_out_type;
    logic pkt_o_pkt_out_qos;
    logic [5:0] pkt_o_pkt_out_src;
    logic [5:0] pkt_o_pkt_out_tgt;
    logic [7:0] pkt_o_pkt_out_data;
    logic pkt_o_pkt_out_rdy;

    // Cæ¥å£ä¿¡å·ï¼ˆç®€åŒ–ï¼Œåªç›‘æ§è¾“å‡ºï¼‰
    logic pkt_con_no_vld;
    logic [1:0] pkt_con_no_type;
    logic pkt_con_no_qos;
    logic [5:0] pkt_con_no_src;
    logic [5:0] pkt_con_no_tgt;
    logic [7:0] pkt_con_no_data;
    logic pkt_con_no_rdy;

    logic pkt_con_wo_vld;
    logic [1:0] pkt_con_wo_type;
    logic pkt_con_wo_qos;
    logic [5:0] pkt_con_wo_src;
    logic [5:0] pkt_con_wo_tgt;
    logic [7:0] pkt_con_wo_data;
    logic pkt_con_wo_rdy;

    logic pkt_con_so_vld;
    logic [1:0] pkt_con_so_type;
    logic pkt_con_so_qos;
    logic [5:0] pkt_con_so_src;
    logic [5:0] pkt_con_so_tgt;
    logic [7:0] pkt_con_so_data;
    logic pkt_con_so_rdy;

    logic pkt_con_eo_vld;
    logic [1:0] pkt_con_eo_type;
    logic pkt_con_eo_qos;
    logic [5:0] pkt_con_eo_src;
    logic [5:0] pkt_con_eo_tgt;
    logic [7:0] pkt_con_eo_data;
    logic pkt_con_eo_rdy;

    // ç”¨äºè°ƒè¯•çš„æ‰‹åŠ¨ç¼–ç ä¿¡å·
    logic [22:0] manual_encoded;

    // Cæ¥å£è¾“å…¥ä¿¡å·ï¼ˆå›ºå®šä¸º0ï¼‰
    wire pkt_con_ni_vld = 0;
    wire [1:0] pkt_con_ni_type = 0;
    wire pkt_con_ni_qos = 0;
    wire [5:0] pkt_con_ni_src = 0;
    wire [5:0] pkt_con_ni_tgt = 0;
    wire [7:0] pkt_con_ni_data = 0;
    logic pkt_con_ni_rdy;

    wire pkt_con_wi_vld = 0;
    wire [1:0] pkt_con_wi_type = 0;
    wire pkt_con_wi_qos = 0;
    wire [5:0] pkt_con_wi_src = 0;
    wire [5:0] pkt_con_wi_tgt = 0;
    wire [7:0] pkt_con_wi_data = 0;
    logic pkt_con_wi_rdy;

    wire pkt_con_si_vld = 0;
    wire [1:0] pkt_con_si_type = 0;
    wire pkt_con_si_qos = 0;
    wire [5:0] pkt_con_si_src = 0;
    wire [5:0] pkt_con_si_tgt = 0;
    wire [7:0] pkt_con_si_data = 0;
    logic pkt_con_si_rdy;

    wire pkt_con_ei_vld = 0;
    wire [1:0] pkt_con_ei_type = 0;
    wire pkt_con_ei_qos = 0;
    wire [5:0] pkt_con_ei_src = 0;
    wire [5:0] pkt_con_ei_tgt = 0;
    wire [7:0] pkt_con_ei_data = 0;
    logic pkt_con_ei_rdy;

    // IRS_NçŠ¶æ€ç›‘æ§ä¿¡å·
    typedef struct {
        logic input_valid, input_ready;
        logic output_valid, output_ready;
        logic [22:0] input_payload, output_payload;
        integer depth_count;  // ä¼°ç®—çš„å†…éƒ¨åŒ…æ•°é‡
    } irs_status_t;

    irs_status_t irs_status_a, irs_status_n, irs_status_w, irs_status_s, irs_status_e, irs_status_b;
    integer debug_cycle_counter = 0;
    logic last_b_irs_ready = 1'bX;  // ç”¨äºè·Ÿè¸ªBç«¯å£IRS_N readyä¿¡å·å˜åŒ–

    // å‰10æ‹è¯¦ç»†ç›‘æ§æ ‡å¿—
    integer first_10_cycles_debug = 1;

    // æ•°æ®åŒ…ç¼–ç å‡½æ•°
    function automatic [22:0] encode_packet;
        input [1:0] pkt_type;
        input pkt_qos;
        input [5:0] src_id;
        input [5:0] tgt_id;
        input [7:0] data;
        begin
            // ğŸ”§ DEBUG: æ·»åŠ å‡½æ•°å†…éƒ¨è°ƒè¯•
            $display("[ENCODE_DEBUG] Function inputs: type=%d, qos=%d, src=%d(0b%b), tgt=%d(0b%b), data=0x%02h",
                     pkt_type, pkt_qos, src_id, src_id, tgt_id, tgt_id, data);

            encode_packet = {pkt_type, pkt_qos, src_id, tgt_id, data};
            $display("[ENCODE_DEBUG] Function result: %h", encode_packet);
        end
    endfunction

    // è§£ç æ•°æ®åŒ…å‡½æ•°
    function automatic void decode_packet;
        input [22:0] encoded;
        output [1:0] pkt_type;
        output pkt_qos;
        output [5:0] src_id;
        output [5:0] tgt_id;
        output [7:0] data;
        begin
            pkt_type = encoded[22:21];
            pkt_qos = encoded[20];
            src_id = encoded[19:14];
            tgt_id = encoded[13:8];
            data = encoded[7:0];
        end
    endfunction

    // æ‰“å°æ•°æ®åŒ…ä¿¡æ¯
    task automatic print_packet;
        input [22:0] encoded;
        reg [1:0] pkt_type;
        reg pkt_qos;
        reg [5:0] src_id;
        reg [5:0] tgt_id;
        reg [7:0] data;
        begin
            decode_packet(encoded, pkt_type, pkt_qos, src_id, tgt_id, data);
            $display("Packet[%h]: Type=%d, QoS=%d, Src=%d, Tgt=%d, Data=0x%02h",
                     encoded, pkt_type, pkt_qos, src_id, tgt_id, data);
        end
    endtask

    // å®ä¾‹åŒ–è¢«æµ‹è¯•çš„èŠ‚ç‚¹æ¨¡å—
    test_node_wrapper #(
        .HP(TEST_NODE_X),
        .VP(TEST_NODE_Y)
    ) u_dut (
        .clk(clk),
        .rst_n(rst_n),
        .pg_en(pg_en),
        .pg_node(pg_node),

        .pkt_i_pkt_in_vld(pkt_i_pkt_in_vld),
        .pkt_i_pkt_in_type(pkt_i_pkt_in_type),
        .pkt_i_pkt_in_qos(pkt_i_pkt_in_qos),
        .pkt_i_pkt_in_src(pkt_i_pkt_in_src),
        .pkt_i_pkt_in_tgt(pkt_i_pkt_in_tgt),
        .pkt_i_pkt_in_data(pkt_i_pkt_in_data),
        .pkt_i_pkt_in_rdy(pkt_i_pkt_in_rdy),

        .pkt_o_pkt_out_vld(pkt_o_pkt_out_vld),
        .pkt_o_pkt_out_type(pkt_o_pkt_out_type),
        .pkt_o_pkt_out_qos(pkt_o_pkt_out_qos),
        .pkt_o_pkt_out_src(pkt_o_pkt_out_src),
        .pkt_o_pkt_out_tgt(pkt_o_pkt_out_tgt),
        .pkt_o_pkt_out_data(pkt_o_pkt_out_data),
        .pkt_o_pkt_out_rdy(pkt_o_pkt_out_rdy),

        // Cæ¥å£åŒ—æ–¹å‘
        .pkt_con_ni_vld(pkt_con_ni_vld),
        .pkt_con_ni_type(pkt_con_ni_type),
        .pkt_con_ni_qos(pkt_con_ni_qos),
        .pkt_con_ni_src(pkt_con_ni_src),
        .pkt_con_ni_tgt(pkt_con_ni_tgt),
        .pkt_con_ni_data(pkt_con_ni_data),
        .pkt_con_ni_rdy(pkt_con_ni_rdy),

        .pkt_con_no_vld(pkt_con_no_vld),
        .pkt_con_no_type(pkt_con_no_type),
        .pkt_con_no_qos(pkt_con_no_qos),
        .pkt_con_no_src(pkt_con_no_src),
        .pkt_con_no_tgt(pkt_con_no_tgt),
        .pkt_con_no_data(pkt_con_no_data),
        .pkt_con_no_rdy(pkt_con_no_rdy),

        // Cæ¥å£è¥¿æ–¹å‘
        .pkt_con_wi_vld(pkt_con_wi_vld),
        .pkt_con_wi_type(pkt_con_wi_type),
        .pkt_con_wi_qos(pkt_con_wi_qos),
        .pkt_con_wi_src(pkt_con_wi_src),
        .pkt_con_wi_tgt(pkt_con_wi_tgt),
        .pkt_con_wi_data(pkt_con_wi_data),
        .pkt_con_wi_rdy(pkt_con_wi_rdy),

        .pkt_con_wo_vld(pkt_con_wo_vld),
        .pkt_con_wo_type(pkt_con_wo_type),
        .pkt_con_wo_qos(pkt_con_wo_qos),
        .pkt_con_wo_src(pkt_con_wo_src),
        .pkt_con_wo_tgt(pkt_con_wo_tgt),
        .pkt_con_wo_data(pkt_con_wo_data),
        .pkt_con_wo_rdy(pkt_con_wo_rdy),

        // Cæ¥å£å—æ–¹å‘
        .pkt_con_si_vld(pkt_con_si_vld),
        .pkt_con_si_type(pkt_con_si_type),
        .pkt_con_si_qos(pkt_con_si_qos),
        .pkt_con_si_src(pkt_con_si_src),
        .pkt_con_si_tgt(pkt_con_si_tgt),
        .pkt_con_si_data(pkt_con_si_data),
        .pkt_con_si_rdy(pkt_con_si_rdy),

        .pkt_con_so_vld(pkt_con_so_vld),
        .pkt_con_so_type(pkt_con_so_type),
        .pkt_con_so_qos(pkt_con_so_qos),
        .pkt_con_so_src(pkt_con_so_src),
        .pkt_con_so_tgt(pkt_con_so_tgt),
        .pkt_con_so_data(pkt_con_so_data),
        .pkt_con_so_rdy(pkt_con_so_rdy),

        // Cæ¥å£ä¸œæ–¹å‘
        .pkt_con_ei_vld(pkt_con_ei_vld),
        .pkt_con_ei_type(pkt_con_ei_type),
        .pkt_con_ei_qos(pkt_con_ei_qos),
        .pkt_con_ei_src(pkt_con_ei_src),
        .pkt_con_ei_tgt(pkt_con_ei_tgt),
        .pkt_con_ei_data(pkt_con_ei_data),
        .pkt_con_ei_rdy(pkt_con_ei_rdy),

        .pkt_con_eo_vld(pkt_con_eo_vld),
        .pkt_con_eo_type(pkt_con_eo_type),
        .pkt_con_eo_qos(pkt_con_eo_qos),
        .pkt_con_eo_src(pkt_con_eo_src),
        .pkt_con_eo_tgt(pkt_con_eo_tgt),
        .pkt_con_eo_data(pkt_con_eo_data),
        .pkt_con_eo_rdy(pkt_con_eo_rdy)
    );

    // æ—¶é’Ÿç”Ÿæˆ
    always #(CLK_PERIOD/2) clk = ~clk;

    // æ—¶é’Ÿå‘¨æœŸè®¡æ•°å™¨
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            test_cycle <= 0;
            debug_cycle_counter <= 0;
        end else begin
            test_cycle <= test_cycle + 1;
            debug_cycle_counter <= debug_cycle_counter + 1;
        end
    end

    // IRS_NçŠ¶æ€ç›‘æ§ä»»åŠ¡
    task automatic monitor_irs_status;
        input string irs_name;
        inout irs_status_t status;
        input logic input_valid, input_ready;
        input logic output_valid, output_ready;
        input logic [22:0] input_payload, output_payload;
        begin
            status.input_valid = input_valid;
            status.input_ready = input_ready;
            status.output_valid = output_valid;
            status.output_ready = output_ready;
            status.input_payload = input_payload;
            status.output_payload = output_payload;

            // ä¼°ç®—æ·±åº¦ï¼šå¦‚æœæœ‰validä½†æ²¡readyï¼Œè¯´æ˜æ•°æ®åœ¨ç¼“å†²ä¸­
            status.depth_count = (input_valid && !input_ready) ? 1 : 0;

            // æ¯ä¸ªå‘¨æœŸæ‰“å°IRSçŠ¶æ€ï¼ˆæ¯50ä¸ªå‘¨æœŸæ‰“å°ä¸€æ¬¡è¯¦ç»†ä¿¡æ¯ï¼‰
            if (debug_cycle_counter % 50 == 0) begin
                $display("[IRS DEBUG] Cycle %0d - %s IRS_N Status:", test_cycle, irs_name);
                $display("  Input: vld=%d, rdy=%d, payload=0x%h",
                         status.input_valid, status.input_ready, status.input_payload);
                $display("  Output: vld=%d, rdy=%d, payload=0x%h, depth=%0d",
                         status.output_valid, status.output_ready, status.output_payload, status.depth_count);
            end
        end
    endtask

    // å‰10æ‹è¯¦ç»†å†…éƒ¨ä¿¡å·ç›‘æ§
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            // å¤ä½æ—¶æ¸…é›¶æ‰€æœ‰çŠ¶æ€
            irs_status_a = '{0,0,0,0,23'b0,23'b0,0};
            irs_status_n = '{0,0,0,0,23'b0,23'b0,0};
            irs_status_w = '{0,0,0,0,23'b0,23'b0,0};
            irs_status_s = '{0,0,0,0,23'b0,23'b0,0};
            irs_status_e = '{0,0,0,0,23'b0,23'b0,0};
            irs_status_b = '{0,0,0,0,23'b0,23'b0,0};

            // é‡ç½®è¾“å‡ºç›‘æ§ä¿¡å·
            last_output_valid <= 0;
            last_output_pkt <= 0;
            last_output_port <= 0;
        end else begin
            // å‰10æ‹è¯¦ç»†ç›‘æ§æ‰€æœ‰å†…éƒ¨ä¿¡å·
            if (first_10_cycles_debug == 1 && test_cycle <= 10) begin
                $display("=================================================================");
                $display("[INTERNAL DEBUG] Cycle %0d - Full Internal Signal Analysis:", test_cycle);
                $display("=================================================================");

                // 1. ç›‘æ§5ä¸ªè¾“å…¥å£çš„IRS_Nä¿¡å·
                $display("=== IRS_N Input Signals ===");

                // Aå£è¾“å…¥IBUF (åˆ†ä¸ºCTRLå’ŒDATAä¸¤ä¸ªæ¨¡å—)
                if (u_dut.u_node.u_IBUF_A_CTRL.ibuf_vld !== 'x) begin
                    $display("  IBUF_A_CTRL: ibuf_vld=%d, ibuf_rdy=%d",
                             u_dut.u_node.u_IBUF_A_CTRL.ibuf_vld, u_dut.u_node.u_IBUF_A_CTRL.ibuf_rdy);
                end else $display("  IBUF_A_CTRL: Signal not accessible");

                // Nå£è¾“å…¥IBUF
                if (u_dut.u_node.u_IBUF_N.ibuf_vld !== 'x) begin
                    $display("  IBUF_N: ibuf_vld=%d, ibuf_rdy=%d",
                             u_dut.u_node.u_IBUF_N.ibuf_vld, u_dut.u_node.u_IBUF_N.ibuf_rdy);
                end else $display("  IBUF_N: Signal not accessible");

                // Wå£è¾“å…¥IBUF
                if (u_dut.u_node.u_IBUF_W.ibuf_vld !== 'x) begin
                    $display("  IBUF_W: ibuf_vld=%d, ibuf_rdy=%d",
                             u_dut.u_node.u_IBUF_W.ibuf_vld, u_dut.u_node.u_IBUF_W.ibuf_rdy);
                end else $display("  IBUF_W: Signal not accessible");

                // Så£è¾“å…¥IBUF
                if (u_dut.u_node.u_IBUF_S.ibuf_vld !== 'x) begin
                    $display("  IBUF_S: ibuf_vld=%d, ibuf_rdy=%d",
                             u_dut.u_node.u_IBUF_S.ibuf_vld, u_dut.u_node.u_IBUF_S.ibuf_rdy);
                end else $display("  IBUF_S: Signal not accessible");

                // Eå£è¾“å…¥IBUF
                if (u_dut.u_node.u_IBUF_E.ibuf_vld !== 'x) begin
                    $display("  IBUF_E: ibuf_vld=%d, ibuf_rdy=%d",
                             u_dut.u_node.u_IBUF_E.ibuf_vld, u_dut.u_node.u_IBUF_E.ibuf_rdy);
                end else $display("  IBUF_E: Signal not accessible");

                // 2. ç›‘æ§æ‰€æœ‰Routerè¾“å‡ºä¿¡å·
                $display("=== Router Output Signals ===");

                if (u_dut.u_node.route_req_A !== 'x) begin
                    $display("  route_req_A=0b%05b (N,W,S,E,B)",
                             u_dut.u_node.route_req_A);
                end else $display("  Router A signals: not accessible");

                if (u_dut.u_node.route_req_N !== 'x) begin
                    $display("  route_req_N=0b%05b",
                             u_dut.u_node.route_req_N);
                end else $display("  Router N signals: not accessible");

                if (u_dut.u_node.route_req_W !== 'x) begin
                    $display("  route_req_W=0b%05b",
                             u_dut.u_node.route_req_W);
                end else $display("  Router W signals: not accessible");

                if (u_dut.u_node.route_req_S !== 'x) begin
                    $display("  route_req_S=0b%05b",
                             u_dut.u_node.route_req_S);
                end else $display("  Router S signals: not accessible");

                if (u_dut.u_node.route_req_E !== 'x) begin
                    $display("  route_req_E=0b%05b",
                             u_dut.u_node.route_req_E);
                end else $display("  Router E signals: not accessible");

                // 3. ç›‘æ§æ‰€æœ‰Arbiterè¾“å…¥è¾“å‡ºä¿¡å·
                $display("=== Arbiter I/O Signals ===");

                // Nä»²è£å™¨
                if (u_dut.u_node.arb_req_N !== 'x) begin
                    $display("  Arbiter_N: req=0b%04b(A,W,S,E), qos=0b%04b, gnt=0b%04b",
                             u_dut.u_node.arb_req_N, u_dut.u_node.arb_qos_N, u_dut.u_node.arb_gnt_N);
                end else $display("  Arbiter N: not accessible");

                // Wä»²è£å™¨
                if (u_dut.u_node.arb_req_W !== 'x) begin
                    $display("  Arbiter_W: req=0b%04b(A,N,S,E), qos=0b%04b, gnt=0b%04b",
                             u_dut.u_node.arb_req_W, u_dut.u_node.arb_qos_W, u_dut.u_node.arb_gnt_W);
                end else $display("  Arbiter W: not accessible");

                // Sä»²è£å™¨
                if (u_dut.u_node.arb_req_S !== 'x) begin
                    $display("  Arbiter_S: req=0b%04b(A,N,W,E), qos=0b%04b, gnt=0b%04b",
                             u_dut.u_node.arb_req_S, u_dut.u_node.arb_qos_S, u_dut.u_node.arb_gnt_S);
                end else $display("  Arbiter S: not accessible");

                // Eä»²è£å™¨
                if (u_dut.u_node.arb_req_E !== 'x) begin
                    $display("  Arbiter_E: req=0b%04b(A,N,W,S), qos=0b%04b, gnt=0b%04b",
                             u_dut.u_node.arb_req_E, u_dut.u_node.arb_qos_E, u_dut.u_node.arb_gnt_E);
                end else $display("  Arbiter E: not accessible");

                // Bä»²è£å™¨
                if (u_dut.u_node.arb_req_B !== 'x) begin
                    $display("  Arbiter_B: req=0b%05b(A,N,W,S,E), qos=0b%05b, gnt=0b%05b",
                             u_dut.u_node.arb_req_B, u_dut.u_node.arb_qos_B, u_dut.u_node.arb_gnt_B);
                end else $display("  Arbiter B: not accessible");

                // 4. ç›‘æ§5ä¸ªè¾“å‡ºå£IRS_Nè¾“å…¥ä¿¡å·
                $display("=== Output IRS_N Input Signals ===");

                if (u_dut.u_node.irs_output_N.valid_i !== 'x) begin
                    $display("  irs_output_N: valid_i=%d, ready_o=%d, payload_i=0x%h,  valid_o=%d, ready_i=%d, payload_o=0x%h",
                             u_dut.u_node.irs_output_N.valid_i, u_dut.u_node.irs_output_N.ready_o, u_dut.u_node.irs_output_N.payload_i,
                             u_dut.u_node.irs_output_N.valid_o, u_dut.u_node.irs_output_N.ready_i, u_dut.u_node.irs_output_N.payload_o);
                end else $display("  irs_output_N: not accessible");

                if (u_dut.u_node.irs_output_W.valid_i !== 'x) begin
                    $display("  irs_output_W: valid_i=%d, ready_o=%d, payload_i=0x%h,  valid_o=%d, ready_i=%d, payload_o=0x%h",
                             u_dut.u_node.irs_output_W.valid_i, u_dut.u_node.irs_output_W.ready_o, u_dut.u_node.irs_output_W.payload_i,
                             u_dut.u_node.irs_output_W.valid_o, u_dut.u_node.irs_output_W.ready_i, u_dut.u_node.irs_output_W.payload_o);
                end else $display("  irs_output_W: not accessible");

                if (u_dut.u_node.irs_output_S.valid_i !== 'x) begin
                    $display("  irs_output_S: valid_i=%d, ready_o=%d, payload_i=0x%h,  valid_o=%d, ready_i=%d, payload_o=0x%h",
                             u_dut.u_node.irs_output_S.valid_i, u_dut.u_node.irs_output_S.ready_o, u_dut.u_node.irs_output_S.payload_i,
                             u_dut.u_node.irs_output_S.valid_o, u_dut.u_node.irs_output_S.ready_i, u_dut.u_node.irs_output_S.payload_o);
                end else $display("  irs_output_S: not accessible");

                if (u_dut.u_node.irs_output_E.valid_i !== 'x) begin
                    $display("  irs_output_E: valid_i=%d, ready_o=%d, payload_i=0x%h,  valid_o=%d, ready_i=%d, payload_o=0x%h",
                             u_dut.u_node.irs_output_E.valid_i, u_dut.u_node.irs_output_E.ready_o, u_dut.u_node.irs_output_E.payload_i,
                             u_dut.u_node.irs_output_E.valid_o, u_dut.u_node.irs_output_E.ready_i, u_dut.u_node.irs_output_E.payload_o);
                end else $display("  irs_output_E: not accessible");

                if (u_dut.u_node.irs_output_B.valid_i !== 'x) begin
                    $display("  irs_output_B: valid_i=%d, ready_o=%d, payload_i=0x%h,  valid_o=%d, ready_i=%d, payload_o=0x%h",
                             u_dut.u_node.irs_output_B.valid_i, u_dut.u_node.irs_output_B.ready_o, u_dut.u_node.irs_output_B.payload_i,
                             u_dut.u_node.irs_output_B.valid_o, u_dut.u_node.irs_output_B.ready_i, u_dut.u_node.irs_output_B.payload_o);
                end else $display("  irs_output_B: not accessible");

                $display("=================================================================");
            end

            // ğŸ”§ æ–°å¢ï¼šç›‘æ§èŠ‚ç‚¹å†…éƒ¨è¾“å‡ºè¿æ¥ä¿¡å·
            if (first_10_cycles_debug == 1 && test_cycle <= 10) begin
                $display("=== Node Internal Output Connections ===");
                // æ£€æŸ¥èŠ‚ç‚¹å†…éƒ¨è¾“å‡ºä¿¡å·ï¼ˆè¿æ¥IRS_Nåˆ°å¤–éƒ¨æ¥å£ï¼‰
                if (u_dut.u_node.e_out_valid !== 'x) begin
                    $display("  Node.e_out_valid=%d, e_out_ready=%d, e_out_pkt=0x%h",
                             u_dut.u_node.e_out_valid, u_dut.u_node.e_out_ready,
                             u_dut.u_node.e_out_pkt);
                    $display("  External pkt_con_eo_vld=%d, pkt_con_eo_rdy=%d",
                             pkt_con_eo_vld, pkt_con_eo_rdy);
                    $display("  Connection match: vld=%b, rdy_match=%b",
                             u_dut.u_node.e_out_valid == pkt_con_eo_vld,
                             u_dut.u_node.e_out_ready == pkt_con_eo_rdy);
                end
                $display("=================================================================");
            end

            // ğŸ”§ CRITICAL FIX: å®æ—¶ç›‘æ§è¾“å‡ºç«¯å£æ›´æ–°last_output_*ä¿¡å·
            // é»˜è®¤æ— æ•ˆï¼ˆå¦‚æœæ²¡æœ‰æ£€æµ‹åˆ°è¾“å‡ºï¼‰
            if (!last_output_valid) begin
                last_output_valid <= 0;
            end

            // ç›‘æ§Bç«¯å£ï¼ˆLOCALï¼‰è¾“å‡º
            if (pkt_o_pkt_out_vld && pkt_o_pkt_out_rdy) begin
                last_output_valid <= 1;
                last_output_pkt <= encode_packet(pkt_o_pkt_out_type, pkt_o_pkt_out_qos,
                                             pkt_o_pkt_out_src, pkt_o_pkt_out_tgt,
                                             pkt_o_pkt_out_data);
                last_output_port <= 3'd4;  // LOCAL
                $display("[OUTPUT MONITOR] Cycle %0d: LOCAL(B) Output detected: pkt=%h",
                         test_cycle, last_output_pkt);
            end

            // ç›‘æ§Nç«¯å£è¾“å‡º
            if (pkt_con_no_vld && pkt_con_no_rdy) begin
                last_output_valid <= 1;
                last_output_pkt <= encode_packet(pkt_con_no_type, pkt_con_no_qos,
                                             pkt_con_no_src, pkt_con_no_tgt,
                                             pkt_con_no_data);
                last_output_port <= 3'd0;  // NORTH
                $display("[OUTPUT MONITOR] Cycle %0d: NORTH Output detected: pkt=%h",
                         test_cycle, last_output_pkt);
            end

            // ç›‘æ§Wç«¯å£è¾“å‡º
            if (pkt_con_wo_vld && pkt_con_wo_rdy) begin
                last_output_valid <= 1;
                last_output_pkt <= encode_packet(pkt_con_wo_type, pkt_con_wo_qos,
                                             pkt_con_wo_src, pkt_con_wo_tgt,
                                             pkt_con_wo_data);
                last_output_port <= 3'd1;  // WEST
                $display("[OUTPUT MONITOR] Cycle %0d: WEST Output detected: pkt=%h",
                         test_cycle, last_output_pkt);
            end

            // ç›‘æ§Sç«¯å£è¾“å‡º
            if (pkt_con_so_vld && pkt_con_so_rdy) begin
                last_output_valid <= 1;
                last_output_pkt <= encode_packet(pkt_con_so_type, pkt_con_so_qos,
                                             pkt_con_so_src, pkt_con_so_tgt,
                                             pkt_con_so_data);
                last_output_port <= 3'd2;  // SOUTH
                $display("[OUTPUT MONITOR] Cycle %0d: SOUTH Output detected: pkt=%h",
                         test_cycle, last_output_pkt);
            end

            // ç›‘æ§Eç«¯å£è¾“å‡º
            if (pkt_con_eo_vld && pkt_con_eo_rdy) begin
                last_output_valid <= 1;
                last_output_pkt <= encode_packet(pkt_con_eo_type, pkt_con_eo_qos,
                                             pkt_con_eo_src, pkt_con_eo_tgt,
                                             pkt_con_eo_data);
                last_output_port <= 3'd3;  // EAST

                // ğŸ”§ DEBUG: æ‰“å°åŸå§‹æ¥å£ä¿¡å·
                $display("[OUTPUT MONITOR] Cycle %0d: EAST Output detected:", test_cycle);
                $display("  Raw signals: vld=%d, rdy=%d, type=%d, qos=%d, src=%d, tgt=%d, data=0x%02h",
                         pkt_con_eo_vld, pkt_con_eo_rdy, pkt_con_eo_type, pkt_con_eo_qos,
                         pkt_con_eo_src, pkt_con_eo_tgt, pkt_con_eo_data);

                // æ‰‹åŠ¨è®¡ç®—ç¼–ç ç”¨äºéªŒè¯
                manual_encoded = {pkt_con_eo_type, pkt_con_eo_qos, pkt_con_eo_src, pkt_con_eo_tgt, pkt_con_eo_data};
                $display("  Manual encoded: %h", manual_encoded);
                $display("  Function result: %h", last_output_pkt);
                $display("  Match: %b", manual_encoded == last_output_pkt);
            end

            // 11æ‹ååœæ­¢è¯¦ç»†ç›‘æ§
            if (test_cycle > 10) begin
                first_10_cycles_debug = 0;
            end
        end
    end

    // å¢å¼ºçš„å‘é€æ•°æ®åŒ…ä»»åŠ¡
    task automatic send_packet;
        input [1:0] pkt_type;
        input pkt_qos;
        input [5:0] src_id;
        input [5:0] tgt_id;
        input [7:0] data;
        integer timeout;
        integer wait_cycles;
        begin
            $display("==============================================");
            $display("[SEND DEBUG] Cycle %0d: STARTING PACKET SEND", test_cycle);
            $display("  Packet Info: Type=%d, QoS=%d, Src=%d, Tgt=%d, Data=0x%02h",
                     pkt_type, pkt_qos, src_id, tgt_id, data);
            $display("  Target Direction: Expected output port calculation:");
            if (tgt_id == src_id) begin
                $display("    -> LOCAL (port 4) - Same node");
            end else begin
                // æå–æºå’Œç›®æ ‡çš„X,Yåæ ‡
                logic [2:0] src_x = src_id[2:0];    // æºXåæ ‡
                logic [2:0] src_y = src_id[5:3];    // æºYåæ ‡
                logic [2:0] tgt_x = tgt_id[2:0];    // ç›®æ ‡Xåæ ‡
                logic [2:0] tgt_y = tgt_id[5:3];    // ç›®æ ‡Yåæ ‡

                if (src_y == tgt_y) begin
                    // ç›¸åŒè¡Œï¼šä¸œè¥¿æ–¹å‘è·¯ç”±
                    if (tgt_x > src_x) begin
                        $display("    -> EAST (port 3) - X+ (%0d -> %0d)", src_x, tgt_x);
                    end else if (tgt_x < src_x) begin
                        $display("    -> WEST (port 1) - X- (%0d -> %0d)", src_x, tgt_x);
                    end
                end else if (src_x == tgt_x) begin
                    // ç›¸åŒåˆ—ï¼šå—åŒ—æ–¹å‘è·¯ç”±
                    if (tgt_y > src_y) begin
                        $display("    -> NORTH (port 0) - Y+ (%0d -> %0d)", src_y, tgt_y);
                    end else if (tgt_y < src_y) begin
                        $display("    -> SOUTH (port 2) - Y- (%0d -> %0d)", src_y, tgt_y);
                    end
                end else begin
                    $display("    -> COMPLEX ROUTING: Different X and Y (%0d,%0d -> %0d,%0d)",
                             src_x, src_y, tgt_x, tgt_y);
                end
            end
            $display("==============================================");

            // æ£€æŸ¥åˆå§‹çŠ¶æ€
            $display("[SEND DEBUG] Cycle %0d: Before send - pkt_in_rdy=%d", test_cycle, pkt_i_pkt_in_rdy);

            // è®¾ç½®æ•°æ®åŒ…ï¼ˆä½¿ç”¨é˜»å¡èµ‹å€¼é¿å…INITIALDLYè­¦å‘Šï¼‰
            pkt_i_pkt_in_vld = 1;
            pkt_i_pkt_in_type = pkt_type;
            pkt_i_pkt_in_qos = pkt_qos;
            pkt_i_pkt_in_src = src_id;
            pkt_i_pkt_in_tgt = tgt_id;
            pkt_i_pkt_in_data = data;

            $display("[SEND DEBUG] Cycle %0d: Packet valid set - waiting for ready...", test_cycle);

            // ç­‰å¾…æ¥æ”¶å°±ç»ª
            timeout = 100;
            wait_cycles = 0;
            while (!pkt_i_pkt_in_rdy && timeout > 0) begin
                @(posedge clk);
                wait_cycles++;
                timeout--;

                // æ¯10ä¸ªå‘¨æœŸæ‰“å°ç­‰å¾…çŠ¶æ€
                if (wait_cycles % 10 == 0) begin
                    $display("[SEND DEBUG] Cycle %0d: Still waiting for pkt_in_rdy (waited %0d cycles, timeout in %0d)",
                             test_cycle, wait_cycles, timeout);
                end
            end

            if (timeout == 0) begin
                $display("[SEND ERROR] Cycle %0d: TIMEOUT waiting for pkt_in_rdy after %0d cycles",
                         test_cycle, wait_cycles);
                $display("  Final status: pkt_i_pkt_in_vld=%d, pkt_i_pkt_in_rdy=%d",
                         pkt_i_pkt_in_vld, pkt_i_pkt_in_rdy);
                error_count++;
            end else begin
                $display("[SEND SUCCESS] Cycle %0d: Packet accepted after %0d cycles",
                         test_cycle, wait_cycles);
            end

            // æ¸…é™¤validä¿¡å·ï¼ˆä½¿ç”¨é˜»å¡èµ‹å€¼ï¼‰
            @(posedge clk);
            pkt_i_pkt_in_vld = 0;
            $display("[SEND DEBUG] Cycle %0d: Valid signal cleared", test_cycle);
        end
    endtask

    // éªŒè¯è¾“å‡ºä»»åŠ¡
    task automatic verify_output;
        input [22:0] expected_pkt;
        input [2:0] expected_port;
        integer timeout;
        reg match_found;
        begin
            timeout = 50;  // æœ€å¤šç­‰å¾…50ä¸ªå‘¨æœŸ
            match_found = 0;

            $display("[Cycle %0d] Waiting for expected output on port %d: %h",
                     test_cycle, expected_port, expected_pkt);

            while (timeout > 0 && !match_found) begin
                @(posedge clk);
                if (last_output_valid && last_output_pkt == expected_pkt && last_output_port == expected_port) begin
                    match_found = 1;
                    $display("[Cycle %0d] PASS: Expected output found", test_cycle);
                    pass_count++;
                end
                timeout--;
            end

            if (!match_found) begin
                $display("ERROR: Expected output not found");
                $display("  Expected: Port=%d, Pkt=%h", expected_port, expected_pkt);
                error_count++;
            end

            test_count++;
        end
        $display("PASS = %d",test_count);
    endtask

    // ä¸»æµ‹è¯•åºåˆ—
    initial begin
        // åˆå§‹åŒ–
        $display("==============================================");
        $display("MAZEèŠ‚ç‚¹åŸºæœ¬è·¯ç”±åŠŸèƒ½æµ‹è¯• - DEBUGç‰ˆæœ¬");
        $display("æµ‹è¯•èŠ‚ç‚¹: (%0d, %0d)", TEST_NODE_X, TEST_NODE_Y);
        $display("==============================================");

        // æ‰“å°è¯¦ç»†çš„èŠ‚ç‚¹å’Œè·¯ç”±ä¿¡æ¯
        $display("DEBUG: èŠ‚ç‚¹ä½ç½®å’Œè·¯ç”±ä¿¡æ¯åˆ†æ");
        $display("æµ‹è¯•èŠ‚ç‚¹åæ ‡: (X=%0d, Y=%0d)", TEST_NODE_X, TEST_NODE_Y);
        $display("å½“å‰èŠ‚ç‚¹ID: %d (binary: %b)", calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y));
        $display("å½“å‰èŠ‚ç‚¹åˆ†è§£: Yåæ ‡(bit5:3)=%b, Xåæ ‡(bit2:0)=%b",
                 calc_node_id(TEST_NODE_X, TEST_NODE_Y)[5:3], calc_node_id(TEST_NODE_X, TEST_NODE_Y)[2:0]);
        $display("é‚»å±…èŠ‚ç‚¹ID:");
        $display("  - è¥¿ä¾§èŠ‚ç‚¹(X=%0d, Y=%0d): ID=%d", TEST_NODE_X-1, TEST_NODE_Y, calc_node_id(TEST_NODE_X-1, TEST_NODE_Y));
        $display("  - ä¸œä¾§èŠ‚ç‚¹(X=%0d, Y=%0d): ID=%d", TEST_NODE_X+1, TEST_NODE_Y, calc_node_id(TEST_NODE_X+1, TEST_NODE_Y));
        $display("  - å—ä¾§èŠ‚ç‚¹(X=%0d, Y=%0d): ID=%d", TEST_NODE_X, TEST_NODE_Y-1, calc_node_id(TEST_NODE_X, TEST_NODE_Y-1));
        $display("  - åŒ—ä¾§èŠ‚ç‚¹(X=%0d, Y=%0d): ID=%d", TEST_NODE_X, TEST_NODE_Y+1, calc_node_id(TEST_NODE_X, TEST_NODE_Y+1));
        $display("é¢„æœŸè·¯ç”±ç«¯å£æ˜ å°„:");
        $display("  - å‘è¥¿è·¯ç”±(X-1): ç«¯å£1 (WEST)");
        $display("  - å‘ä¸œè·¯ç”±(X+1): ç«¯å£3 (EAST)");
        $display("  - å‘å—è·¯ç”±(Y-1): ç«¯å£2 (SOUTH)");
        $display("  - å‘åŒ—è·¯ç”±(Y+1): ç«¯å£0 (NORTH)");
        $display("  - æœ¬åœ°è·¯ç”±(ç›¸åŒåæ ‡): ç«¯å£4 (LOCAL)");
        $display("==============================================");

        clk = 0;
        rst_n = 0;
        pg_en = 0;
        pg_node = 0;
        test_cycle = 0;
        error_count = 0;
        test_count = 0;
        pass_count = 0;
        debug_cycle_counter = 0;

        // æ¸…é™¤æ‰€æœ‰è¾“å…¥
        pkt_i_pkt_in_vld = 0;
        pkt_o_pkt_out_rdy = 1;
        pkt_con_no_rdy = 1;
        pkt_con_wo_rdy = 1;
        pkt_con_so_rdy = 1;
        pkt_con_eo_rdy = 1;

        $display("[INIT DEBUG] Reset phase starting...");

        // å¤ä½åºåˆ—
        @(posedge clk);
        @(posedge clk);
        rst_n = 1;
        @(posedge clk);
        @(posedge clk);

        $display("[INIT DEBUG] Reset completed. Testing node interfaces...");

        // æ£€æŸ¥åˆå§‹æ¥å£çŠ¶æ€
        $display("[INIT DEBUG] Initial interface states:");
        $display("  A_PORT: vld=%d, rdy=%d", pkt_i_pkt_in_vld, pkt_i_pkt_in_rdy);
        $display("  B_PORT: vld=%d, rdy=%d", pkt_o_pkt_out_vld, pkt_o_pkt_out_rdy);
        $display("  N_PORT: out_vld=%d, out_rdy=%d", pkt_con_no_vld, pkt_con_no_rdy);
        $display("  W_PORT: out_vld=%d, out_rdy=%d", pkt_con_wo_vld, pkt_con_wo_rdy);
        $display("  S_PORT: out_vld=%d, out_rdy=%d", pkt_con_so_vld, pkt_con_so_rdy);
        $display("  E_PORT: out_vld=%d, out_rdy=%d", pkt_con_eo_vld, pkt_con_eo_rdy);

        $display("å¤ä½å®Œæˆï¼Œå¼€å§‹åŸºæœ¬è·¯ç”±åŠŸèƒ½æµ‹è¯•...");
        $display("");

        // N-RF-001: Xæ–¹å‘æ­£å‘è·¯ç”±ï¼ˆå‘ä¸œï¼‰
        $display("--- N-RF-001: Xæ–¹å‘æ­£å‘è·¯ç”±æµ‹è¯• ---");
        if (TEST_NODE_X < 7) begin
            send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X+1, TEST_NODE_Y), 8'hA5);
            verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X+1, TEST_NODE_Y), 8'hA5), 3'd3);
        end else begin
            $display("è·³è¿‡ï¼šèŠ‚ç‚¹å·²åœ¨ä¸œè¾¹ç¼˜ï¼Œæ— æ³•å‘ä¸œè·¯ç”±");
        end
        @(posedge clk * 5);

        // N-RF-002: Xæ–¹å‘åå‘è·¯ç”±ï¼ˆå‘è¥¿ï¼‰
        $display("--- N-RF-002: Xæ–¹å‘åå‘è·¯ç”±æµ‹è¯• ---");
        if (TEST_NODE_X > 0) begin
            send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X-1, TEST_NODE_Y), 8'h5A);
            verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X-1, TEST_NODE_Y), 8'h5A), 3'd1);
        end else begin
            $display("è·³è¿‡ï¼šèŠ‚ç‚¹å·²åœ¨è¥¿è¾¹ç¼˜ï¼Œæ— æ³•å‘è¥¿è·¯ç”±");
        end
        @(posedge clk * 5);

        // N-RF-003: Yæ–¹å‘æ­£å‘è·¯ç”±ï¼ˆå‘åŒ—ï¼‰
        $display("--- N-RF-003: Yæ–¹å‘æ­£å‘è·¯ç”±æµ‹è¯• ---");
        if (TEST_NODE_Y < 7) begin
            send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y+1), 8'h33);
            verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y+1), 8'h33), 3'd0);
        end else begin
            $display("è·³è¿‡ï¼šèŠ‚ç‚¹å·²åœ¨åŒ—è¾¹ç¼˜ï¼Œæ— æ³•å‘åŒ—è·¯ç”±");
        end
        @(posedge clk * 5);

        // N-RF-004: Yæ–¹å‘åå‘è·¯ç”±ï¼ˆå‘å—ï¼‰
        $display("--- N-RF-004: Yæ–¹å‘åå‘è·¯ç”±æµ‹è¯• ---");
        if (TEST_NODE_Y > 0) begin
            send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y-1), 8'hCC);
            verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y-1), 8'hCC), 3'd2);
        end else begin
            $display("è·³è¿‡ï¼šèŠ‚ç‚¹å·²åœ¨å—è¾¹ç¼˜ï¼Œæ— æ³•å‘å—è·¯ç”±");
        end
        @(posedge clk * 5);

        // N-RF-005: æœ¬åœ°è·¯ç”±
        $display("--- N-RF-005: æœ¬åœ°è·¯ç”±æµ‹è¯• ---");
        send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y), 8'hFF);
        verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y), 8'hFF), 3'd4);
        // @(posedge clk * 10);
        $display("All finished");

        // æµ‹è¯•æ€»ç»“
        $display("");
        $display("==============================================");
        $display("æµ‹è¯•æ€»ç»“");
        $display("==============================================");
        $display("æ€»æµ‹è¯•æ•°: %0d", test_count);
        $display("é€šè¿‡æµ‹è¯•: %0d", pass_count);
        $display("å¤±è´¥æµ‹è¯•: %0d", error_count);
        $display("é€šè¿‡ç‡: %0.2f%%", test_count > 0 ? (pass_count * 100.0 / test_count) : 0.0);

        if (error_count == 0) begin
            $display("âœ“ æ‰€æœ‰åŸºæœ¬è·¯ç”±åŠŸèƒ½æµ‹è¯•é€šè¿‡ï¼");
            $display("TEST_RESULT: PASS");
            #(CLK_PERIOD * 10);
            $finish;
        end else begin
            $display("âœ— éƒ¨åˆ†åŸºæœ¬è·¯ç”±åŠŸèƒ½æµ‹è¯•å¤±è´¥");
            $display("å¤±è´¥æµ‹è¯•æ•°: %0d / %0d", error_count, test_count);
            $display("TEST_RESULT: FAIL");
            #(CLK_PERIOD * 10);
            $finish;
        end

        $display("==============================================");

        // ç»“æŸä»¿çœŸ
        #(CLK_PERIOD * 10);
        $finish;
    end

    // æµ‹è¯•è¶…æ—¶ä¿æŠ¤
    initial begin
        #(CLK_PERIOD * TEST_TIMEOUT);
        $display("[IRS DEBUG] Cycle %0d:", test_cycle);
        $display("ERROR: æµ‹è¯•è¶…æ—¶ï¼");
        $finish;
    end

endmodule