/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* UP */
#define UP__0__INTTYPE CYREG_PICU15_INTTYPE3
#define UP__0__MASK 0x08u
#define UP__0__PC CYREG_IO_PC_PRT15_PC3
#define UP__0__PORT 15u
#define UP__0__SHIFT 3u
#define UP__AG CYREG_PRT15_AG
#define UP__AMUX CYREG_PRT15_AMUX
#define UP__BIE CYREG_PRT15_BIE
#define UP__BIT_MASK CYREG_PRT15_BIT_MASK
#define UP__BYP CYREG_PRT15_BYP
#define UP__CTL CYREG_PRT15_CTL
#define UP__DM0 CYREG_PRT15_DM0
#define UP__DM1 CYREG_PRT15_DM1
#define UP__DM2 CYREG_PRT15_DM2
#define UP__DR CYREG_PRT15_DR
#define UP__INP_DIS CYREG_PRT15_INP_DIS
#define UP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define UP__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define UP__LCD_EN CYREG_PRT15_LCD_EN
#define UP__MASK 0x08u
#define UP__PORT 15u
#define UP__PRT CYREG_PRT15_PRT
#define UP__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define UP__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define UP__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define UP__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define UP__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define UP__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define UP__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define UP__PS CYREG_PRT15_PS
#define UP__SHIFT 3u
#define UP__SLW CYREG_PRT15_SLW

/* ADC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_SAR_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_IRQ__INTC_MASK 0x04u
#define ADC_SAR_IRQ__INTC_NUMBER 2u
#define ADC_SAR_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ADC_SAR_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_SAR_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_SAR_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_SAR_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_SAR_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_theACLK__INDEX 0x00u
#define ADC_SAR_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_theACLK__PM_STBY_MSK 0x01u
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x01u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x02u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x02u

/* D_I */
#define D_I__0__INTTYPE CYREG_PICU4_INTTYPE5
#define D_I__0__MASK 0x20u
#define D_I__0__PC CYREG_PRT4_PC5
#define D_I__0__PORT 4u
#define D_I__0__SHIFT 5u
#define D_I__AG CYREG_PRT4_AG
#define D_I__AMUX CYREG_PRT4_AMUX
#define D_I__BIE CYREG_PRT4_BIE
#define D_I__BIT_MASK CYREG_PRT4_BIT_MASK
#define D_I__BYP CYREG_PRT4_BYP
#define D_I__CTL CYREG_PRT4_CTL
#define D_I__DM0 CYREG_PRT4_DM0
#define D_I__DM1 CYREG_PRT4_DM1
#define D_I__DM2 CYREG_PRT4_DM2
#define D_I__DR CYREG_PRT4_DR
#define D_I__INP_DIS CYREG_PRT4_INP_DIS
#define D_I__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define D_I__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define D_I__LCD_EN CYREG_PRT4_LCD_EN
#define D_I__MASK 0x20u
#define D_I__PORT 4u
#define D_I__PRT CYREG_PRT4_PRT
#define D_I__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define D_I__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define D_I__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define D_I__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define D_I__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define D_I__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define D_I__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define D_I__PS CYREG_PRT4_PS
#define D_I__SHIFT 5u
#define D_I__SLW CYREG_PRT4_SLW

/* RX1 */
#define RX1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RX1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RX1__INTC_MASK 0x01u
#define RX1__INTC_NUMBER 0u
#define RX1__INTC_PRIOR_NUM 7u
#define RX1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define RX1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RX1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* R_W */
#define R_W__0__INTTYPE CYREG_PICU4_INTTYPE6
#define R_W__0__MASK 0x40u
#define R_W__0__PC CYREG_PRT4_PC6
#define R_W__0__PORT 4u
#define R_W__0__SHIFT 6u
#define R_W__AG CYREG_PRT4_AG
#define R_W__AMUX CYREG_PRT4_AMUX
#define R_W__BIE CYREG_PRT4_BIE
#define R_W__BIT_MASK CYREG_PRT4_BIT_MASK
#define R_W__BYP CYREG_PRT4_BYP
#define R_W__CTL CYREG_PRT4_CTL
#define R_W__DM0 CYREG_PRT4_DM0
#define R_W__DM1 CYREG_PRT4_DM1
#define R_W__DM2 CYREG_PRT4_DM2
#define R_W__DR CYREG_PRT4_DR
#define R_W__INP_DIS CYREG_PRT4_INP_DIS
#define R_W__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define R_W__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define R_W__LCD_EN CYREG_PRT4_LCD_EN
#define R_W__MASK 0x40u
#define R_W__PORT 4u
#define R_W__PRT CYREG_PRT4_PRT
#define R_W__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define R_W__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define R_W__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define R_W__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define R_W__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define R_W__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define R_W__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define R_W__PS CYREG_PRT4_PS
#define R_W__SHIFT 6u
#define R_W__SLW CYREG_PRT4_SLW

/* SSR */
#define SSR__0__INTTYPE CYREG_PICU15_INTTYPE1
#define SSR__0__MASK 0x02u
#define SSR__0__PC CYREG_IO_PC_PRT15_PC1
#define SSR__0__PORT 15u
#define SSR__0__SHIFT 1u
#define SSR__AG CYREG_PRT15_AG
#define SSR__AMUX CYREG_PRT15_AMUX
#define SSR__BIE CYREG_PRT15_BIE
#define SSR__BIT_MASK CYREG_PRT15_BIT_MASK
#define SSR__BYP CYREG_PRT15_BYP
#define SSR__CTL CYREG_PRT15_CTL
#define SSR__DM0 CYREG_PRT15_DM0
#define SSR__DM1 CYREG_PRT15_DM1
#define SSR__DM2 CYREG_PRT15_DM2
#define SSR__DR CYREG_PRT15_DR
#define SSR__INP_DIS CYREG_PRT15_INP_DIS
#define SSR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SSR__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SSR__LCD_EN CYREG_PRT15_LCD_EN
#define SSR__MASK 0x02u
#define SSR__PORT 15u
#define SSR__PRT CYREG_PRT15_PRT
#define SSR__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SSR__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SSR__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SSR__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SSR__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SSR__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SSR__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SSR__PS CYREG_PRT15_PS
#define SSR__SHIFT 1u
#define SSR__SLW CYREG_PRT15_SLW

/* CS_1 */
#define CS_1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define CS_1__0__MASK 0x04u
#define CS_1__0__PC CYREG_PRT2_PC2
#define CS_1__0__PORT 2u
#define CS_1__0__SHIFT 2u
#define CS_1__AG CYREG_PRT2_AG
#define CS_1__AMUX CYREG_PRT2_AMUX
#define CS_1__BIE CYREG_PRT2_BIE
#define CS_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define CS_1__BYP CYREG_PRT2_BYP
#define CS_1__CTL CYREG_PRT2_CTL
#define CS_1__DM0 CYREG_PRT2_DM0
#define CS_1__DM1 CYREG_PRT2_DM1
#define CS_1__DM2 CYREG_PRT2_DM2
#define CS_1__DR CYREG_PRT2_DR
#define CS_1__INP_DIS CYREG_PRT2_INP_DIS
#define CS_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CS_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CS_1__LCD_EN CYREG_PRT2_LCD_EN
#define CS_1__MASK 0x04u
#define CS_1__PORT 2u
#define CS_1__PRT CYREG_PRT2_PRT
#define CS_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CS_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CS_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CS_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CS_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CS_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CS_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CS_1__PS CYREG_PRT2_PS
#define CS_1__SHIFT 2u
#define CS_1__SLW CYREG_PRT2_SLW

/* CS_2 */
#define CS_2__0__INTTYPE CYREG_PICU2_INTTYPE3
#define CS_2__0__MASK 0x08u
#define CS_2__0__PC CYREG_PRT2_PC3
#define CS_2__0__PORT 2u
#define CS_2__0__SHIFT 3u
#define CS_2__AG CYREG_PRT2_AG
#define CS_2__AMUX CYREG_PRT2_AMUX
#define CS_2__BIE CYREG_PRT2_BIE
#define CS_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define CS_2__BYP CYREG_PRT2_BYP
#define CS_2__CTL CYREG_PRT2_CTL
#define CS_2__DM0 CYREG_PRT2_DM0
#define CS_2__DM1 CYREG_PRT2_DM1
#define CS_2__DM2 CYREG_PRT2_DM2
#define CS_2__DR CYREG_PRT2_DR
#define CS_2__INP_DIS CYREG_PRT2_INP_DIS
#define CS_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CS_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CS_2__LCD_EN CYREG_PRT2_LCD_EN
#define CS_2__MASK 0x08u
#define CS_2__PORT 2u
#define CS_2__PRT CYREG_PRT2_PRT
#define CS_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CS_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CS_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CS_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CS_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CS_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CS_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CS_2__PS CYREG_PRT2_PS
#define CS_2__SHIFT 3u
#define CS_2__SLW CYREG_PRT2_SLW

/* DB_0 */
#define DB_0__0__INTTYPE CYREG_PICU6_INTTYPE0
#define DB_0__0__MASK 0x01u
#define DB_0__0__PC CYREG_PRT6_PC0
#define DB_0__0__PORT 6u
#define DB_0__0__SHIFT 0u
#define DB_0__AG CYREG_PRT6_AG
#define DB_0__AMUX CYREG_PRT6_AMUX
#define DB_0__BIE CYREG_PRT6_BIE
#define DB_0__BIT_MASK CYREG_PRT6_BIT_MASK
#define DB_0__BYP CYREG_PRT6_BYP
#define DB_0__CTL CYREG_PRT6_CTL
#define DB_0__DM0 CYREG_PRT6_DM0
#define DB_0__DM1 CYREG_PRT6_DM1
#define DB_0__DM2 CYREG_PRT6_DM2
#define DB_0__DR CYREG_PRT6_DR
#define DB_0__INP_DIS CYREG_PRT6_INP_DIS
#define DB_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DB_0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DB_0__LCD_EN CYREG_PRT6_LCD_EN
#define DB_0__MASK 0x01u
#define DB_0__PORT 6u
#define DB_0__PRT CYREG_PRT6_PRT
#define DB_0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DB_0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DB_0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DB_0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DB_0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DB_0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DB_0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DB_0__PS CYREG_PRT6_PS
#define DB_0__SHIFT 0u
#define DB_0__SLW CYREG_PRT6_SLW

/* DB_1 */
#define DB_1__0__INTTYPE CYREG_PICU6_INTTYPE1
#define DB_1__0__MASK 0x02u
#define DB_1__0__PC CYREG_PRT6_PC1
#define DB_1__0__PORT 6u
#define DB_1__0__SHIFT 1u
#define DB_1__AG CYREG_PRT6_AG
#define DB_1__AMUX CYREG_PRT6_AMUX
#define DB_1__BIE CYREG_PRT6_BIE
#define DB_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define DB_1__BYP CYREG_PRT6_BYP
#define DB_1__CTL CYREG_PRT6_CTL
#define DB_1__DM0 CYREG_PRT6_DM0
#define DB_1__DM1 CYREG_PRT6_DM1
#define DB_1__DM2 CYREG_PRT6_DM2
#define DB_1__DR CYREG_PRT6_DR
#define DB_1__INP_DIS CYREG_PRT6_INP_DIS
#define DB_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DB_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DB_1__LCD_EN CYREG_PRT6_LCD_EN
#define DB_1__MASK 0x02u
#define DB_1__PORT 6u
#define DB_1__PRT CYREG_PRT6_PRT
#define DB_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DB_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DB_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DB_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DB_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DB_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DB_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DB_1__PS CYREG_PRT6_PS
#define DB_1__SHIFT 1u
#define DB_1__SLW CYREG_PRT6_SLW

/* DB_2 */
#define DB_2__0__INTTYPE CYREG_PICU6_INTTYPE2
#define DB_2__0__MASK 0x04u
#define DB_2__0__PC CYREG_PRT6_PC2
#define DB_2__0__PORT 6u
#define DB_2__0__SHIFT 2u
#define DB_2__AG CYREG_PRT6_AG
#define DB_2__AMUX CYREG_PRT6_AMUX
#define DB_2__BIE CYREG_PRT6_BIE
#define DB_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define DB_2__BYP CYREG_PRT6_BYP
#define DB_2__CTL CYREG_PRT6_CTL
#define DB_2__DM0 CYREG_PRT6_DM0
#define DB_2__DM1 CYREG_PRT6_DM1
#define DB_2__DM2 CYREG_PRT6_DM2
#define DB_2__DR CYREG_PRT6_DR
#define DB_2__INP_DIS CYREG_PRT6_INP_DIS
#define DB_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DB_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DB_2__LCD_EN CYREG_PRT6_LCD_EN
#define DB_2__MASK 0x04u
#define DB_2__PORT 6u
#define DB_2__PRT CYREG_PRT6_PRT
#define DB_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DB_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DB_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DB_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DB_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DB_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DB_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DB_2__PS CYREG_PRT6_PS
#define DB_2__SHIFT 2u
#define DB_2__SLW CYREG_PRT6_SLW

/* DB_3 */
#define DB_3__0__INTTYPE CYREG_PICU6_INTTYPE3
#define DB_3__0__MASK 0x08u
#define DB_3__0__PC CYREG_PRT6_PC3
#define DB_3__0__PORT 6u
#define DB_3__0__SHIFT 3u
#define DB_3__AG CYREG_PRT6_AG
#define DB_3__AMUX CYREG_PRT6_AMUX
#define DB_3__BIE CYREG_PRT6_BIE
#define DB_3__BIT_MASK CYREG_PRT6_BIT_MASK
#define DB_3__BYP CYREG_PRT6_BYP
#define DB_3__CTL CYREG_PRT6_CTL
#define DB_3__DM0 CYREG_PRT6_DM0
#define DB_3__DM1 CYREG_PRT6_DM1
#define DB_3__DM2 CYREG_PRT6_DM2
#define DB_3__DR CYREG_PRT6_DR
#define DB_3__INP_DIS CYREG_PRT6_INP_DIS
#define DB_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DB_3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DB_3__LCD_EN CYREG_PRT6_LCD_EN
#define DB_3__MASK 0x08u
#define DB_3__PORT 6u
#define DB_3__PRT CYREG_PRT6_PRT
#define DB_3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DB_3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DB_3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DB_3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DB_3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DB_3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DB_3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DB_3__PS CYREG_PRT6_PS
#define DB_3__SHIFT 3u
#define DB_3__SLW CYREG_PRT6_SLW

/* DB_4 */
#define DB_4__0__INTTYPE CYREG_PICU15_INTTYPE4
#define DB_4__0__MASK 0x10u
#define DB_4__0__PC CYREG_IO_PC_PRT15_PC4
#define DB_4__0__PORT 15u
#define DB_4__0__SHIFT 4u
#define DB_4__AG CYREG_PRT15_AG
#define DB_4__AMUX CYREG_PRT15_AMUX
#define DB_4__BIE CYREG_PRT15_BIE
#define DB_4__BIT_MASK CYREG_PRT15_BIT_MASK
#define DB_4__BYP CYREG_PRT15_BYP
#define DB_4__CTL CYREG_PRT15_CTL
#define DB_4__DM0 CYREG_PRT15_DM0
#define DB_4__DM1 CYREG_PRT15_DM1
#define DB_4__DM2 CYREG_PRT15_DM2
#define DB_4__DR CYREG_PRT15_DR
#define DB_4__INP_DIS CYREG_PRT15_INP_DIS
#define DB_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DB_4__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DB_4__LCD_EN CYREG_PRT15_LCD_EN
#define DB_4__MASK 0x10u
#define DB_4__PORT 15u
#define DB_4__PRT CYREG_PRT15_PRT
#define DB_4__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DB_4__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DB_4__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DB_4__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DB_4__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DB_4__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DB_4__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DB_4__PS CYREG_PRT15_PS
#define DB_4__SHIFT 4u
#define DB_4__SLW CYREG_PRT15_SLW

/* DB_5 */
#define DB_5__0__INTTYPE CYREG_PICU15_INTTYPE5
#define DB_5__0__MASK 0x20u
#define DB_5__0__PC CYREG_IO_PC_PRT15_PC5
#define DB_5__0__PORT 15u
#define DB_5__0__SHIFT 5u
#define DB_5__AG CYREG_PRT15_AG
#define DB_5__AMUX CYREG_PRT15_AMUX
#define DB_5__BIE CYREG_PRT15_BIE
#define DB_5__BIT_MASK CYREG_PRT15_BIT_MASK
#define DB_5__BYP CYREG_PRT15_BYP
#define DB_5__CTL CYREG_PRT15_CTL
#define DB_5__DM0 CYREG_PRT15_DM0
#define DB_5__DM1 CYREG_PRT15_DM1
#define DB_5__DM2 CYREG_PRT15_DM2
#define DB_5__DR CYREG_PRT15_DR
#define DB_5__INP_DIS CYREG_PRT15_INP_DIS
#define DB_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DB_5__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DB_5__LCD_EN CYREG_PRT15_LCD_EN
#define DB_5__MASK 0x20u
#define DB_5__PORT 15u
#define DB_5__PRT CYREG_PRT15_PRT
#define DB_5__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DB_5__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DB_5__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DB_5__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DB_5__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DB_5__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DB_5__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DB_5__PS CYREG_PRT15_PS
#define DB_5__SHIFT 5u
#define DB_5__SLW CYREG_PRT15_SLW

/* DB_6 */
#define DB_6__0__INTTYPE CYREG_PICU2_INTTYPE0
#define DB_6__0__MASK 0x01u
#define DB_6__0__PC CYREG_PRT2_PC0
#define DB_6__0__PORT 2u
#define DB_6__0__SHIFT 0u
#define DB_6__AG CYREG_PRT2_AG
#define DB_6__AMUX CYREG_PRT2_AMUX
#define DB_6__BIE CYREG_PRT2_BIE
#define DB_6__BIT_MASK CYREG_PRT2_BIT_MASK
#define DB_6__BYP CYREG_PRT2_BYP
#define DB_6__CTL CYREG_PRT2_CTL
#define DB_6__DM0 CYREG_PRT2_DM0
#define DB_6__DM1 CYREG_PRT2_DM1
#define DB_6__DM2 CYREG_PRT2_DM2
#define DB_6__DR CYREG_PRT2_DR
#define DB_6__INP_DIS CYREG_PRT2_INP_DIS
#define DB_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DB_6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DB_6__LCD_EN CYREG_PRT2_LCD_EN
#define DB_6__MASK 0x01u
#define DB_6__PORT 2u
#define DB_6__PRT CYREG_PRT2_PRT
#define DB_6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DB_6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DB_6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DB_6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DB_6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DB_6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DB_6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DB_6__PS CYREG_PRT2_PS
#define DB_6__SHIFT 0u
#define DB_6__SLW CYREG_PRT2_SLW

/* DB_7 */
#define DB_7__0__INTTYPE CYREG_PICU2_INTTYPE1
#define DB_7__0__MASK 0x02u
#define DB_7__0__PC CYREG_PRT2_PC1
#define DB_7__0__PORT 2u
#define DB_7__0__SHIFT 1u
#define DB_7__AG CYREG_PRT2_AG
#define DB_7__AMUX CYREG_PRT2_AMUX
#define DB_7__BIE CYREG_PRT2_BIE
#define DB_7__BIT_MASK CYREG_PRT2_BIT_MASK
#define DB_7__BYP CYREG_PRT2_BYP
#define DB_7__CTL CYREG_PRT2_CTL
#define DB_7__DM0 CYREG_PRT2_DM0
#define DB_7__DM1 CYREG_PRT2_DM1
#define DB_7__DM2 CYREG_PRT2_DM2
#define DB_7__DR CYREG_PRT2_DR
#define DB_7__INP_DIS CYREG_PRT2_INP_DIS
#define DB_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DB_7__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DB_7__LCD_EN CYREG_PRT2_LCD_EN
#define DB_7__MASK 0x02u
#define DB_7__PORT 2u
#define DB_7__PRT CYREG_PRT2_PRT
#define DB_7__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DB_7__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DB_7__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DB_7__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DB_7__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DB_7__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DB_7__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DB_7__PS CYREG_PRT2_PS
#define DB_7__SHIFT 1u
#define DB_7__SLW CYREG_PRT2_SLW

/* DOOR */
#define DOOR__0__INTTYPE CYREG_PICU15_INTTYPE0
#define DOOR__0__MASK 0x01u
#define DOOR__0__PC CYREG_IO_PC_PRT15_PC0
#define DOOR__0__PORT 15u
#define DOOR__0__SHIFT 0u
#define DOOR__AG CYREG_PRT15_AG
#define DOOR__AMUX CYREG_PRT15_AMUX
#define DOOR__BIE CYREG_PRT15_BIE
#define DOOR__BIT_MASK CYREG_PRT15_BIT_MASK
#define DOOR__BYP CYREG_PRT15_BYP
#define DOOR__CTL CYREG_PRT15_CTL
#define DOOR__DM0 CYREG_PRT15_DM0
#define DOOR__DM1 CYREG_PRT15_DM1
#define DOOR__DM2 CYREG_PRT15_DM2
#define DOOR__DR CYREG_PRT15_DR
#define DOOR__INP_DIS CYREG_PRT15_INP_DIS
#define DOOR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DOOR__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DOOR__LCD_EN CYREG_PRT15_LCD_EN
#define DOOR__MASK 0x01u
#define DOOR__PORT 15u
#define DOOR__PRT CYREG_PRT15_PRT
#define DOOR__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DOOR__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DOOR__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DOOR__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DOOR__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DOOR__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DOOR__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DOOR__PS CYREG_PRT15_PS
#define DOOR__SHIFT 0u
#define DOOR__SLW CYREG_PRT15_SLW

/* DOWN */
#define DOWN__0__INTTYPE CYREG_PICU15_INTTYPE2
#define DOWN__0__MASK 0x04u
#define DOWN__0__PC CYREG_IO_PC_PRT15_PC2
#define DOWN__0__PORT 15u
#define DOWN__0__SHIFT 2u
#define DOWN__AG CYREG_PRT15_AG
#define DOWN__AMUX CYREG_PRT15_AMUX
#define DOWN__BIE CYREG_PRT15_BIE
#define DOWN__BIT_MASK CYREG_PRT15_BIT_MASK
#define DOWN__BYP CYREG_PRT15_BYP
#define DOWN__CTL CYREG_PRT15_CTL
#define DOWN__DM0 CYREG_PRT15_DM0
#define DOWN__DM1 CYREG_PRT15_DM1
#define DOWN__DM2 CYREG_PRT15_DM2
#define DOWN__DR CYREG_PRT15_DR
#define DOWN__INP_DIS CYREG_PRT15_INP_DIS
#define DOWN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DOWN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DOWN__LCD_EN CYREG_PRT15_LCD_EN
#define DOWN__MASK 0x04u
#define DOWN__PORT 15u
#define DOWN__PRT CYREG_PRT15_PRT
#define DOWN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DOWN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DOWN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DOWN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DOWN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DOWN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DOWN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DOWN__PS CYREG_PRT15_PS
#define DOWN__SHIFT 2u
#define DOWN__SLW CYREG_PRT15_SLW

/* LCD1 */
#define LCD1__0__INTTYPE CYREG_PICU5_INTTYPE5
#define LCD1__0__MASK 0x20u
#define LCD1__0__PC CYREG_PRT5_PC5
#define LCD1__0__PORT 5u
#define LCD1__0__SHIFT 5u
#define LCD1__AG CYREG_PRT5_AG
#define LCD1__AMUX CYREG_PRT5_AMUX
#define LCD1__BIE CYREG_PRT5_BIE
#define LCD1__BIT_MASK CYREG_PRT5_BIT_MASK
#define LCD1__BYP CYREG_PRT5_BYP
#define LCD1__CTL CYREG_PRT5_CTL
#define LCD1__DM0 CYREG_PRT5_DM0
#define LCD1__DM1 CYREG_PRT5_DM1
#define LCD1__DM2 CYREG_PRT5_DM2
#define LCD1__DR CYREG_PRT5_DR
#define LCD1__INP_DIS CYREG_PRT5_INP_DIS
#define LCD1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LCD1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LCD1__LCD_EN CYREG_PRT5_LCD_EN
#define LCD1__MASK 0x20u
#define LCD1__PORT 5u
#define LCD1__PRT CYREG_PRT5_PRT
#define LCD1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LCD1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LCD1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LCD1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LCD1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LCD1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LCD1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LCD1__PS CYREG_PRT5_PS
#define LCD1__SHIFT 5u
#define LCD1__SLW CYREG_PRT5_SLW

/* LCD2 */
#define LCD2__0__INTTYPE CYREG_PICU5_INTTYPE4
#define LCD2__0__MASK 0x10u
#define LCD2__0__PC CYREG_PRT5_PC4
#define LCD2__0__PORT 5u
#define LCD2__0__SHIFT 4u
#define LCD2__AG CYREG_PRT5_AG
#define LCD2__AMUX CYREG_PRT5_AMUX
#define LCD2__BIE CYREG_PRT5_BIE
#define LCD2__BIT_MASK CYREG_PRT5_BIT_MASK
#define LCD2__BYP CYREG_PRT5_BYP
#define LCD2__CTL CYREG_PRT5_CTL
#define LCD2__DM0 CYREG_PRT5_DM0
#define LCD2__DM1 CYREG_PRT5_DM1
#define LCD2__DM2 CYREG_PRT5_DM2
#define LCD2__DR CYREG_PRT5_DR
#define LCD2__INP_DIS CYREG_PRT5_INP_DIS
#define LCD2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LCD2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LCD2__LCD_EN CYREG_PRT5_LCD_EN
#define LCD2__MASK 0x10u
#define LCD2__PORT 5u
#define LCD2__PRT CYREG_PRT5_PRT
#define LCD2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LCD2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LCD2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LCD2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LCD2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LCD2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LCD2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LCD2__PS CYREG_PRT5_PS
#define LCD2__SHIFT 4u
#define LCD2__SLW CYREG_PRT5_SLW

/* LCD3 */
#define LCD3__0__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD3__0__MASK 0x20u
#define LCD3__0__PC CYREG_PRT2_PC5
#define LCD3__0__PORT 2u
#define LCD3__0__SHIFT 5u
#define LCD3__AG CYREG_PRT2_AG
#define LCD3__AMUX CYREG_PRT2_AMUX
#define LCD3__BIE CYREG_PRT2_BIE
#define LCD3__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD3__BYP CYREG_PRT2_BYP
#define LCD3__CTL CYREG_PRT2_CTL
#define LCD3__DM0 CYREG_PRT2_DM0
#define LCD3__DM1 CYREG_PRT2_DM1
#define LCD3__DM2 CYREG_PRT2_DM2
#define LCD3__DR CYREG_PRT2_DR
#define LCD3__INP_DIS CYREG_PRT2_INP_DIS
#define LCD3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD3__LCD_EN CYREG_PRT2_LCD_EN
#define LCD3__MASK 0x20u
#define LCD3__PORT 2u
#define LCD3__PRT CYREG_PRT2_PRT
#define LCD3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD3__PS CYREG_PRT2_PS
#define LCD3__SHIFT 5u
#define LCD3__SLW CYREG_PRT2_SLW

/* LEFT */
#define LEFT__0__INTTYPE CYREG_PICU12_INTTYPE0
#define LEFT__0__MASK 0x01u
#define LEFT__0__PC CYREG_PRT12_PC0
#define LEFT__0__PORT 12u
#define LEFT__0__SHIFT 0u
#define LEFT__AG CYREG_PRT12_AG
#define LEFT__BIE CYREG_PRT12_BIE
#define LEFT__BIT_MASK CYREG_PRT12_BIT_MASK
#define LEFT__BYP CYREG_PRT12_BYP
#define LEFT__DM0 CYREG_PRT12_DM0
#define LEFT__DM1 CYREG_PRT12_DM1
#define LEFT__DM2 CYREG_PRT12_DM2
#define LEFT__DR CYREG_PRT12_DR
#define LEFT__INP_DIS CYREG_PRT12_INP_DIS
#define LEFT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LEFT__MASK 0x01u
#define LEFT__PORT 12u
#define LEFT__PRT CYREG_PRT12_PRT
#define LEFT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LEFT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LEFT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LEFT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LEFT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LEFT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LEFT__PS CYREG_PRT12_PS
#define LEFT__SHIFT 0u
#define LEFT__SIO_CFG CYREG_PRT12_SIO_CFG
#define LEFT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LEFT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LEFT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LEFT__SLW CYREG_PRT12_SLW

/* LM35 */
#define LM35__0__INTTYPE CYREG_PICU0_INTTYPE2
#define LM35__0__MASK 0x04u
#define LM35__0__PC CYREG_PRT0_PC2
#define LM35__0__PORT 0u
#define LM35__0__SHIFT 2u
#define LM35__AG CYREG_PRT0_AG
#define LM35__AMUX CYREG_PRT0_AMUX
#define LM35__BIE CYREG_PRT0_BIE
#define LM35__BIT_MASK CYREG_PRT0_BIT_MASK
#define LM35__BYP CYREG_PRT0_BYP
#define LM35__CTL CYREG_PRT0_CTL
#define LM35__DM0 CYREG_PRT0_DM0
#define LM35__DM1 CYREG_PRT0_DM1
#define LM35__DM2 CYREG_PRT0_DM2
#define LM35__DR CYREG_PRT0_DR
#define LM35__INP_DIS CYREG_PRT0_INP_DIS
#define LM35__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LM35__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LM35__LCD_EN CYREG_PRT0_LCD_EN
#define LM35__MASK 0x04u
#define LM35__PORT 0u
#define LM35__PRT CYREG_PRT0_PRT
#define LM35__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LM35__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LM35__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LM35__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LM35__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LM35__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LM35__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LM35__PS CYREG_PRT0_PS
#define LM35__SHIFT 2u
#define LM35__SLW CYREG_PRT0_SLW

/* Rx_2 */
#define Rx_2__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_2__0__MASK 0x40u
#define Rx_2__0__PC CYREG_PRT12_PC6
#define Rx_2__0__PORT 12u
#define Rx_2__0__SHIFT 6u
#define Rx_2__AG CYREG_PRT12_AG
#define Rx_2__BIE CYREG_PRT12_BIE
#define Rx_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_2__BYP CYREG_PRT12_BYP
#define Rx_2__DM0 CYREG_PRT12_DM0
#define Rx_2__DM1 CYREG_PRT12_DM1
#define Rx_2__DM2 CYREG_PRT12_DM2
#define Rx_2__DR CYREG_PRT12_DR
#define Rx_2__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_2__MASK 0x40u
#define Rx_2__PORT 12u
#define Rx_2__PRT CYREG_PRT12_PRT
#define Rx_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_2__PS CYREG_PRT12_PS
#define Rx_2__SHIFT 6u
#define Rx_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_2__SLW CYREG_PRT12_SLW

/* Tneg */
#define Tneg__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Tneg__0__MASK 0x20u
#define Tneg__0__PC CYREG_PRT0_PC5
#define Tneg__0__PORT 0u
#define Tneg__0__SHIFT 5u
#define Tneg__AG CYREG_PRT0_AG
#define Tneg__AMUX CYREG_PRT0_AMUX
#define Tneg__BIE CYREG_PRT0_BIE
#define Tneg__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tneg__BYP CYREG_PRT0_BYP
#define Tneg__CTL CYREG_PRT0_CTL
#define Tneg__DM0 CYREG_PRT0_DM0
#define Tneg__DM1 CYREG_PRT0_DM1
#define Tneg__DM2 CYREG_PRT0_DM2
#define Tneg__DR CYREG_PRT0_DR
#define Tneg__INP_DIS CYREG_PRT0_INP_DIS
#define Tneg__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Tneg__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tneg__LCD_EN CYREG_PRT0_LCD_EN
#define Tneg__MASK 0x20u
#define Tneg__PORT 0u
#define Tneg__PRT CYREG_PRT0_PRT
#define Tneg__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tneg__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tneg__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tneg__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tneg__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tneg__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tneg__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tneg__PS CYREG_PRT0_PS
#define Tneg__SHIFT 5u
#define Tneg__SLW CYREG_PRT0_SLW

/* Tpos */
#define Tpos__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Tpos__0__MASK 0x10u
#define Tpos__0__PC CYREG_PRT0_PC4
#define Tpos__0__PORT 0u
#define Tpos__0__SHIFT 4u
#define Tpos__AG CYREG_PRT0_AG
#define Tpos__AMUX CYREG_PRT0_AMUX
#define Tpos__BIE CYREG_PRT0_BIE
#define Tpos__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tpos__BYP CYREG_PRT0_BYP
#define Tpos__CTL CYREG_PRT0_CTL
#define Tpos__DM0 CYREG_PRT0_DM0
#define Tpos__DM1 CYREG_PRT0_DM1
#define Tpos__DM2 CYREG_PRT0_DM2
#define Tpos__DR CYREG_PRT0_DR
#define Tpos__INP_DIS CYREG_PRT0_INP_DIS
#define Tpos__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Tpos__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tpos__LCD_EN CYREG_PRT0_LCD_EN
#define Tpos__MASK 0x10u
#define Tpos__PORT 0u
#define Tpos__PRT CYREG_PRT0_PRT
#define Tpos__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tpos__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tpos__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tpos__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tpos__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tpos__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tpos__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tpos__PS CYREG_PRT0_PS
#define Tpos__SHIFT 4u
#define Tpos__SLW CYREG_PRT0_SLW

/* Tx_2 */
#define Tx_2__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_2__0__MASK 0x80u
#define Tx_2__0__PC CYREG_PRT12_PC7
#define Tx_2__0__PORT 12u
#define Tx_2__0__SHIFT 7u
#define Tx_2__AG CYREG_PRT12_AG
#define Tx_2__BIE CYREG_PRT12_BIE
#define Tx_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_2__BYP CYREG_PRT12_BYP
#define Tx_2__DM0 CYREG_PRT12_DM0
#define Tx_2__DM1 CYREG_PRT12_DM1
#define Tx_2__DM2 CYREG_PRT12_DM2
#define Tx_2__DR CYREG_PRT12_DR
#define Tx_2__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_2__MASK 0x80u
#define Tx_2__PORT 12u
#define Tx_2__PRT CYREG_PRT12_PRT
#define Tx_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_2__PS CYREG_PRT12_PS
#define Tx_2__SHIFT 7u
#define Tx_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_2__SLW CYREG_PRT12_SLW

/* RESET */
#define RESET__0__INTTYPE CYREG_PICU2_INTTYPE4
#define RESET__0__MASK 0x10u
#define RESET__0__PC CYREG_PRT2_PC4
#define RESET__0__PORT 2u
#define RESET__0__SHIFT 4u
#define RESET__AG CYREG_PRT2_AG
#define RESET__AMUX CYREG_PRT2_AMUX
#define RESET__BIE CYREG_PRT2_BIE
#define RESET__BIT_MASK CYREG_PRT2_BIT_MASK
#define RESET__BYP CYREG_PRT2_BYP
#define RESET__CTL CYREG_PRT2_CTL
#define RESET__DM0 CYREG_PRT2_DM0
#define RESET__DM1 CYREG_PRT2_DM1
#define RESET__DM2 CYREG_PRT2_DM2
#define RESET__DR CYREG_PRT2_DR
#define RESET__INP_DIS CYREG_PRT2_INP_DIS
#define RESET__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RESET__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RESET__LCD_EN CYREG_PRT2_LCD_EN
#define RESET__MASK 0x10u
#define RESET__PORT 2u
#define RESET__PRT CYREG_PRT2_PRT
#define RESET__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RESET__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RESET__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RESET__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RESET__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RESET__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RESET__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RESET__PS CYREG_PRT2_PS
#define RESET__SHIFT 4u
#define RESET__SLW CYREG_PRT2_SLW

/* RIGHT */
#define RIGHT__0__INTTYPE CYREG_PICU12_INTTYPE1
#define RIGHT__0__MASK 0x02u
#define RIGHT__0__PC CYREG_PRT12_PC1
#define RIGHT__0__PORT 12u
#define RIGHT__0__SHIFT 1u
#define RIGHT__AG CYREG_PRT12_AG
#define RIGHT__BIE CYREG_PRT12_BIE
#define RIGHT__BIT_MASK CYREG_PRT12_BIT_MASK
#define RIGHT__BYP CYREG_PRT12_BYP
#define RIGHT__DM0 CYREG_PRT12_DM0
#define RIGHT__DM1 CYREG_PRT12_DM1
#define RIGHT__DM2 CYREG_PRT12_DM2
#define RIGHT__DR CYREG_PRT12_DR
#define RIGHT__INP_DIS CYREG_PRT12_INP_DIS
#define RIGHT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RIGHT__MASK 0x02u
#define RIGHT__PORT 12u
#define RIGHT__PRT CYREG_PRT12_PRT
#define RIGHT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RIGHT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RIGHT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RIGHT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RIGHT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RIGHT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RIGHT__PS CYREG_PRT12_PS
#define RIGHT__SHIFT 1u
#define RIGHT__SIO_CFG CYREG_PRT12_SIO_CFG
#define RIGHT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RIGHT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RIGHT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RIGHT__SLW CYREG_PRT12_SLW

/* Reloj */
#define Reloj__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Reloj__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Reloj__INTC_MASK 0x02u
#define Reloj__INTC_NUMBER 1u
#define Reloj__INTC_PRIOR_NUM 7u
#define Reloj__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Reloj__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Reloj__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer */
#define Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_TimerHW__PM_ACT_MSK 0x01u
#define Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_TimerHW__PM_STBY_MSK 0x01u
#define Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* VENT1 */
#define VENT1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define VENT1__0__MASK 0x10u
#define VENT1__0__PC CYREG_PRT1_PC4
#define VENT1__0__PORT 1u
#define VENT1__0__SHIFT 4u
#define VENT1__AG CYREG_PRT1_AG
#define VENT1__AMUX CYREG_PRT1_AMUX
#define VENT1__BIE CYREG_PRT1_BIE
#define VENT1__BIT_MASK CYREG_PRT1_BIT_MASK
#define VENT1__BYP CYREG_PRT1_BYP
#define VENT1__CTL CYREG_PRT1_CTL
#define VENT1__DM0 CYREG_PRT1_DM0
#define VENT1__DM1 CYREG_PRT1_DM1
#define VENT1__DM2 CYREG_PRT1_DM2
#define VENT1__DR CYREG_PRT1_DR
#define VENT1__INP_DIS CYREG_PRT1_INP_DIS
#define VENT1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define VENT1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define VENT1__LCD_EN CYREG_PRT1_LCD_EN
#define VENT1__MASK 0x10u
#define VENT1__PORT 1u
#define VENT1__PRT CYREG_PRT1_PRT
#define VENT1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define VENT1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define VENT1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define VENT1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define VENT1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define VENT1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define VENT1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define VENT1__PS CYREG_PRT1_PS
#define VENT1__SHIFT 4u
#define VENT1__SLW CYREG_PRT1_SLW

/* VENT2 */
#define VENT2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define VENT2__0__MASK 0x20u
#define VENT2__0__PC CYREG_PRT1_PC5
#define VENT2__0__PORT 1u
#define VENT2__0__SHIFT 5u
#define VENT2__AG CYREG_PRT1_AG
#define VENT2__AMUX CYREG_PRT1_AMUX
#define VENT2__BIE CYREG_PRT1_BIE
#define VENT2__BIT_MASK CYREG_PRT1_BIT_MASK
#define VENT2__BYP CYREG_PRT1_BYP
#define VENT2__CTL CYREG_PRT1_CTL
#define VENT2__DM0 CYREG_PRT1_DM0
#define VENT2__DM1 CYREG_PRT1_DM1
#define VENT2__DM2 CYREG_PRT1_DM2
#define VENT2__DR CYREG_PRT1_DR
#define VENT2__INP_DIS CYREG_PRT1_INP_DIS
#define VENT2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define VENT2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define VENT2__LCD_EN CYREG_PRT1_LCD_EN
#define VENT2__MASK 0x20u
#define VENT2__PORT 1u
#define VENT2__PRT CYREG_PRT1_PRT
#define VENT2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define VENT2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define VENT2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define VENT2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define VENT2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define VENT2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define VENT2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define VENT2__PS CYREG_PRT1_PS
#define VENT2__SHIFT 5u
#define VENT2__SLW CYREG_PRT1_SLW

/* BUZZER */
#define BUZZER__0__INTTYPE CYREG_PICU5_INTTYPE6
#define BUZZER__0__MASK 0x40u
#define BUZZER__0__PC CYREG_PRT5_PC6
#define BUZZER__0__PORT 5u
#define BUZZER__0__SHIFT 6u
#define BUZZER__AG CYREG_PRT5_AG
#define BUZZER__AMUX CYREG_PRT5_AMUX
#define BUZZER__BIE CYREG_PRT5_BIE
#define BUZZER__BIT_MASK CYREG_PRT5_BIT_MASK
#define BUZZER__BYP CYREG_PRT5_BYP
#define BUZZER__CTL CYREG_PRT5_CTL
#define BUZZER__DM0 CYREG_PRT5_DM0
#define BUZZER__DM1 CYREG_PRT5_DM1
#define BUZZER__DM2 CYREG_PRT5_DM2
#define BUZZER__DR CYREG_PRT5_DR
#define BUZZER__INP_DIS CYREG_PRT5_INP_DIS
#define BUZZER__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define BUZZER__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BUZZER__LCD_EN CYREG_PRT5_LCD_EN
#define BUZZER__MASK 0x40u
#define BUZZER__PORT 5u
#define BUZZER__PRT CYREG_PRT5_PRT
#define BUZZER__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BUZZER__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BUZZER__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BUZZER__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BUZZER__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BUZZER__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BUZZER__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BUZZER__PS CYREG_PRT5_PS
#define BUZZER__SHIFT 6u
#define BUZZER__SLW CYREG_PRT5_SLW

/* ENABLE */
#define ENABLE__0__INTTYPE CYREG_PICU4_INTTYPE7
#define ENABLE__0__MASK 0x80u
#define ENABLE__0__PC CYREG_PRT4_PC7
#define ENABLE__0__PORT 4u
#define ENABLE__0__SHIFT 7u
#define ENABLE__AG CYREG_PRT4_AG
#define ENABLE__AMUX CYREG_PRT4_AMUX
#define ENABLE__BIE CYREG_PRT4_BIE
#define ENABLE__BIT_MASK CYREG_PRT4_BIT_MASK
#define ENABLE__BYP CYREG_PRT4_BYP
#define ENABLE__CTL CYREG_PRT4_CTL
#define ENABLE__DM0 CYREG_PRT4_DM0
#define ENABLE__DM1 CYREG_PRT4_DM1
#define ENABLE__DM2 CYREG_PRT4_DM2
#define ENABLE__DR CYREG_PRT4_DR
#define ENABLE__INP_DIS CYREG_PRT4_INP_DIS
#define ENABLE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define ENABLE__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define ENABLE__LCD_EN CYREG_PRT4_LCD_EN
#define ENABLE__MASK 0x80u
#define ENABLE__PORT 4u
#define ENABLE__PRT CYREG_PRT4_PRT
#define ENABLE__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define ENABLE__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define ENABLE__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define ENABLE__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define ENABLE__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define ENABLE__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define ENABLE__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define ENABLE__PS CYREG_PRT4_PS
#define ENABLE__SHIFT 7u
#define ENABLE__SLW CYREG_PRT4_SLW

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB11_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB09_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB09_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB09_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB09_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB09_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB09_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "MuflaGLCD"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
