# do Lab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:48:53 on Feb 16,2023
# vcom -work work Ver2.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity Krets_12
# -- Compiling architecture structure of Krets_12
# End time: 19:48:53 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:48:53 on Feb 16,2023
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Krets_12_vhd_vec_tst
# -- Compiling architecture Krets_12_arch of Krets_12_vhd_vec_tst
# End time: 19:48:54 on Feb 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -sdfmax "Krets_12_vhd_vec_tst/i1=Ver2_vhd.sdo" -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Krets_12_vhd_vec_tst 
# Start time: 19:48:54 on Feb 16,2023
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.krets_12_vhd_vec_tst(krets_12_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.krets_12(structure)#1
# Loading work.hard_block(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)#2
# Loading cycloneive.cycloneive_io_ibuf(arch)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#4
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#5
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#6
# Loading instances from Ver2_vhd.sdo
# Loading timing data from Ver2_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /krets_12_vhd_vec_tst File: Waveform1.vwf.vht
# after#34
# End time: 19:48:54 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
