// Seed: 140628152
module module_0;
  wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1,
    output tri0 id_2
);
  wire id_4;
  supply0 id_5;
  supply1 id_6 = 1;
  module_0 modCall_1 ();
  id_7(
      .id_0(),
      .id_1(1),
      .id_2(id_1 & 1),
      .id_3(id_4),
      .id_4(1 && id_5 && id_6),
      .id_5(id_5),
      .id_6(id_5),
      .id_7(id_6),
      .id_8(1),
      .id_9(id_0),
      .id_10(),
      .id_11(""),
      .id_12(1),
      .id_13(1),
      .id_14(),
      .id_15((id_1))
  );
  supply1 id_8 = 1;
  wire id_9;
  wire id_10;
endmodule
