[2025-09-18 03:16:50] START suite=qualcomm_srv trace=srv181_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv181_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2641672 heartbeat IPC: 3.785 cumulative IPC: 3.785 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5043470 heartbeat IPC: 4.164 cumulative IPC: 3.966 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5043470 cumulative IPC: 3.966 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5043470 cumulative IPC: 3.966 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13849845 heartbeat IPC: 1.136 cumulative IPC: 1.136 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22449846 heartbeat IPC: 1.163 cumulative IPC: 1.149 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 30861863 heartbeat IPC: 1.189 cumulative IPC: 1.162 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 39363566 heartbeat IPC: 1.176 cumulative IPC: 1.165 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 47975895 heartbeat IPC: 1.161 cumulative IPC: 1.165 (Simulation time: 00 hr 06 min 57 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv181_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000007 cycles: 56582103 heartbeat IPC: 1.162 cumulative IPC: 1.164 (Simulation time: 00 hr 08 min 05 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 65155568 heartbeat IPC: 1.166 cumulative IPC: 1.164 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 73722641 heartbeat IPC: 1.167 cumulative IPC: 1.165 (Simulation time: 00 hr 10 min 25 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 82460388 heartbeat IPC: 1.144 cumulative IPC: 1.163 (Simulation time: 00 hr 11 min 32 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 86019675 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 39 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 86019675 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv181_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.163 instructions: 100000002 cycles: 86019675
CPU 0 Branch Prediction Accuracy: 91.55% MPKI: 14.9 Average ROB Occupancy at Mispredict: 27.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2861
BRANCH_INDIRECT: 0.4193
BRANCH_CONDITIONAL: 12.51
BRANCH_DIRECT_CALL: 0.7205
BRANCH_INDIRECT_CALL: 0.5106
BRANCH_RETURN: 0.4604


====Backend Stall Breakdown====
ROB_STALL: 156150
LQ_STALL: 0
SQ_STALL: 614436


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 139.7027
REPLAY_LOAD: 85.911766
NON_REPLAY_LOAD: 14.891339

== Total ==
ADDR_TRANS: 15507
REPLAY_LOAD: 11684
NON_REPLAY_LOAD: 128959

== Counts ==
ADDR_TRANS: 111
REPLAY_LOAD: 136
NON_REPLAY_LOAD: 8660

cpu0->cpu0_STLB TOTAL        ACCESS:    1754376 HIT:    1748714 MISS:       5662 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1754376 HIT:    1748714 MISS:       5662 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 206.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8017432 HIT:    6798140 MISS:    1219292 MSHR_MERGE:      88183
cpu0->cpu0_L2C LOAD         ACCESS:    6216076 HIT:    5300374 MISS:     915702 MSHR_MERGE:      16275
cpu0->cpu0_L2C RFO          ACCESS:     542736 HIT:     391686 MISS:     151050 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     324728 HIT:     196137 MISS:     128591 MSHR_MERGE:      71908
cpu0->cpu0_L2C WRITE        ACCESS:     923650 HIT:     908704 MISS:      14946 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10242 HIT:       1239 MISS:       9003 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     382162 ISSUED:     207387 USEFUL:      14242 USELESS:       9217
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14474998 HIT:    8106870 MISS:    6368128 MSHR_MERGE:    1535078
cpu0->cpu0_L1I LOAD         ACCESS:   14474998 HIT:    8106870 MISS:    6368128 MSHR_MERGE:    1535078
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.15 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30494491 HIT:   26943291 MISS:    3551200 MSHR_MERGE:    1470734
cpu0->cpu0_L1D LOAD         ACCESS:   16896258 HIT:   15164201 MISS:    1732057 MSHR_MERGE:     349016
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     560938 HIT:     339303 MISS:     221635 MSHR_MERGE:      77203
cpu0->cpu0_L1D WRITE        ACCESS:   13025560 HIT:   11438311 MISS:    1587249 MSHR_MERGE:    1044498
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11735 HIT:       1476 MISS:      10259 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:     826909 ISSUED:     560932 USEFUL:      25529 USELESS:      42703
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12103171 HIT:   10374747 MISS:    1728424 MSHR_MERGE:     873558
cpu0->cpu0_ITLB LOAD         ACCESS:   12103171 HIT:   10374747 MISS:    1728424 MSHR_MERGE:     873558
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.153 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28313793 HIT:   27110325 MISS:    1203468 MSHR_MERGE:     303958
cpu0->cpu0_DTLB LOAD         ACCESS:   28313793 HIT:   27110325 MISS:    1203468 MSHR_MERGE:     303958
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.163 cycles
cpu0->LLC TOTAL        ACCESS:    1342131 HIT:    1257107 MISS:      85024 MSHR_MERGE:       2721
cpu0->LLC LOAD         ACCESS:     899417 HIT:     874108 MISS:      25309 MSHR_MERGE:        446
cpu0->LLC RFO          ACCESS:     151050 HIT:     110806 MISS:      40244 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      56681 HIT:      42051 MISS:      14630 MSHR_MERGE:       2275
cpu0->LLC WRITE        ACCESS:     225980 HIT:     225658 MISS:        322 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9003 HIT:       4484 MISS:       4519 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 125.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4387
  ROW_BUFFER_MISS:      77590
  AVG DBUS CONGESTED CYCLE: 3.706
Channel 0 WQ ROW_BUFFER_HIT:       2011
  ROW_BUFFER_MISS:      37033
  FULL:          0
Channel 0 REFRESHES ISSUED:       7168

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       529917       400312        82750         5092
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          441          353          208
  STLB miss resolved @ L2C                0          393          448          427          155
  STLB miss resolved @ LLC                0          198          582         2277          893
  STLB miss resolved @ MEM                0            1          300         2052         2396

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158198        51854      1116931       140746          718
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          296          142           39
  STLB miss resolved @ L2C                0          145          229           85            6
  STLB miss resolved @ LLC                0          176          326          559           93
  STLB miss resolved @ MEM                0            0           86          307          174
[2025-09-18 03:29:29] END   suite=qualcomm_srv trace=srv181_ap (rc=0)
