{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704560230766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704560230774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 11:57:10 2024 " "Processing started: Sat Jan 06 11:57:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704560230774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1704560230774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FSM_proj -c FSM_proj " "Command: quartus_sta FSM_proj -c FSM_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1704560230774 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1704560231042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1704560233045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1704560233045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560233092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560233092 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1704560233759 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FSM_proj.sdc " "Synopsys Design Constraints File file not found: 'FSM_proj.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1704560233921 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560233921 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1704560233946 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1704560233946 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1704560233946 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1704560233946 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704560233946 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560233946 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704560233946 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704560233946 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704560233946 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560233963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560233963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560233963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560233963 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1704560233963 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1704560233988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704560233996 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1704560233996 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1704560234012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704560234236 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704560234236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -57.541 " "Worst-case setup slack is -57.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -57.541           -2074.911 CLOCK_50  " "  -57.541           -2074.911 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.740            -268.291 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -5.740            -268.291 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.794              -7.374 SW\[9\]  " "   -3.794              -7.374 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.859               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.859               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560234236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.312 " "Worst-case hold slack is -0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -0.611 CLOCK_50  " "   -0.312              -0.611 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.319               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    0.322               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 SW\[9\]  " "    1.278               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560234260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.787 " "Worst-case recovery slack is -5.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.787            -185.179 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -5.787            -185.179 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.565             -88.587 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -3.565             -88.587 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.951            -162.564 CLOCK_50  " "   -2.951            -162.564 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560234268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.784 " "Worst-case removal slack is 0.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.784               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 CLOCK_50  " "    0.788               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.729               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    3.729               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560234278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -37.343 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -0.394             -37.343 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 SW\[9\]  " "    0.112               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.829               0.000 CLOCK_50  " "    8.829               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.773               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.773               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560234278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560234278 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560234317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560234317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560234317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560234317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.625 ns " "Worst Case Available Settling Time: 32.625 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560234317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560234317 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704560234317 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704560234321 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704560234366 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704560237067 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560237482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560237482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560237482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560237482 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1704560237482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704560237498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704560237555 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704560237555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.774 " "Worst-case setup slack is -58.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.774           -2057.352 CLOCK_50  " "  -58.774           -2057.352 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.699            -266.719 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -5.699            -266.719 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.008              -7.816 SW\[9\]  " "   -4.008              -7.816 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.942               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.942               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560237564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.545 " "Worst-case hold slack is -0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545              -1.082 CLOCK_50  " "   -0.545              -1.082 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.299               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    0.319               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.427               0.000 SW\[9\]  " "    1.427               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560237588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.827 " "Worst-case recovery slack is -5.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.827            -187.121 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -5.827            -187.121 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.346             -83.086 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -3.346             -83.086 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.589            -142.657 CLOCK_50  " "   -2.589            -142.657 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560237596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.390 " "Worst-case removal slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 CLOCK_50  " "    0.390               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.533               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.819               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    3.819               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560237604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -37.021 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -0.394             -37.021 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 SW\[9\]  " "    0.094               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 CLOCK_50  " "    8.781               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.754               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.754               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560237604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560237604 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560237637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560237637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560237637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560237637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.885 ns " "Worst Case Available Settling Time: 32.885 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560237637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560237637 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704560237637 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1704560237645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704560237836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704560240638 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560241040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560241040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560241040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560241040 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1704560241040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704560241055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704560241071 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704560241071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.697 " "Worst-case setup slack is -23.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.697            -853.266 CLOCK_50  " "  -23.697            -853.266 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.098            -139.463 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -3.098            -139.463 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589              -3.090 SW\[9\]  " "   -1.589              -3.090 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.973               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.973               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560241071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    0.116               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 CLOCK_50  " "    0.129               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.189               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 SW\[9\]  " "    0.440               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560241103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.207 " "Worst-case recovery slack is -3.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.207            -101.689 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -3.207            -101.689 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.394             -59.696 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -2.394             -59.696 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.187            -122.441 CLOCK_50  " "   -2.187            -122.441 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560241121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.378 " "Worst-case removal slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 CLOCK_50  " "    0.378               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.504               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    1.996               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560241129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.145 " "Worst-case minimum pulse width slack is -0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -0.710 SW\[9\]  " "   -0.145              -0.710 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    0.019               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.815               0.000 CLOCK_50  " "    8.815               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.891               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560241137 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560241161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560241161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560241161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560241161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.956 ns " "Worst Case Available Settling Time: 34.956 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560241161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560241161 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704560241161 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704560241177 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560241540 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560241540 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560241540 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704560241540 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1704560241540 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704560241556 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704560241580 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704560241580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.872 " "Worst-case setup slack is -20.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.872            -713.526 CLOCK_50  " "  -20.872            -713.526 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.925            -129.217 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -2.925            -129.217 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545              -3.003 SW\[9\]  " "   -1.545              -3.003 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.245               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   37.245               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560241580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.005 " "Worst-case hold slack is -0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.016 CLOCK_50  " "   -0.005              -0.016 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    0.099               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.171               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 SW\[9\]  " "    0.499               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560241613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.043 " "Worst-case recovery slack is -3.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.043             -96.917 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -3.043             -96.917 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.177             -54.272 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -2.177             -54.272 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820            -102.826 CLOCK_50  " "   -1.820            -102.826 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560241621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.104 " "Worst-case removal slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 CLOCK_50  " "    0.104               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.323               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.958               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    1.958               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560241638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.145 " "Worst-case minimum pulse width slack is -0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -0.764 SW\[9\]  " "   -0.145              -0.764 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    0.047               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.808               0.000 CLOCK_50  " "    8.808               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704560241638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704560241638 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560241679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560241679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560241679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560241679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.472 ns " "Worst Case Available Settling Time: 35.472 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560241679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704560241679 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704560241679 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704560243680 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704560243680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5447 " "Peak virtual memory: 5447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704560243814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 11:57:23 2024 " "Processing ended: Sat Jan 06 11:57:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704560243814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704560243814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704560243814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704560243814 ""}
