{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608788198327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608788198330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 14:36:38 2020 " "Processing started: Thu Dec 24 14:36:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608788198330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608788198330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608788198331 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608788198418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608788199030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608788199030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788199063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788199063 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608788199551 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788199551 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll:U0\|out_clk clk_dll:U0\|out_clk " "create_clock -period 1.000 -name clk_dll:U0\|out_clk clk_dll:U0\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608788199552 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608788199552 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name single_mips:MIPS\|pc:myPC\|pc\[0\] single_mips:MIPS\|pc:myPC\|pc\[0\] " "create_clock -period 1.000 -name single_mips:MIPS\|pc:myPC\|pc\[0\] single_mips:MIPS\|pc:myPC\|pc\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608788199552 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608788199552 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~13  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~17  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~21  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~25  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~5  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~9  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~10  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~11  from: dataf  to: combout " "Cell: MIPS\|myInstmem\|Mux10~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~12  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~13  from: datab  to: combout " "Cell: MIPS\|myInstmem\|Mux10~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~14  from: datad  to: combout " "Cell: MIPS\|myInstmem\|Mux10~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~18  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~1  from: datad  to: combout " "Cell: MIPS\|myInstmem\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~2  from: datad  to: combout " "Cell: MIPS\|myInstmem\|Mux10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~4  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~7  from: datab  to: combout " "Cell: MIPS\|myInstmem\|Mux10~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~8  from: dataa  to: combout " "Cell: MIPS\|myInstmem\|Mux10~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788199554 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608788199554 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608788199555 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608788199557 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608788199557 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608788199567 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608788199600 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608788199600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.828 " "Worst-case setup slack is -11.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.828            -177.950 clk_dll:U0\|out_clk  " "  -11.828            -177.950 clk_dll:U0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.257             -38.896 single_mips:MIPS\|pc:myPC\|pc\[0\]  " "   -9.257             -38.896 single_mips:MIPS\|pc:myPC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.859             -98.763 clk  " "   -4.859             -98.763 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788199602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.400 " "Worst-case hold slack is -4.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.400             -10.776 single_mips:MIPS\|pc:myPC\|pc\[0\]  " "   -4.400             -10.776 single_mips:MIPS\|pc:myPC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629              -0.629 clk_dll:U0\|out_clk  " "   -0.629              -0.629 clk_dll:U0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 clk  " "    0.468               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788199607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608788199608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608788199613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.224 " "Worst-case minimum pulse width slack is -3.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.224            -227.772 single_mips:MIPS\|pc:myPC\|pc\[0\]  " "   -3.224            -227.772 single_mips:MIPS\|pc:myPC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423             -22.646 clk  " "   -0.423             -22.646 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.510 clk_dll:U0\|out_clk  " "   -0.394              -9.510 clk_dll:U0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788199618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788199618 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608788199627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608788199657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608788200702 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~13  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~17  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~21  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~25  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~5  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~9  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~10  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~11  from: dataf  to: combout " "Cell: MIPS\|myInstmem\|Mux10~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~12  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~13  from: datab  to: combout " "Cell: MIPS\|myInstmem\|Mux10~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~14  from: datad  to: combout " "Cell: MIPS\|myInstmem\|Mux10~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~18  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~1  from: datad  to: combout " "Cell: MIPS\|myInstmem\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~2  from: datad  to: combout " "Cell: MIPS\|myInstmem\|Mux10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~4  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~7  from: datab  to: combout " "Cell: MIPS\|myInstmem\|Mux10~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~8  from: dataa  to: combout " "Cell: MIPS\|myInstmem\|Mux10~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788200770 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608788200770 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608788200772 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608788200782 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608788200782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.944 " "Worst-case setup slack is -11.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.944            -179.776 clk_dll:U0\|out_clk  " "  -11.944            -179.776 clk_dll:U0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.610             -36.317 single_mips:MIPS\|pc:myPC\|pc\[0\]  " "   -8.610             -36.317 single_mips:MIPS\|pc:myPC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.899             -96.071 clk  " "   -4.899             -96.071 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788200783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.440 " "Worst-case hold slack is -4.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.440             -11.493 single_mips:MIPS\|pc:myPC\|pc\[0\]  " "   -4.440             -11.493 single_mips:MIPS\|pc:myPC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544              -0.544 clk_dll:U0\|out_clk  " "   -0.544              -0.544 clk_dll:U0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 clk  " "    0.460               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788200791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608788200795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608788200797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.256 " "Worst-case minimum pulse width slack is -3.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.256            -231.576 single_mips:MIPS\|pc:myPC\|pc\[0\]  " "   -3.256            -231.576 single_mips:MIPS\|pc:myPC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454             -24.538 clk  " "   -0.454             -24.538 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.400 clk_dll:U0\|out_clk  " "   -0.394              -9.400 clk_dll:U0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788200801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788200801 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608788200810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608788200967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608788201878 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~13  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~17  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~21  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~25  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~5  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~9  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~10  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~11  from: dataf  to: combout " "Cell: MIPS\|myInstmem\|Mux10~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~12  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~13  from: datab  to: combout " "Cell: MIPS\|myInstmem\|Mux10~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~14  from: datad  to: combout " "Cell: MIPS\|myInstmem\|Mux10~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~18  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~1  from: datad  to: combout " "Cell: MIPS\|myInstmem\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~2  from: datad  to: combout " "Cell: MIPS\|myInstmem\|Mux10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~4  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~7  from: datab  to: combout " "Cell: MIPS\|myInstmem\|Mux10~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~8  from: dataa  to: combout " "Cell: MIPS\|myInstmem\|Mux10~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788201933 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608788201933 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608788201935 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608788201939 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608788201939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.617 " "Worst-case setup slack is -6.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.617             -98.578 clk_dll:U0\|out_clk  " "   -6.617             -98.578 clk_dll:U0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.441             -26.657 single_mips:MIPS\|pc:myPC\|pc\[0\]  " "   -6.441             -26.657 single_mips:MIPS\|pc:myPC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.384             -45.695 clk  " "   -3.384             -45.695 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788201941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.394 " "Worst-case hold slack is -2.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.394              -5.358 single_mips:MIPS\|pc:myPC\|pc\[0\]  " "   -2.394              -5.358 single_mips:MIPS\|pc:myPC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498              -0.505 clk_dll:U0\|out_clk  " "   -0.498              -0.505 clk_dll:U0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clk  " "    0.260               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788201946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608788201951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608788201953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -111.619 single_mips:MIPS\|pc:myPC\|pc\[0\]  " "   -2.174            -111.619 single_mips:MIPS\|pc:myPC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475              -4.208 clk  " "   -0.475              -4.208 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.041 clk_dll:U0\|out_clk  " "   -0.041              -0.041 clk_dll:U0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788201954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788201954 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608788201965 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~13  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~17  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~21  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~25  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~5  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Add0~9  from: cin  to: sumout " "Cell: MIPS\|myInstmem\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~10  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~11  from: dataf  to: combout " "Cell: MIPS\|myInstmem\|Mux10~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~12  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~13  from: datab  to: combout " "Cell: MIPS\|myInstmem\|Mux10~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~14  from: datad  to: combout " "Cell: MIPS\|myInstmem\|Mux10~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~18  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~1  from: datad  to: combout " "Cell: MIPS\|myInstmem\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~2  from: datad  to: combout " "Cell: MIPS\|myInstmem\|Mux10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~4  from: datac  to: combout " "Cell: MIPS\|myInstmem\|Mux10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~7  from: datab  to: combout " "Cell: MIPS\|myInstmem\|Mux10~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPS\|myInstmem\|Mux10~8  from: dataa  to: combout " "Cell: MIPS\|myInstmem\|Mux10~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608788202130 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608788202130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608788202132 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608788202136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608788202136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.156 " "Worst-case setup slack is -6.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.156             -92.062 clk_dll:U0\|out_clk  " "   -6.156             -92.062 clk_dll:U0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.532             -22.823 single_mips:MIPS\|pc:myPC\|pc\[0\]  " "   -5.532             -22.823 single_mips:MIPS\|pc:myPC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.830             -37.668 clk  " "   -2.830             -37.668 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788202140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.246 " "Worst-case hold slack is -2.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.246              -5.340 single_mips:MIPS\|pc:myPC\|pc\[0\]  " "   -2.246              -5.340 single_mips:MIPS\|pc:myPC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.460              -0.473 clk_dll:U0\|out_clk  " "   -0.460              -0.473 clk_dll:U0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 clk  " "    0.238               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788202148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608788202160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608788202164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -103.724 single_mips:MIPS\|pc:myPC\|pc\[0\]  " "   -2.174            -103.724 single_mips:MIPS\|pc:myPC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.480              -4.151 clk  " "   -0.480              -4.151 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 clk_dll:U0\|out_clk  " "   -0.002              -0.002 clk_dll:U0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608788202166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608788202166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608788203659 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608788203661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5190 " "Peak virtual memory: 5190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608788203743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 14:36:43 2020 " "Processing ended: Thu Dec 24 14:36:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608788203743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608788203743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608788203743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608788203743 ""}
