/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  reg [22:0] _03_;
  wire [17:0] _04_;
  reg [3:0] _05_;
  reg [9:0] _06_;
  wire [23:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_42z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [35:0] celloutsig_1_1z;
  wire [21:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_2z ? celloutsig_0_6z[0] : celloutsig_0_2z;
  assign celloutsig_0_23z = celloutsig_0_2z ? celloutsig_0_19z[0] : celloutsig_0_7z[0];
  assign celloutsig_1_16z = celloutsig_1_2z[6] ^ celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_8z ^ celloutsig_1_5z;
  assign celloutsig_0_11z = celloutsig_0_8z ^ celloutsig_0_2z;
  assign celloutsig_0_42z = celloutsig_0_28z[9:1] + { celloutsig_0_6z[3:0], celloutsig_0_34z, celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z } + { celloutsig_0_19z[3:2], celloutsig_0_25z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 23'h000000;
    else _03_ <= { celloutsig_0_28z[4:0], celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_8z };
  reg [4:0] _16_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _16_ <= 5'h00;
    else _16_ <= celloutsig_0_13z[5:1];
  assign { _02_[5], out_data[13], _02_[3:1] } = _16_;
  reg [17:0] _17_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 18'h00000;
    else _17_ <= { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_5z };
  assign { _04_[17:8], _01_, _04_[6:0] } = _17_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 4'h0;
    else _05_ <= celloutsig_0_19z[3:0];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _06_ <= 10'h000;
    else _06_ <= { celloutsig_0_7z[11:7], celloutsig_0_19z };
  reg [23:0] _20_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _20_ <= 24'h000000;
    else _20_ <= { _04_[17:8], _01_, _04_[6], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_23z };
  assign { _07_[23:11], _00_, _07_[9:0] } = _20_;
  assign celloutsig_0_0z = in_data[61:31] > in_data[35:5];
  assign celloutsig_1_5z = { in_data[138:136], celloutsig_1_0z } > { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[30:27], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z } % { 1'h1, celloutsig_0_1z[1], 1'h0, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[186:153], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[161:127] };
  assign celloutsig_0_19z = { celloutsig_0_6z[0], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_10z } % { 1'h1, celloutsig_0_1z[3:1], 1'h0 };
  assign celloutsig_0_24z = _05_[2:0] % { 1'h1, celloutsig_0_19z[2:1] };
  assign celloutsig_0_28z = { celloutsig_0_7z[9:2], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_8z } % { 1'h1, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_34z = & { _00_, _07_[13:11], _07_[9] };
  assign celloutsig_0_37z = & { _03_, celloutsig_0_28z[5:3], celloutsig_0_23z, celloutsig_0_7z[11:4], celloutsig_0_4z, in_data[23:20], celloutsig_0_0z };
  assign celloutsig_0_49z = & { celloutsig_0_26z, _04_[13:9], celloutsig_0_7z[11:4] };
  assign celloutsig_1_0z = & in_data[126:123];
  assign celloutsig_1_3z = & celloutsig_1_2z[6:1];
  assign celloutsig_1_4z = & celloutsig_1_1z[28:26];
  assign celloutsig_0_8z = & in_data[23:20];
  assign celloutsig_0_20z = & celloutsig_0_7z[11:4];
  assign celloutsig_0_25z = & _04_[13:9];
  assign celloutsig_0_27z = & { celloutsig_0_23z, in_data[23:20], celloutsig_0_0z };
  assign celloutsig_0_3z = & { celloutsig_0_2z, in_data[54:53], celloutsig_0_0z };
  assign celloutsig_0_29z = & { celloutsig_0_28z[5:3], celloutsig_0_7z[11:4], in_data[23:20] };
  assign celloutsig_0_4z = celloutsig_0_3z & in_data[36];
  assign celloutsig_1_12z = celloutsig_1_4z & celloutsig_1_11z;
  assign celloutsig_0_9z = celloutsig_0_0z & celloutsig_0_6z[6];
  assign celloutsig_0_12z = celloutsig_0_6z[7] & celloutsig_0_9z;
  assign celloutsig_0_15z = celloutsig_0_8z & celloutsig_0_9z;
  assign celloutsig_0_26z = celloutsig_0_12z & celloutsig_0_6z[4];
  assign celloutsig_0_32z = ~^ { celloutsig_0_30z, celloutsig_0_19z };
  assign celloutsig_0_5z = ~^ { in_data[66:60], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z[3:1], 1'h0, celloutsig_0_3z };
  assign celloutsig_1_8z = ~^ celloutsig_1_2z[20:13];
  assign celloutsig_1_11z = ~^ { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_15z = ~^ in_data[106:101];
  assign celloutsig_1_19z = ~^ { celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_0_16z = ~^ in_data[34:31];
  assign celloutsig_0_2z = ~^ { celloutsig_0_1z[2:1], 1'h0 };
  assign celloutsig_0_35z = { _06_[7:5], celloutsig_0_32z } ^ { _04_[10:9], celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_1_2z = celloutsig_1_1z[21:0] ^ celloutsig_1_1z[25:4];
  assign celloutsig_1_6z = { celloutsig_1_1z[27], celloutsig_1_3z, celloutsig_1_4z } ^ { celloutsig_1_2z[11], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z } ^ { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_17z = { in_data[180:179], celloutsig_1_15z, celloutsig_1_5z } ^ { celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_7z[11:4], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z } ^ { in_data[20:9], celloutsig_0_10z };
  assign celloutsig_0_1z[3:1] = in_data[19:17] ^ in_data[9:7];
  assign { out_data[16:14], out_data[17], out_data[12:9], out_data[21:18], out_data[8:0] } = { celloutsig_0_1z[3:1], celloutsig_0_37z, celloutsig_0_35z, _05_, celloutsig_0_12z, celloutsig_0_6z } ^ { celloutsig_0_35z[0], celloutsig_0_0z, _02_[5], celloutsig_0_35z[1], _02_[3:1], celloutsig_0_42z[8], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_35z[3:2], celloutsig_0_42z[7:0], celloutsig_0_20z };
  assign { _02_[12:6], _02_[4], _02_[0] } = { celloutsig_0_13z[6:0], out_data[13], celloutsig_0_27z };
  assign _04_[7] = _01_;
  assign _07_[10] = _00_;
  assign celloutsig_0_1z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z };
endmodule
