

================================================================
== Vivado HLS Report for 'zeropad2d_cl_switch_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config92_s'
================================================================
* Date:           Sun Jan 22 20:17:28 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.916 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3831|     3831| 15.324 us | 15.324 us |  3831|  3831|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTop           |      122|      122|        61|          -|          -|     2|    no    |
        | + PadTopWidth     |       59|       59|         1|          -|          -|    59|    no    |
        |- PadMain          |     3584|     3584|        64|          -|          -|    56|    no    |
        | + PadLeft         |        2|        2|         1|          -|          -|     2|    no    |
        | + CopyMain        |       55|       55|         2|          1|          1|    55|    yes   |
        | + PadRight        |        2|        2|         1|          -|          -|     2|    no    |
        |- PadBottom        |      122|      122|        61|          -|          -|     2|    no    |
        | + PadBottomWidth  |       59|       59|         1|          -|          -|    59|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     134|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     287|    -|
|Register             |        -|      -|       57|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|       57|     421|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_314_p2                     |     +    |      0|  0|   3|           2|           1|
    |i_2_fu_266_p2                     |     +    |      0|  0|   6|           6|           1|
    |i_fu_242_p2                       |     +    |      0|  0|   3|           2|           1|
    |j_5_fu_278_p2                     |     +    |      0|  0|   3|           2|           1|
    |j_6_fu_326_p2                     |     +    |      0|  0|   6|           6|           1|
    |j_7_fu_290_p2                     |     +    |      0|  0|   6|           6|           1|
    |j_8_fu_302_p2                     |     +    |      0|  0|   3|           2|           1|
    |j_fu_254_p2                       |     +    |      0|  0|   6|           6|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln230_fu_236_p2              |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln231_fu_248_p2              |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln236_fu_260_p2              |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln237_fu_272_p2              |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln240_fu_284_p2              |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln243_fu_296_p2              |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln248_fu_308_p2              |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln249_fu_320_p2              |   icmp   |      0|  0|  11|           6|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 134|          74|          48|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|         11|    1|         11|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data_0_V_V_blk_n         |   9|          2|    1|          2|
    |data_1_V_V_blk_n         |   9|          2|    1|          2|
    |data_2_V_V_blk_n         |   9|          2|    1|          2|
    |data_3_V_V_blk_n         |   9|          2|    1|          2|
    |i1_0_i_reg_170           |   9|          2|    6|         12|
    |i5_0_i_reg_214           |   9|          2|    2|          4|
    |i_0_i_reg_148            |   9|          2|    2|          4|
    |j2_0_i_reg_181           |   9|          2|    2|          4|
    |j3_0_i_reg_192           |   9|          2|    6|         12|
    |j4_0_i_reg_203           |   9|          2|    2|          4|
    |j6_0_i_reg_225           |   9|          2|    6|         12|
    |j_0_i_reg_159            |   9|          2|    6|         12|
    |real_start               |   9|          2|    1|          2|
    |res_0_V_V_blk_n          |   9|          2|    1|          2|
    |res_0_V_V_din            |  15|          3|    8|         24|
    |res_1_V_V_blk_n          |   9|          2|    1|          2|
    |res_1_V_V_din            |  15|          3|    8|         24|
    |res_2_V_V_blk_n          |   9|          2|    1|          2|
    |res_2_V_V_din            |  15|          3|    8|         24|
    |res_3_V_V_blk_n          |   9|          2|    1|          2|
    |res_3_V_V_din            |  15|          3|    8|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 287|         62|   76|        194|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i1_0_i_reg_170           |   6|   0|    6|          0|
    |i5_0_i_reg_214           |   2|   0|    2|          0|
    |i_0_i_reg_148            |   2|   0|    2|          0|
    |i_1_reg_385              |   2|   0|    2|          0|
    |i_2_reg_351              |   6|   0|    6|          0|
    |i_reg_335                |   2|   0|    2|          0|
    |icmp_ln240_reg_365       |   1|   0|    1|          0|
    |j2_0_i_reg_181           |   2|   0|    2|          0|
    |j3_0_i_reg_192           |   6|   0|    6|          0|
    |j4_0_i_reg_203           |   2|   0|    2|          0|
    |j6_0_i_reg_225           |   6|   0|    6|          0|
    |j_0_i_reg_159            |   6|   0|    6|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  57|   0|   57|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | zeropad2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | zeropad2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | zeropad2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | zeropad2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|ap_done             | out |    1| ap_ctrl_hs | zeropad2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | zeropad2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | zeropad2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | zeropad2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|start_out           | out |    1| ap_ctrl_hs | zeropad2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|start_write         | out |    1| ap_ctrl_hs | zeropad2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|data_0_V_V_dout     |  in |    8|   ap_fifo  |                                    data_0_V_V                                   |    pointer   |
|data_0_V_V_empty_n  |  in |    1|   ap_fifo  |                                    data_0_V_V                                   |    pointer   |
|data_0_V_V_read     | out |    1|   ap_fifo  |                                    data_0_V_V                                   |    pointer   |
|data_1_V_V_dout     |  in |    8|   ap_fifo  |                                    data_1_V_V                                   |    pointer   |
|data_1_V_V_empty_n  |  in |    1|   ap_fifo  |                                    data_1_V_V                                   |    pointer   |
|data_1_V_V_read     | out |    1|   ap_fifo  |                                    data_1_V_V                                   |    pointer   |
|data_2_V_V_dout     |  in |    8|   ap_fifo  |                                    data_2_V_V                                   |    pointer   |
|data_2_V_V_empty_n  |  in |    1|   ap_fifo  |                                    data_2_V_V                                   |    pointer   |
|data_2_V_V_read     | out |    1|   ap_fifo  |                                    data_2_V_V                                   |    pointer   |
|data_3_V_V_dout     |  in |    8|   ap_fifo  |                                    data_3_V_V                                   |    pointer   |
|data_3_V_V_empty_n  |  in |    1|   ap_fifo  |                                    data_3_V_V                                   |    pointer   |
|data_3_V_V_read     | out |    1|   ap_fifo  |                                    data_3_V_V                                   |    pointer   |
|res_0_V_V_din       | out |    8|   ap_fifo  |                                    res_0_V_V                                    |    pointer   |
|res_0_V_V_full_n    |  in |    1|   ap_fifo  |                                    res_0_V_V                                    |    pointer   |
|res_0_V_V_write     | out |    1|   ap_fifo  |                                    res_0_V_V                                    |    pointer   |
|res_1_V_V_din       | out |    8|   ap_fifo  |                                    res_1_V_V                                    |    pointer   |
|res_1_V_V_full_n    |  in |    1|   ap_fifo  |                                    res_1_V_V                                    |    pointer   |
|res_1_V_V_write     | out |    1|   ap_fifo  |                                    res_1_V_V                                    |    pointer   |
|res_2_V_V_din       | out |    8|   ap_fifo  |                                    res_2_V_V                                    |    pointer   |
|res_2_V_V_full_n    |  in |    1|   ap_fifo  |                                    res_2_V_V                                    |    pointer   |
|res_2_V_V_write     | out |    1|   ap_fifo  |                                    res_2_V_V                                    |    pointer   |
|res_3_V_V_din       | out |    8|   ap_fifo  |                                    res_3_V_V                                    |    pointer   |
|res_3_V_V_full_n    |  in |    1|   ap_fifo  |                                    res_3_V_V                                    |    pointer   |
|res_3_V_V_write     | out |    1|   ap_fifo  |                                    res_3_V_V                                    |    pointer   |
+--------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

