<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>hyperspectral_hw_wrapped</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.166</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>184617</Best-caseLatency>
            <Average-caseLatency>184617</Average-caseLatency>
            <Worst-caseLatency>184617</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.846 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.846 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.846 ms</Worst-caseRealTimeLatency>
            <Interval-min>184618</Interval-min>
            <Interval-max>184618</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1</BRAM_18K>
            <DSP>180</DSP>
            <FF>15961</FF>
            <LUT>15231</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_AWVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_AWREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_AWADDR</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_WVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_WREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_WDATA</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_WSTRB</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_ARVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_ARREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_ARADDR</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_RVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_RREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_RDATA</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_RRESP</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_BVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_BREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_BRESP</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hyperspectral_hw_wrapped</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>hyperspectral_hw_wrapped</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>hyperspectral_hw_wrapped</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDATA</name>
            <Object>in_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TVALID</name>
            <Object>in_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TREADY</name>
            <Object>in_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDEST</name>
            <Object>in_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TKEEP</name>
            <Object>in_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TSTRB</name>
            <Object>in_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TUSER</name>
            <Object>in_stream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TLAST</name>
            <Object>in_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TID</name>
            <Object>in_stream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TDATA</name>
            <Object>out_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TVALID</name>
            <Object>out_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TREADY</name>
            <Object>out_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TDEST</name>
            <Object>out_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TKEEP</name>
            <Object>out_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TSTRB</name>
            <Object>out_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TUSER</name>
            <Object>out_stream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TLAST</name>
            <Object>out_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TID</name>
            <Object>out_stream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>hyperspectral_hw_wrapped</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660</InstName>
                    <ModuleName>hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2660</ID>
                    <BindInstances>add_ln46_fu_155_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679</InstName>
                    <ModuleName>hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2679</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_sqrt_fixed_33_33_s_fu_3905</InstName>
                            <ModuleName>sqrt_fixed_33_33_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3905</ID>
                            <BindInstances>add_ln323_fu_242_p2 sub_ln323_fu_316_p2 sub_ln323_1_fu_398_p2 sub_ln323_2_fu_473_p2 sub_ln323_3_fu_555_p2 sub_ln323_4_fu_637_p2 sub_ln323_5_fu_719_p2 sub_ln323_6_fu_801_p2 sub_ln323_7_fu_876_p2 sub_ln323_8_fu_958_p2 sub_ln323_9_fu_1040_p2 sub_ln323_10_fu_1122_p2 sub_ln323_11_fu_1204_p2 sub_ln323_12_fu_1279_p2 sub_ln323_13_fu_1361_p2 sub_ln323_14_fu_1427_p2 res_I_V_29_fu_1489_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>idx_2_fu_4673_p2 ret_V_fu_4751_p2 ret_V_1_fu_4699_p2 mac_muladd_17s_17s_32s_32_4_1_U13 mul_mul_17s_17s_32_4_1_U10 ret_V_2_fu_4780_p2 ret_V_3_fu_4722_p2 mac_muladd_17s_17s_32ns_32_4_1_U15 mul_mul_17s_17s_32_4_1_U11 ret_V_4_fu_4739_p2 ret_V_5_fu_4851_p2 mac_muladd_17s_17s_32s_32_4_1_U12 mac_muladd_17s_17s_32ns_32_4_1_U20 ret_V_6_fu_4768_p2 ret_V_7_fu_4792_p2 mul_mul_17s_17s_32_4_1_U14 mac_muladd_17s_17s_32s_32_4_1_U16 ret_V_8_fu_4867_p2 ret_V_9_fu_4809_p2 mac_muladd_17s_17s_32ns_32_4_1_U21 mul_mul_17s_17s_32_4_1_U17 ret_V_10_fu_4826_p2 ret_V_11_fu_4839_p2 mac_muladd_17s_17s_32s_32_4_1_U18 mul_mul_17s_17s_32_4_1_U19 ret_V_12_fu_4879_p2 ret_V_13_fu_4997_p2 mac_muladd_17s_17s_32s_32_4_1_U22 mac_muladd_17s_17s_32ns_32_4_1_U29 ret_V_14_fu_4896_p2 ret_V_15_fu_4908_p2 mul_mul_17s_17s_32_4_1_U23 mac_muladd_17s_17s_32s_32_4_1_U24 ret_V_16_fu_4954_p2 ret_V_17_fu_4925_p2 mac_muladd_17s_17s_32ns_32_4_1_U27 mul_mul_17s_17s_32_4_1_U25 ret_V_18_fu_4942_p2 ret_V_19_fu_5038_p2 mac_muladd_17s_17s_32s_32_4_1_U26 mac_muladd_17s_17s_32ns_32_4_1_U32 ret_V_20_fu_4971_p2 ret_V_21_fu_5009_p2 mul_mul_17s_17s_32_4_1_U28 mac_muladd_17s_17s_32s_32_4_1_U30 ret_V_22_fu_5026_p2 ret_V_23_fu_5084_p2 mul_mul_17s_17s_32_4_1_U31 mac_muladd_17s_17s_32s_32_4_1_U35 ret_V_24_fu_5096_p2 ret_V_25_fu_5055_p2 mac_muladd_17s_17s_32ns_32_4_1_U36 mul_mul_17s_17s_32_4_1_U33 ret_V_26_fu_5072_p2 ret_V_27_fu_5185_p2 mac_muladd_17s_17s_32s_32_4_1_U34 mac_muladd_17s_17s_32ns_32_4_1_U41 ret_V_28_fu_5113_p2 ret_V_29_fu_5125_p2 mul_mul_17s_17s_32_4_1_U37 mac_muladd_17s_17s_32s_32_4_1_U38 ret_V_30_fu_5197_p2 ret_V_31_fu_5142_p2 mac_muladd_17s_17s_32ns_32_4_1_U42 mul_mul_17s_17s_32_4_1_U39 ret_V_32_fu_5173_p2 ret_V_33_fu_5276_p2 mac_muladd_17s_17s_32s_32_4_1_U40 mac_muladd_17s_17s_32ns_32_4_1_U47 ret_V_34_fu_5214_p2 ret_V_35_fu_5230_p2 mul_mul_17s_17s_32_4_1_U43 mac_muladd_17s_17s_32s_32_4_1_U44 ret_V_36_fu_5309_p2 ret_V_37_fu_5247_p2 mac_muladd_17s_17s_32ns_32_4_1_U49 mul_mul_17s_17s_32_4_1_U45 ret_V_38_fu_5264_p2 ret_V_39_fu_5380_p2 mac_muladd_17s_17s_32s_32_4_1_U46 mac_muladd_17s_17s_32ns_32_4_1_U54 ret_V_40_fu_5293_p2 ret_V_41_fu_5321_p2 mul_mul_17s_17s_32_4_1_U48 mac_muladd_17s_17s_32s_32_4_1_U50 ret_V_42_fu_5396_p2 ret_V_43_fu_5338_p2 mac_muladd_17s_17s_32ns_32_4_1_U55 mul_mul_17s_17s_32_4_1_U51 ret_V_44_fu_5355_p2 ret_V_45_fu_5368_p2 mac_muladd_17s_17s_32s_32_4_1_U52 mul_mul_17s_17s_32_4_1_U53 ret_V_46_fu_5408_p2 ret_V_47_fu_5546_p2 mac_muladd_17s_17s_32s_32_4_1_U56 mac_muladd_17s_17s_32ns_32_4_1_U63 ret_V_48_fu_5425_p2 ret_V_49_fu_5437_p2 mul_mul_17s_17s_32_4_1_U57 mac_muladd_17s_17s_32s_32_4_1_U58 ret_V_50_fu_5483_p2 ret_V_51_fu_5454_p2 mac_muladd_17s_17s_32ns_32_4_1_U61 mul_mul_17s_17s_32_4_1_U59 ret_V_52_fu_5471_p2 ret_V_53_fu_5587_p2 mac_muladd_17s_17s_32s_32_4_1_U60 mac_muladd_17s_17s_32ns_32_4_1_U66 ret_V_54_fu_5500_p2 ret_V_55_fu_5558_p2 mul_mul_17s_17s_32_4_1_U62 mac_muladd_17s_17s_32s_32_4_1_U64 ret_V_56_fu_5575_p2 ret_V_57_fu_5633_p2 mul_mul_17s_17s_32_4_1_U65 mac_muladd_17s_17s_32s_32_4_1_U69 ret_V_58_fu_5662_p2 ret_V_59_fu_5604_p2 mac_muladd_17s_17s_32ns_32_4_1_U71 mul_mul_17s_17s_32_4_1_U67 ret_V_60_fu_5621_p2 ret_V_61_fu_5747_p2 mac_muladd_17s_17s_32s_32_4_1_U68 mac_muladd_17s_17s_32ns_32_4_1_U76 ret_V_62_fu_5650_p2 ret_V_63_fu_5674_p2 mul_mul_17s_17s_32_4_1_U70 mac_muladd_17s_17s_32s_32_4_1_U72 ret_V_64_fu_5763_p2 ret_V_65_fu_5691_p2 mac_muladd_17s_17s_32ns_32_4_1_U77 mul_mul_17s_17s_32_4_1_U73 ret_V_66_fu_5722_p2 ret_V_67_fu_5735_p2 mac_muladd_17s_17s_32s_32_4_1_U74 mul_mul_17s_17s_32_4_1_U75 ret_V_68_fu_5775_p2 ret_V_69_fu_5850_p2 mac_muladd_17s_17s_32s_32_4_1_U78 mac_muladd_17s_17s_32ns_32_4_1_U83 ret_V_70_fu_5792_p2 ret_V_71_fu_5804_p2 mul_mul_17s_17s_32_4_1_U79 mac_muladd_17s_17s_32s_32_4_1_U80 ret_V_72_fu_5862_p2 ret_V_73_fu_5821_p2 mac_muladd_17s_17s_32ns_32_4_1_U84 mul_mul_17s_17s_32_4_1_U81 ret_V_74_fu_5838_p2 ret_V_75_fu_5951_p2 mac_muladd_17s_17s_32s_32_4_1_U82 mac_muladd_17s_17s_32ns_32_4_1_U89 ret_V_76_fu_5879_p2 ret_V_77_fu_5905_p2 mul_mul_17s_17s_32_4_1_U85 mac_muladd_17s_17s_32s_32_4_1_U86 ret_V_78_fu_5963_p2 ret_V_79_fu_5922_p2 mac_muladd_17s_17s_32ns_32_4_1_U90 mul_mul_17s_17s_32_4_1_U87 ret_V_80_fu_5939_p2 ret_V_81_fu_6042_p2 mac_muladd_17s_17s_32s_32_4_1_U88 mac_muladd_17s_17s_32ns_32_4_1_U95 ret_V_82_fu_5980_p2 ret_V_83_fu_5996_p2 mul_mul_17s_17s_32_4_1_U91 mac_muladd_17s_17s_32s_32_4_1_U92 ret_V_84_fu_6075_p2 ret_V_85_fu_6013_p2 mac_muladd_17s_17s_32ns_32_4_1_U97 mul_mul_17s_17s_32_4_1_U93 ret_V_86_fu_6030_p2 ret_V_87_fu_6116_p2 mac_muladd_17s_17s_32s_32_4_1_U94 mac_muladd_17s_17s_32ns_32_4_1_U100 ret_V_88_fu_6059_p2 ret_V_89_fu_6087_p2 mul_mul_17s_17s_32_4_1_U96 mac_muladd_17s_17s_32s_32_4_1_U98 ret_V_90_fu_6104_p2 ret_V_91_fu_6162_p2 mul_mul_17s_17s_32_4_1_U99 mac_muladd_17s_17s_32s_32_4_1_U103 ret_V_92_fu_6191_p2 ret_V_93_fu_6133_p2 mac_muladd_17s_17s_32ns_32_4_1_U105 mul_mul_17s_17s_32_4_1_U101 ret_V_94_fu_6150_p2 ret_V_95_fu_6296_p2 mac_muladd_17s_17s_32s_32_4_1_U102 mac_muladd_17s_17s_32ns_32_4_1_U110 ret_V_96_fu_6179_p2 ret_V_97_fu_6203_p2 mul_mul_17s_17s_32_4_1_U104 mac_muladd_17s_17s_32s_32_4_1_U106 ret_V_98_fu_6312_p2 ret_V_99_fu_6220_p2 mac_muladd_17s_17s_32ns_32_4_1_U111 mul_mul_17s_17s_32_4_1_U107 ret_V_100_fu_6271_p2 ret_V_101_fu_6284_p2 mac_muladd_17s_17s_32s_32_4_1_U108 mul_mul_17s_17s_32_4_1_U109 ret_V_102_fu_6324_p2 ret_V_103_fu_6403_p2 mac_muladd_17s_17s_32s_32_4_1_U112 mac_muladd_17s_17s_32ns_32_4_1_U117 ret_V_104_fu_6341_p2 ret_V_105_fu_6357_p2 mul_mul_17s_17s_32_4_1_U113 mac_muladd_17s_17s_32s_32_4_1_U114 ret_V_106_fu_6436_p2 ret_V_107_fu_6374_p2 mac_muladd_17s_17s_32ns_32_4_1_U119 mul_mul_17s_17s_32_4_1_U115 ret_V_108_fu_6391_p2 ret_V_109_fu_6477_p2 mac_muladd_17s_17s_32s_32_4_1_U116 mac_muladd_17s_17s_32ns_32_4_1_U122 ret_V_110_fu_6420_p2 ret_V_111_fu_6448_p2 mul_mul_17s_17s_32_4_1_U118 mac_muladd_17s_17s_32s_32_4_1_U120 ret_V_112_fu_6465_p2 ret_V_113_fu_6523_p2 mul_mul_17s_17s_32_4_1_U121 mac_muladd_17s_17s_32s_32_4_1_U125 ret_V_114_fu_6535_p2 ret_V_115_fu_6494_p2 mac_muladd_17s_17s_32ns_32_4_1_U126 mul_mul_17s_17s_32_4_1_U123 ret_V_116_fu_6511_p2 ret_V_117_fu_6634_p2 mac_muladd_17s_17s_32s_32_4_1_U124 mac_muladd_17s_17s_32ns_32_4_1_U131 ret_V_118_fu_6552_p2 ret_V_119_fu_6564_p2 mul_mul_17s_17s_32_4_1_U127 mac_muladd_17s_17s_32s_32_4_1_U128 ret_V_120_fu_6646_p2 ret_V_121_fu_6581_p2 mac_muladd_17s_17s_32ns_32_4_1_U132 mul_mul_17s_17s_32_4_1_U129 ret_V_122_fu_6622_p2 ret_V_123_fu_6725_p2 mac_muladd_17s_17s_32s_32_4_1_U130 mac_muladd_17s_17s_32ns_32_4_1_U137 ret_V_124_fu_6663_p2 ret_V_125_fu_6679_p2 mul_mul_17s_17s_32_4_1_U133 mac_muladd_17s_17s_32s_32_4_1_U134 ret_V_126_fu_6758_p2 ret_V_127_fu_6696_p2 mac_muladd_17s_17s_32ns_32_4_1_U139 mul_mul_17s_17s_32_4_1_U135 ret_V_128_fu_6713_p2 ret_V_129_fu_6829_p2 mac_muladd_17s_17s_32s_32_4_1_U136 mac_muladd_17s_17s_32ns_32_4_1_U144 ret_V_130_fu_6742_p2 ret_V_131_fu_6770_p2 mul_mul_17s_17s_32_4_1_U138 mac_muladd_17s_17s_32s_32_4_1_U140 ret_V_132_fu_6845_p2 ret_V_133_fu_6787_p2 mac_muladd_17s_17s_32ns_32_4_1_U145 mul_mul_17s_17s_32_4_1_U141 ret_V_134_fu_6804_p2 ret_V_135_fu_6817_p2 mac_muladd_17s_17s_32s_32_4_1_U142 mul_mul_17s_17s_32_4_1_U143 ret_V_136_fu_6857_p2 ret_V_137_fu_6932_p2 mac_muladd_17s_17s_32s_32_4_1_U146 mac_muladd_17s_17s_32ns_32_4_1_U151 ret_V_138_fu_6874_p2 ret_V_139_fu_6886_p2 mul_mul_17s_17s_32_4_1_U147 mac_muladd_17s_17s_32s_32_4_1_U148 ret_V_140_fu_6985_p2 ret_V_141_fu_6903_p2 mac_muladd_17s_17s_32ns_32_4_1_U153 mul_mul_17s_17s_32_4_1_U149 ret_V_142_fu_6920_p2 ret_V_143_fu_7026_p2 mac_muladd_17s_17s_32s_32_4_1_U150 mac_muladd_17s_17s_32ns_32_4_1_U156 ret_V_144_fu_6949_p2 ret_V_145_fu_6997_p2 mul_mul_17s_17s_32_4_1_U152 mac_muladd_17s_17s_32s_32_4_1_U154 ret_V_146_fu_7014_p2 ret_V_147_fu_7072_p2 mul_mul_17s_17s_32_4_1_U155 mac_muladd_17s_17s_32s_32_4_1_U159 ret_V_148_fu_7101_p2 ret_V_149_fu_7043_p2 mac_muladd_17s_17s_32ns_32_4_1_U161 mul_mul_17s_17s_32_4_1_U157 ret_V_150_fu_7060_p2 ret_V_151_fu_7186_p2 mac_muladd_17s_17s_32s_32_4_1_U158 mac_muladd_17s_17s_32ns_32_4_1_U166 ret_V_152_fu_7089_p2 ret_V_153_fu_7113_p2 mul_mul_17s_17s_32_4_1_U160 mac_muladd_17s_17s_32s_32_4_1_U162 ret_V_154_fu_7202_p2 ret_V_155_fu_7130_p2 mac_muladd_17s_17s_32ns_32_4_1_U167 mul_mul_17s_17s_32_4_1_U163 ret_V_156_fu_7161_p2 ret_V_157_fu_7174_p2 mac_muladd_17s_17s_32s_32_4_1_U164 mul_mul_17s_17s_32_4_1_U165 ret_V_158_fu_7214_p2 ret_V_159_fu_7289_p2 mac_muladd_17s_17s_32s_32_4_1_U168 mac_muladd_17s_17s_32ns_32_4_1_U173 ret_V_160_fu_7231_p2 ret_V_161_fu_7243_p2 mul_mul_17s_17s_32_4_1_U169 mac_muladd_17s_17s_32s_32_4_1_U170 ret_V_162_fu_7301_p2 ret_V_163_fu_7260_p2 mac_muladd_17s_17s_32ns_32_4_1_U174 mul_mul_17s_17s_32_4_1_U171 ret_V_164_fu_7277_p2 ret_V_165_fu_7390_p2 mac_muladd_17s_17s_32s_32_4_1_U172 mac_muladd_17s_17s_32ns_32_4_1_U179 ret_V_166_fu_7318_p2 ret_V_167_fu_7344_p2 mul_mul_17s_17s_32_4_1_U175 mac_muladd_17s_17s_32s_32_4_1_U176 ret_V_168_fu_7402_p2 ret_V_169_fu_7361_p2 mac_muladd_17s_17s_32ns_32_4_1_U180 mul_mul_17s_17s_32_4_1_U177 ret_V_170_fu_7378_p2 ret_V_171_fu_7481_p2 mac_muladd_17s_17s_32s_32_4_1_U178 mac_muladd_17s_17s_32ns_32_4_1_U185 ret_V_172_fu_7419_p2 ret_V_173_fu_7435_p2 mul_mul_17s_17s_32_4_1_U181 mac_muladd_17s_17s_32s_32_4_1_U182 ret_V_174_fu_7514_p2 ret_V_175_fu_7452_p2 mac_muladd_17s_17s_32ns_32_4_1_U187 mul_mul_17s_17s_32_4_1_U183 ret_V_176_fu_7469_p2 ret_V_177_fu_7538_p2 mac_muladd_17s_17s_32s_32_4_1_U184 mac_muladd_17s_17s_32ns_32_4_1_U189 ret_V_178_fu_7498_p2 ret_V_179_fu_7526_p2 mul_mul_17s_17s_32_4_1_U186 mac_muladd_17s_17s_32s_32_4_1_U188 mac_muladd_17s_17s_32s_32_4_1_U13 mac_muladd_17s_17s_32s_32_4_1_U12 mac_muladd_17s_17s_32ns_32_4_1_U15 mac_muladd_17s_17s_32s_32_4_1_U16 mac_muladd_17s_17s_32ns_32_4_1_U20 mac_muladd_17s_17s_32s_32_4_1_U18 mac_muladd_17s_17s_32ns_32_4_1_U21 add_ln886_8_fu_4984_p2 mac_muladd_17s_17s_32s_32_4_1_U22 mac_muladd_17s_17s_32s_32_4_1_U24 mac_muladd_17s_17s_32ns_32_4_1_U29 mac_muladd_17s_17s_32s_32_4_1_U26 mac_muladd_17s_17s_32ns_32_4_1_U27 mac_muladd_17s_17s_32s_32_4_1_U30 mac_muladd_17s_17s_32ns_32_4_1_U32 add_ln886_18_fu_5155_p2 mac_muladd_17s_17s_32s_32_4_1_U35 mac_muladd_17s_17s_32s_32_4_1_U34 mac_muladd_17s_17s_32ns_32_4_1_U36 add_ln886_24_fu_5223_p2 mac_muladd_17s_17s_32s_32_4_1_U38 mac_muladd_17s_17s_32ns_32_4_1_U41 mac_muladd_17s_17s_32s_32_4_1_U40 mac_muladd_17s_17s_32ns_32_4_1_U42 add_ln886_29_fu_5302_p2 mac_muladd_17s_17s_32s_32_4_1_U44 mac_muladd_17s_17s_32ns_32_4_1_U47 mac_muladd_17s_17s_32s_32_4_1_U46 mac_muladd_17s_17s_32ns_32_4_1_U49 mac_muladd_17s_17s_32s_32_4_1_U50 mac_muladd_17s_17s_32ns_32_4_1_U54 mac_muladd_17s_17s_32s_32_4_1_U52 mac_muladd_17s_17s_32ns_32_4_1_U55 add_ln886_40_fu_5521_p2 mac_muladd_17s_17s_32s_32_4_1_U56 mac_muladd_17s_17s_32s_32_4_1_U58 mac_muladd_17s_17s_32ns_32_4_1_U63 mac_muladd_17s_17s_32s_32_4_1_U60 mac_muladd_17s_17s_32ns_32_4_1_U61 mac_muladd_17s_17s_32s_32_4_1_U64 mac_muladd_17s_17s_32ns_32_4_1_U66 add_ln886_52_fu_5704_p2 mac_muladd_17s_17s_32s_32_4_1_U69 mac_muladd_17s_17s_32s_32_4_1_U68 mac_muladd_17s_17s_32ns_32_4_1_U71 mac_muladd_17s_17s_32s_32_4_1_U72 mac_muladd_17s_17s_32ns_32_4_1_U76 mac_muladd_17s_17s_32s_32_4_1_U74 mac_muladd_17s_17s_32ns_32_4_1_U77 add_ln886_62_fu_5892_p2 mac_muladd_17s_17s_32s_32_4_1_U78 mac_muladd_17s_17s_32s_32_4_1_U80 mac_muladd_17s_17s_32ns_32_4_1_U83 add_ln886_68_fu_5989_p2 mac_muladd_17s_17s_32s_32_4_1_U82 mac_muladd_17s_17s_32ns_32_4_1_U84 mac_muladd_17s_17s_32s_32_4_1_U86 mac_muladd_17s_17s_32ns_32_4_1_U89 add_ln886_73_fu_6068_p2 mac_muladd_17s_17s_32s_32_4_1_U88 mac_muladd_17s_17s_32ns_32_4_1_U90 mac_muladd_17s_17s_32s_32_4_1_U92 mac_muladd_17s_17s_32ns_32_4_1_U95 mac_muladd_17s_17s_32s_32_4_1_U94 mac_muladd_17s_17s_32ns_32_4_1_U97 mac_muladd_17s_17s_32s_32_4_1_U98 mac_muladd_17s_17s_32ns_32_4_1_U100 add_ln886_84_fu_6241_p2 mac_muladd_17s_17s_32s_32_4_1_U103 mac_muladd_17s_17s_32s_32_4_1_U102 mac_muladd_17s_17s_32ns_32_4_1_U105 add_ln886_92_fu_6350_p2 mac_muladd_17s_17s_32s_32_4_1_U106 mac_muladd_17s_17s_32ns_32_4_1_U110 mac_muladd_17s_17s_32s_32_4_1_U108 mac_muladd_17s_17s_32ns_32_4_1_U111 add_ln886_97_fu_6429_p2 mac_muladd_17s_17s_32s_32_4_1_U112 mac_muladd_17s_17s_32s_32_4_1_U114 mac_muladd_17s_17s_32ns_32_4_1_U117 mac_muladd_17s_17s_32s_32_4_1_U116 mac_muladd_17s_17s_32ns_32_4_1_U119 mac_muladd_17s_17s_32s_32_4_1_U120 mac_muladd_17s_17s_32ns_32_4_1_U122 add_ln886_107_fu_6598_p2 mac_muladd_17s_17s_32s_32_4_1_U125 mac_muladd_17s_17s_32s_32_4_1_U124 mac_muladd_17s_17s_32ns_32_4_1_U126 add_ln886_113_fu_6672_p2 mac_muladd_17s_17s_32s_32_4_1_U128 mac_muladd_17s_17s_32ns_32_4_1_U131 mac_muladd_17s_17s_32s_32_4_1_U130 mac_muladd_17s_17s_32ns_32_4_1_U132 add_ln886_118_fu_6751_p2 mac_muladd_17s_17s_32s_32_4_1_U134 mac_muladd_17s_17s_32ns_32_4_1_U137 mac_muladd_17s_17s_32s_32_4_1_U136 mac_muladd_17s_17s_32ns_32_4_1_U139 mac_muladd_17s_17s_32s_32_4_1_U140 mac_muladd_17s_17s_32ns_32_4_1_U144 mac_muladd_17s_17s_32s_32_4_1_U142 mac_muladd_17s_17s_32ns_32_4_1_U145 add_ln886_129_fu_6966_p2 mac_muladd_17s_17s_32s_32_4_1_U146 mac_muladd_17s_17s_32s_32_4_1_U148 mac_muladd_17s_17s_32ns_32_4_1_U151 mac_muladd_17s_17s_32s_32_4_1_U150 mac_muladd_17s_17s_32ns_32_4_1_U153 mac_muladd_17s_17s_32s_32_4_1_U154 mac_muladd_17s_17s_32ns_32_4_1_U156 add_ln886_141_fu_7143_p2 mac_muladd_17s_17s_32s_32_4_1_U159 mac_muladd_17s_17s_32s_32_4_1_U158 mac_muladd_17s_17s_32ns_32_4_1_U161 mac_muladd_17s_17s_32s_32_4_1_U162 mac_muladd_17s_17s_32ns_32_4_1_U166 mac_muladd_17s_17s_32s_32_4_1_U164 mac_muladd_17s_17s_32ns_32_4_1_U167 add_ln886_151_fu_7331_p2 mac_muladd_17s_17s_32s_32_4_1_U168 mac_muladd_17s_17s_32s_32_4_1_U170 mac_muladd_17s_17s_32ns_32_4_1_U173 add_ln886_157_fu_7428_p2 mac_muladd_17s_17s_32s_32_4_1_U172 mac_muladd_17s_17s_32ns_32_4_1_U174 mac_muladd_17s_17s_32s_32_4_1_U176 mac_muladd_17s_17s_32ns_32_4_1_U179 add_ln886_162_fu_7507_p2 mac_muladd_17s_17s_32s_32_4_1_U178 mac_muladd_17s_17s_32ns_32_4_1_U180 mac_muladd_17s_17s_32s_32_4_1_U182 mac_muladd_17s_17s_32ns_32_4_1_U185 mac_muladd_17s_17s_32s_32_4_1_U184 mac_muladd_17s_17s_32ns_32_4_1_U187 mac_muladd_17s_17s_32s_32_4_1_U188 mac_muladd_17s_17s_32ns_32_4_1_U189 add_ln886_173_fu_7567_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062</InstName>
                    <ModuleName>hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3062</ID>
                    <BindInstances>add_ln85_fu_2286_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>ref_pixel_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1</Name>
            <Loops>
                <VITIS_LOOP_46_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.208</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>92</Best-caseLatency>
                    <Average-caseLatency>92</Average-caseLatency>
                    <Worst-caseLatency>92</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>92</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_46_1>
                        <Name>VITIS_LOOP_46_1</Name>
                        <TripCount>90</TripCount>
                        <Latency>90</Latency>
                        <AbsoluteTimeLatency>0.900 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_46_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_155_p2" SOURCE="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46" URAM="0" VARIABLE="add_ln46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sqrt_fixed_33_33_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>4</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>245</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1402</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_242_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="add_ln323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_fu_316_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_1_fu_398_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_2_fu_473_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_3_fu_555_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_4_fu_637_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_5_fu_719_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_6_fu_801_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_7_fu_876_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_8_fu_958_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_9_fu_1040_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_10_fu_1122_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_11_fu_1204_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_12_fu_1279_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_13_fu_1361_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln323_14_fu_1427_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:323" URAM="0" VARIABLE="sub_ln323_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_I_V_29_fu_1489_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="res_I_V_29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2</Name>
            <Loops>
                <VITIS_LOOP_56_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>184332</Best-caseLatency>
                    <Average-caseLatency>184332</Average-caseLatency>
                    <Worst-caseLatency>184332</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.843 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.843 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.843 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>184332</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_2>
                        <Name>VITIS_LOOP_56_2</Name>
                        <TripCount>2048</TripCount>
                        <Latency>184330</Latency>
                        <AbsoluteTimeLatency>1.843 ms</AbsoluteTimeLatency>
                        <PipelineII>90</PipelineII>
                        <PipelineDepth>101</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_sqrt_fixed_33_33_s_fu_3905</Instance>
                        </InstanceList>
                    </VITIS_LOOP_56_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>180</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>50</UTIL_DSP>
                    <FF>12886</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>11473</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="idx_2_fu_4673_p2" SOURCE="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:56" URAM="0" VARIABLE="idx_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_4751_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_1_fu_4699_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U13" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U10" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_2_fu_4780_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_3_fu_4722_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U15" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U11" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_4_fu_4739_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_5_fu_4851_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U12" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U20" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_6_fu_4768_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_7_fu_4792_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U14" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U16" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_8_fu_4867_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_9_fu_4809_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U21" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U17" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_10_fu_4826_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_11_fu_4839_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U18" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U19" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_12_fu_4879_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_13_fu_4997_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U22" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U29" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_14_fu_4896_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_15_fu_4908_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U23" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U24" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_16_fu_4954_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_17_fu_4925_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U27" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U25" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_18_fu_4942_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_19_fu_5038_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U26" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U32" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_20_fu_4971_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_21_fu_5009_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U28" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U30" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_22_fu_5026_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_23_fu_5084_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U31" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U35" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_24_fu_5096_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_25_fu_5055_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U36" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U33" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_26_fu_5072_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_27_fu_5185_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U34" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U41" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_28_fu_5113_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_29_fu_5125_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U37" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U38" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_30_fu_5197_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_31_fu_5142_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U42" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U39" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_32_fu_5173_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_33_fu_5276_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U40" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U47" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_34_fu_5214_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_35_fu_5230_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U43" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U44" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_36_fu_5309_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_37_fu_5247_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U49" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U45" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_38_fu_5264_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_39_fu_5380_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U46" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U54" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_40_fu_5293_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_41_fu_5321_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U48" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U50" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_42_fu_5396_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_43_fu_5338_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U55" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U51" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_44_fu_5355_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_45_fu_5368_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U52" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U53" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_46_fu_5408_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_47_fu_5546_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U56" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U63" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_48_fu_5425_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_49_fu_5437_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U57" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U58" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_50_fu_5483_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_51_fu_5454_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U61" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U59" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_52_fu_5471_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_53_fu_5587_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U60" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U66" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_54_fu_5500_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_55_fu_5558_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U62" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U64" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_56_fu_5575_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_57_fu_5633_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U65" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U69" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_58_fu_5662_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_59_fu_5604_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U71" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U67" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_60_fu_5621_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_61_fu_5747_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U68" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U76" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_62_fu_5650_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_63_fu_5674_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U70" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U72" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_64_fu_5763_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_65_fu_5691_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U77" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U73" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_66_fu_5722_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_67_fu_5735_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U74" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U75" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_68_fu_5775_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_69_fu_5850_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U78" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U83" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_70_fu_5792_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_71_fu_5804_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U79" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U80" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_72_fu_5862_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_73_fu_5821_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U84" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U81" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_74_fu_5838_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_75_fu_5951_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U82" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U89" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_76_fu_5879_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_77_fu_5905_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U85" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U86" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_78_fu_5963_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_79_fu_5922_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U90" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U87" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_80_fu_5939_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_81_fu_6042_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U88" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U95" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_82_fu_5980_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_83_fu_5996_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U91" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U92" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_84_fu_6075_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_85_fu_6013_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U97" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U93" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_86_fu_6030_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_87_fu_6116_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U94" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U100" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_88_fu_6059_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_89_fu_6087_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U96" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U98" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_90_fu_6104_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_91_fu_6162_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U99" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U103" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_92_fu_6191_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_93_fu_6133_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U105" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U101" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_94_fu_6150_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_95_fu_6296_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U102" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U110" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_96_fu_6179_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_97_fu_6203_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U104" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U106" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_98_fu_6312_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_99_fu_6220_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U111" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U107" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_100_fu_6271_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_101_fu_6284_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U108" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U109" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_102_fu_6324_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_103_fu_6403_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U112" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U117" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_104_fu_6341_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_105_fu_6357_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U113" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U114" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_106_fu_6436_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_107_fu_6374_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U119" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U115" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_108_fu_6391_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_109_fu_6477_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U116" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U122" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_110_fu_6420_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_111_fu_6448_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U118" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U120" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_112_fu_6465_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_113_fu_6523_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U121" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U125" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_114_fu_6535_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_115_fu_6494_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U126" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U123" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_116_fu_6511_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_117_fu_6634_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U124" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U131" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_118_fu_6552_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_119_fu_6564_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U127" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U128" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_120_fu_6646_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_121_fu_6581_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U132" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U129" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_122_fu_6622_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_123_fu_6725_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U130" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U137" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_124_fu_6663_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_125_fu_6679_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U133" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U134" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_126_fu_6758_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_127_fu_6696_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U139" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U135" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_128_fu_6713_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_129_fu_6829_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U136" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U144" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_130_fu_6742_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_131_fu_6770_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U138" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U140" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_132_fu_6845_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_133_fu_6787_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U145" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U141" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_134_fu_6804_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_135_fu_6817_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U142" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U143" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_136_fu_6857_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_137_fu_6932_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U146" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U151" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_138_fu_6874_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_139_fu_6886_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U147" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U148" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_140_fu_6985_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_141_fu_6903_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U153" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U149" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_142_fu_6920_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_143_fu_7026_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U150" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U156" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_144_fu_6949_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_145_fu_6997_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U152" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U154" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_146_fu_7014_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_147_fu_7072_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U155" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U159" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_148_fu_7101_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_149_fu_7043_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U161" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U157" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_150_fu_7060_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_151_fu_7186_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U158" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U166" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_152_fu_7089_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_153_fu_7113_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U160" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U162" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_154_fu_7202_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_155_fu_7130_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U167" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U163" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_156_fu_7161_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_157_fu_7174_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U164" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U165" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_158_fu_7214_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_159_fu_7289_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U168" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U173" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_160_fu_7231_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_161_fu_7243_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U169" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U170" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_162_fu_7301_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_163_fu_7260_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U174" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U171" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_164_fu_7277_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_165_fu_7390_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U172" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U179" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_166_fu_7318_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_167_fu_7344_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U175" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U176" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_168_fu_7402_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_169_fu_7361_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U180" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U177" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_170_fu_7378_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_171_fu_7481_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U178" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U185" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_172_fu_7419_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_173_fu_7435_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U181" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U182" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_174_fu_7514_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_175_fu_7452_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U187" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U183" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_176_fu_7469_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_177_fu_7538_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U184" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U189" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_178_fu_7498_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_179_fu_7526_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_17s_32_4_1_U186" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U188" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U13" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U12" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U15" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U16" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U20" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U18" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U21" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_8_fu_4984_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U22" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U24" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U29" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U26" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U27" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U30" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U32" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_18_fu_5155_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U35" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U34" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U36" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_24_fu_5223_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U38" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U41" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U40" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U42" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_29_fu_5302_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U44" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U47" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U46" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U49" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U50" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U54" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U52" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U55" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_40_fu_5521_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U56" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U58" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U63" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U60" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U61" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U64" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U66" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_52_fu_5704_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U69" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U68" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U71" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U72" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U76" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U74" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U77" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_62_fu_5892_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U78" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U80" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U83" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_68_fu_5989_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U82" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U84" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U86" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U89" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_73_fu_6068_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U88" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U90" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U92" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U95" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U94" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U97" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U98" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U100" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_84_fu_6241_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U103" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U102" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U105" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_92_fu_6350_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U106" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U110" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U108" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U111" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_97_fu_6429_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U112" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U114" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U117" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U116" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U119" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U120" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U122" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_107_fu_6598_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U125" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U124" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U126" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_113_fu_6672_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U128" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U131" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U130" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U132" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_118_fu_6751_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U134" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U137" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U136" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U139" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U140" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U144" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U142" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U145" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_129_fu_6966_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U146" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U148" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U151" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U150" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U153" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U154" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U156" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_141_fu_7143_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U159" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U158" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U161" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U162" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U166" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U164" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U167" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_151_fu_7331_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U168" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U170" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U173" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_157_fu_7428_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U172" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U174" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U176" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U179" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_162_fu_7507_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U178" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U180" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U182" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U185" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U184" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U187" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32s_32_4_1_U188" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_17s_32ns_32_4_1_U189" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_173_fu_7567_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_173"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4</Name>
            <Loops>
                <VITIS_LOOP_85_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.501</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>92</Best-caseLatency>
                    <Average-caseLatency>92</Average-caseLatency>
                    <Worst-caseLatency>92</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>92</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_85_4>
                        <Name>VITIS_LOOP_85_4</Name>
                        <TripCount>90</TripCount>
                        <Latency>90</Latency>
                        <AbsoluteTimeLatency>0.900 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_85_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>44</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1980</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_2286_p2" SOURCE="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:85" URAM="0" VARIABLE="add_ln85"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hyperspectral_hw_wrapped</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>184617</Best-caseLatency>
                    <Average-caseLatency>184617</Average-caseLatency>
                    <Worst-caseLatency>184617</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.846 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.846 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.846 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>184618</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>180</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>50</UTIL_DSP>
                    <FF>15961</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>15231</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="ref_pixel_V_U" SOURCE="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:37" URAM="0" VARIABLE="ref_pixel_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in_stream" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 4, 5, 5&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="in_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_stream" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 4, 5, 5&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="out_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CONTROL_BUS" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_CONTROL_BUS_" paramPrefix="C_S_AXI_CONTROL_BUS_">
            <ports>
                <port>s_axi_CONTROL_BUS_ARADDR</port>
                <port>s_axi_CONTROL_BUS_ARREADY</port>
                <port>s_axi_CONTROL_BUS_ARVALID</port>
                <port>s_axi_CONTROL_BUS_AWADDR</port>
                <port>s_axi_CONTROL_BUS_AWREADY</port>
                <port>s_axi_CONTROL_BUS_AWVALID</port>
                <port>s_axi_CONTROL_BUS_BREADY</port>
                <port>s_axi_CONTROL_BUS_BRESP</port>
                <port>s_axi_CONTROL_BUS_BVALID</port>
                <port>s_axi_CONTROL_BUS_RDATA</port>
                <port>s_axi_CONTROL_BUS_RREADY</port>
                <port>s_axi_CONTROL_BUS_RRESP</port>
                <port>s_axi_CONTROL_BUS_RVALID</port>
                <port>s_axi_CONTROL_BUS_WDATA</port>
                <port>s_axi_CONTROL_BUS_WREADY</port>
                <port>s_axi_CONTROL_BUS_WSTRB</port>
                <port>s_axi_CONTROL_BUS_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CONTROL_BUS:in_stream:out_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="in_stream_">
            <ports>
                <port>in_stream_TDATA</port>
                <port>in_stream_TDEST</port>
                <port>in_stream_TID</port>
                <port>in_stream_TKEEP</port>
                <port>in_stream_TLAST</port>
                <port>in_stream_TREADY</port>
                <port>in_stream_TSTRB</port>
                <port>in_stream_TUSER</port>
                <port>in_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="out_stream_">
            <ports>
                <port>out_stream_TDATA</port>
                <port>out_stream_TDEST</port>
                <port>out_stream_TID</port>
                <port>out_stream_TKEEP</port>
                <port>out_stream_TLAST</port>
                <port>out_stream_TREADY</port>
                <port>out_stream_TSTRB</port>
                <port>out_stream_TUSER</port>
                <port>out_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="out_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_CONTROL_BUS">32, 4, , , , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CONTROL_BUS">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CONTROL_BUS">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CONTROL_BUS">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CONTROL_BUS">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="in_stream">both, 32, 5, 5, 4, 1, 1, 4, 4, 1, </column>
                    <column name="out_stream">both, 32, 5, 5, 4, 1, 1, 4, 4, 1, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_stream">in, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 4 5 5&gt; 0&gt;&amp;</column>
                    <column name="out_stream">out, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 4 5 5&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in_stream">in_stream, interface, , </column>
                    <column name="out_stream">out_stream, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:11" status="valid" parentFunction="calculate_distance" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:19" status="valid" parentFunction="hyperspectral_hw_wrapped" variable="return" isDirective="0" options="s_axilite port=return bundle=CONTROL_BUS"/>
        <Pragma type="interface" location="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:20" status="valid" parentFunction="hyperspectral_hw_wrapped" variable="in_stream" isDirective="0" options="axis port=in_stream"/>
        <Pragma type="interface" location="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:21" status="valid" parentFunction="hyperspectral_hw_wrapped" variable="out_stream" isDirective="0" options="axis port=out_stream"/>
        <Pragma type="pipeline" location="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47" status="valid" parentFunction="hyperspectral_hw_wrapped" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:57" status="valid" parentFunction="hyperspectral_hw_wrapped" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:86" status="valid" parentFunction="hyperspectral_hw_wrapped" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="hyperspectral_hw_wrapped" options="dim=1 type=complete  variable=closest_pixel" pragmaLocId="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:0:1" srcPragmaType="pipeline" srcPragmaLoc="../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:57" srcPragmaSource="pragma" srcIsDirective="0" variable="closest_pixel" varLoc=""/>
    </AutoPragmaReport>
</profile>

