{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "fac37d2c-cc4e-409e-9b75-e787530c608b",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "bf572b127f3e8910bfdc7a55242f088b",
     "grade": false,
     "grade_id": "cell-c2d5066b268e9c4c",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    },
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "# EE194 Lab 0: Chisel - Part 1: Introduction to Scala, Chisel & Chisel Combinational Logic\n",
    "\n",
    "Adapted from [Scott Beamer](https://scottbeamer.net/)â€™s [CSE 228A - Agile Hardware Design](https://github.com/agile-hw) lecture demos + labs & [FreeChipsProject Chisel bootcamp](https://github.com/freechipsproject/chisel-bootcamp)\n",
    "\n",
    "This series of labs aim to be a concentrated combination of both of the above resources. We expect this series of labs to take ~6-10 hours total, across all parts.\n",
    "\n",
    "## A paradigm shift from EECS151...\n",
    "Designing a large SoC in ~18 weeks means changing the way we think about large scale design. You might've done/heard the following about large scale designs in industry:\n",
    "\n",
    "### The traditional \"waterfall\" method of design:\n",
    "![](./images/trad-hw.svg)\n",
    "* Complete each stage before moving on\n",
    "* Late integration or changes to design during optimization requires changing everything -- design, spec, reimplmentation, reoptimize, reverify...\n",
    "\n",
    "This is like a large construction project: You carefully plan to ensure everything goes smoothly, you construct lots of tests, double check everything before you start construction (because once you construct, you can't change it again/or it is very difficult to change it).\n",
    "\n",
    "### The Agile method of design:\n",
    "What if... \n",
    "\n",
    "a) It was easy to change a design? -- Change the cache capacity just by modifying 1 parameter.\n",
    "\n",
    "b) Had a wealth of reuseable modules at your disposal that you could reuse across projects? -- Need a Page Table Walker? Bring it in from another project and instantiate it with 1 line.\n",
    "\n",
    "c) Generate a memory controller dynamically at compile time based on parameters you've supplied... Without writing RTL that is specifically targeted for that 1 design specification.\n",
    "\n",
    "d) Disconnect your RTL from the underlying implementation technology: 1 set of RTL, build for FPGA or ASIC without thinking about changing your SRAMs to FPGA friendly memories.\n",
    "\n",
    "e) Rip out an old module, hack in a new one, be able to unit test immediately even if the rest of the hardware immediately using that module isn't built... \n",
    "\n",
    "Agile design is:\n",
    "* Recognizing that the end goal (or the path to it) will always be changing & hard to set in stone/know in advance.\n",
    "* Realizing that during the process of designing, the designer will need to constantly reassess and adapt/change their design.\n",
    "* Given the above, recognizing that there needs to be a way to easily integrate & test new designs, be able to change large chunks of a design without having to rebuild the entire thing from a new spec.\n",
    "\n",
    "![](./images/agile-hw.svg)\n",
    "\n",
    "## Chisel: Constructing Hardware in a Scala Embedded Language\n",
    "* A language built on top of Scala (essentially a series of Scala packages) that enables construction of synthesizable hardware designs.\n",
    "* Aims to harness the benefits of a traditional object-oriented software programming language (Scala) and apply those benefits to designing (and dynamically generating) hardware.\n",
    "* Chisel â‰  Scala!\n",
    "\n",
    "**Scala:**\n",
    "* Strongly statically typed language supporting both Object-Oriented and functional programming.\n",
    "* Can be compiled to Java and run on the JVM, provides native interoperability with Java.\n",
    "\n",
    "### Chisel's goal is:\n",
    "* Allow you to improve your design through iteration/revision, without having to implement an overly ambitious initial design\n",
    "* Allow you to better allocate design & effort once you can see how things start fitting together\n",
    "* Design for reuse of components\n",
    "* Design for readability \n",
    "\n",
    "### Useful references/resources:\n",
    "* Scala syntax cheatsheet: https://docs.scala-lang.org/cheatsheets/index.html \n",
    "* Scala getting started guide: https://docs.scala-lang.org/tour/basics.html\n",
    "\n",
    "* Chisel Cookbook: https://www.chisel-lang.org/docs/cookbooks\n",
    "* Chisel Explanations: https://www.chisel-lang.org/docs/explanations\n",
    "* Chisel API Documentation: https://www.chisel-lang.org/api/latest/chisel3/index.html\n",
    "* Chisel Test GitHub/Docs: https://github.com/ucb-bar/chiseltest\n",
    "\n",
    "\n",
    "# Notes/Context:\n",
    "## Scala's execution mechanisms / Why we are on a Jupyter Notebook:\n",
    "Scala typically has 2 execution mechanisms:\n",
    "1. Compile -> Execute\n",
    "* Compile Scala program and run on JVM -- This is what Chipyard does\n",
    "* Code need to be structured in classes & there needs to be a `main` class\n",
    "* Need a build tool such as `sbt` (Used by Chipyard) to compile\n",
    "2. Read-Eval-Print Loop (REPL)\n",
    "* Write & evaluate a single line at time\n",
    "* What these Jupyter notebooks do\n",
    "    * We wanted you all do be able to do the labs before getting BWRC accounts / not have to deal with immediately doing account setup\n",
    "\n",
    "## Chisel Versioning\n",
    "* You might see many versions of Chisel throughout Chipyard, looking at documentation, etc...\n",
    "* This lab uses Chisel 3.6.1 - Chipyard is compatible with this version of Chisel, however, some projects have support for Chisel 6 and Chisel 7. For the most part, you don't need to worry about Chisel versioning. Existing code (including those in Chipyard) will automatically pull in the right versions.\n",
    "* Be aware when reading documentation. Some of the docs supplied above are for Chisel 7, meaning some functions might not be available in Chisel 3. But as far as staff can tell, you shouldn't run into those issues for these labs.\n",
    "* Relevant Chisel Versions:\n",
    "    * 3.6.1 (June 2024) is the bridge from the old to the new\n",
    "    * 6.7 (March 2025) is the most recent released version\n",
    "    * 7 is under public development\n",
    "    * There is no version 4, as it was skipped to make version jump apparent\n",
    "\n",
    "## Debugging\n",
    "* There is a (short) debugging guide in the `part0` folder. It is intended to be a \"just-in-time\" lab in the sense that you read it whenever you need it/tips on how debugging works in Chisel. It is not required and you may find yourself reaching the end of this series of exercises without needing to read it. \n",
    "\n",
    "If you do find yourself in that situation, go take a short read of it anyways, the \"how to print stuff\" information is useful for when you are working in Chipyard."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cac5e9da",
   "metadata": {
    "editable": false,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "# Start!\n",
    "\n",
    "Make sure you fill in any place that says `YOUR CODE HERE` or \"YOUR ANSWER HERE\" or `YOUR ACTION NEEDED HERE`.\n",
    "\n",
    "If you see `???` right below `YOUR CODE HERE`, make sure to remove that after you have implemented your solution (and before you run the code block)."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "equal-helen",
   "metadata": {
    "cell_style": "center",
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "dd64300a1e45d8303c86cfc1336a2fc6",
     "grade": false,
     "grade_id": "header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    },
    "slideshow": {
     "slide_type": "slide"
    },
    "tags": []
   },
   "source": [
    "### Import the necessary Chisel dependencies. \n",
    "> There will be cells like these in every lab. Make sure you run them before proceeding to bring the Chisel Library into the Jupyter Notebook scope!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 0,
   "id": "framed-coffee",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "a96a927c82031ccee99f4ef9f547bc4e",
     "grade": false,
     "grade_id": "load-chisel",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    },
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "interp.configureCompiler(_.settings.processArguments(List(\"-Wconf:cat=deprecation:s\"), true))\n",
    "interp.load.module(os.Path(s\"${System.getProperty(\"user.dir\")}/resource/chisel_deps.sc\"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "registered-expression",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "901d9fdacbe59a9692672c167d68ce88",
     "grade": false,
     "grade_id": "imports",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    },
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "import chiseltest._\n",
    "import chiseltest.RawTester.test"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "raised-thong",
   "metadata": {
    "deletable": false,
    "editable": true,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "63f0ff47a2a529e36411a5419098b23c",
     "grade": false,
     "grade_id": "conditionals-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    },
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "## Scala conditionals\n",
    "> Practice with Scala's if/else. Return `\"heads\"` if `flip` is `true`, else return `\"tails\"`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "governing-madonna",
   "metadata": {
    "deletable": false,
    "editable": true,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "7993e440bb620f0243da3ab5e675bf4f",
     "grade": false,
     "grade_id": "ScalaCondPractice",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    },
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "def scalaCondPractice(flip: Boolean): String = {\n",
    "    // YOUR CODE HERE\n",
    "    ???\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 0,
   "id": "comparable-elevation",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "bf8fd19f2730b3d1a319fa0beb453760",
     "grade": true,
     "grade_id": "scp-test",
     "locked": true,
     "points": 2,
     "schema_version": 3,
     "solution": false,
     "task": false
    },
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "assert(scalaCondPractice(true) == \"heads\")\n",
    "assert(scalaCondPractice(false) == \"tails\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5673a7e6",
   "metadata": {
    "editable": false,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "## Scala Lang & Chisel Conventions\n",
    "We won't be giving a comprehensive overview of the Scala language or Chisel here; For that you should look at the resources above as you go through the exercises.\n",
    "\n",
    "Listed here are some conventions you should follow when using Chisel.\n",
    "\n",
    "### Variables\n",
    "\n",
    "#### `var` - **Mutable** variable (**discouraged**)\n",
    "* Functions like variables in conventional languages\n",
    "\n",
    "#### `val` - **Immutable** variable (**encouraged**)\n",
    "* Almost always used for variables when using Chisel\n",
    "* Allows compiler to safely perform more ambitious optimizations\n",
    "* Can increase code clarity by renaming values each step of the way"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "939ebc81",
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "var mutableVariable = 0\n",
    "mutableVariable = 194\n",
    "\n",
    "val immutableVariable = 42"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "81b0f4f3",
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "// This will error!\n",
    "immutableVariable = 290"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8d6e0164",
   "metadata": {
    "editable": false,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "## Chisel Types\n",
    "* Chisel has its own variable types. **These are not the same as Scala types!** These represent hardware components as opposed to Scala types which represent a value in software.\n",
    "\n",
    "### `Bool` - Single-bit logical signal (`.B`)\n",
    "* â‰  Scala's Boolean\n",
    "### `UInt` - Unsigned Integer (`.U`)\n",
    "* You can set bit-width explicitly or let it be inferred\n",
    "### `SInt` - Signed Integer (`.S`)\n",
    "* 2's complement"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "8355c0ff",
   "metadata": {},
   "outputs": [],
   "source": [
    "0.B // Chisel Bool\n",
    "true // Scala Boolean\n",
    "true.B // Chisel Bool\n",
    "\n",
    "6 // Scala Int\n",
    "6.U // Chisel unsigned 6\n",
    "6.S // Chisel signed 6\n",
    "6.U(8.W) // Chisel unsigned 6 represented in 8 bits (unused bits are 0)\n",
    "\n",
    "val inferredUInt: UInt = 4.U\n",
    "val inferredUIntEx2 = 5.U\n",
    "\n",
    "val explicitUInt_8 = 10.U(8.W)\n",
    "\n",
    "-2.S // Chisel -2 signed\n",
    "-2.S(8.W) // Chise -2 signed number represented in 8 bits"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cf81cbee",
   "metadata": {},
   "source": [
    "### Other ways to express literals\n",
    "We can prefix strings with encoding `h` (hex), `o` (octal), `b` (binary)\n",
    "* Then, can add `.U`, `.S`, `.B` cast to `UInt`, `SInt`, `Bool`\n",
    "* Can also break up long literals with `_` in the string"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "c81c0c15",
   "metadata": {},
   "outputs": [],
   "source": [
    "\"b1010\".U\n",
    "\"ha\".U\n",
    "\"h_dead_beef\".U\n",
    "\"ha\".U\n",
    "\"ha\".U(8.W)\n",
    "\"ha\".asUInt(8.W)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f177e83a",
   "metadata": {
    "editable": false,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "## Chisel Operators & Combinational Logic\n",
    "Check the [Chisel Cheatsheet](https://github.com/freechipsproject/chisel-cheatsheet/blob/master/chisel_cheatsheet-0.5.3-beta.pdf) for a list of operators (first page, top of third column)\n",
    "* Most of the operators you expect exists\n",
    "* NOTE: some of them have different symbols than what you are probably used to: `===` for equality checking in Chisel... `==` is for Scala equality checking\n",
    "    * If you use `==` to check equality between 2 Chisel Objects, it'll error\n",
    "* Pay attention to the result widths\n",
    "* Pay attention to the parameters of these operators -- On the cheat sheet `c, x, y` are Chisel types; `n, m` are Scala Ints\n",
    "    * Similar to Verilog, you can't use an input wire as the argument in bit slicing (ie - the following Verilog is what you would be trying to write had you used a Chisel UInt where a Scala Int was supposed to go)\n",
    "    ```verilog\n",
    "    module illegal(\n",
    "        input [31:0] data_in,\n",
    "        input [7:0] start,\n",
    "        input [7:0] finish,\n",
    "        output [7:0] slice_out\n",
    "    );\n",
    "  \n",
    "        assign slice_out = data_in[start : finish];\n",
    "  \n",
    "    endmodule\n",
    "    ```\n",
    "* Just like Verilog, manipulating Chisel types will need to be in a `Module`!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5ab2e9f2",
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "val a = 7.U\n",
    "val b = 5.U\n",
    "\n",
    "a + b // this will error!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0361b902",
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "class ChiselOperators extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val out = Output(UInt(8.W))\n",
    "        val out_buggy = Output(UInt(8.W))\n",
    "        val a_b_same = Output(Bool())\n",
    "    })\n",
    "\n",
    "    val a = 1.U\n",
    "    val b = 2.U\n",
    "\n",
    "    // YOUR CODE HERE\n",
    "    io.out := a + b // This is actually a buggy implementation -- why? Find the bug and fix it!\n",
    "\n",
    "    val c = 7.U\n",
    "    val d = 5.U\n",
    "\n",
    "    // YOUR CODE HERE\n",
    "    // HINT! What is c + d supposed to be? Look at the \"Width\" column on the Chisel cheatsheet for the \"+\" operator.\n",
    "    io.out_buggy := c + d\n",
    "    // HINT! What operator should you actually be using instead of \"+\"?\n",
    "\n",
    "    // YOUR ACTION NEEDED HERE\n",
    "    io.a_b_same := (a == b) // This will error since we are trying to compare 2 Chisel types -- Try to comment this out and run the code again!\n",
    "\n",
    "    io.a_b_same := (a === b)\n",
    "    \n",
    "    printf(p\"out: ${io.out}, out_buggy: ${io.out_buggy}, a_b_same: ${io.a_b_same}\\n\") \n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b391168a",
   "metadata": {
    "editable": false,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "def testChiselOperator: Boolean = {\n",
    "    test(new ChiselOperators) { c =>\n",
    "        c.io.out.expect(3.U)\n",
    "        c.clock.step(1)\n",
    "    }\n",
    "    true\n",
    "}\n",
    "assert(testChiselOperator)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "educated-order",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "d48a565a950e4266ec2c63ec78357e40",
     "grade": false,
     "grade_id": "CombLogic-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "### More Chisel Operators: Combinational Logic\n",
    "> Assign the boolean expression: `(a OR b) AND (NOT c)` to the module's output. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "simplified-scanning",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "a27cd34c4cd2b84dfd0e48f11bbb3f79",
     "grade": false,
     "grade_id": "CombLogic",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "class CombLogic extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val a   = Input(Bool())\n",
    "        val b   = Input(Bool())\n",
    "        val c   = Input(Bool())\n",
    "        val out = Output(Bool())\n",
    "    })\n",
    "    \n",
    "    // YOUR CODE HERE\n",
    "    ???\n",
    "    \n",
    "    // We can print state like this everytime `step()` is called in our test\n",
    "    printf(p\"a: ${io.a}, b: ${io.b}, c: ${io.c}, out: ${io.out}\\n\")\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "burning-terrorism",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "3b6add7366909048df6b08e432938729",
     "grade": false,
     "grade_id": "testCombLogic-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "## Chisel Test\n",
    "\n",
    "Documentation is here if you need it: https://github.com/ucb-bar/chiseltest; feel free to parrot the tests in the previous examples. If you need more help understanding how Chisel Tests work: https://github.com/agile-hw/lectures/blob/main/02-hello/lec02-hello.ipynb (Search: \"Brief ChiselTest Intro\")\n",
    "\n",
    "TLDR:\n",
    "* `poke` - Set value of wire\n",
    "* `peek` - Read value of wire\n",
    "* `expect` - read value & compare (assert)\n",
    "* `clock.step(x)` - ticks the clock x times\n",
    "\n",
    "### What is Chisel Test?\n",
    "* By default, Chisel Test uses the [Treadle](https://github.com/chipsalliance/treadle) simulation engine, but it has native Verilator support as well.\n",
    "* The closest thing to compare Chisel Tests to is a Verilog test bench you might've written in EECS151.\n",
    "* You aren't running a binary -- You are essentially testing your circuit by driving individual wires... So Chisel Test is good for testing individual modules, but keep in mind this **will not** test/find issues when you start integrating, especially with existing Chipyard IP.\n",
    "* Generally it isn't too productive to spend a whole ton of time writing Chisel Tests... It is more of a \"sanity check\" -- In line with the Agile Design principals, you should get the most basic implementation complete to a state where you can run a \"hello world\" RISC-V binary on it. Then define the workload you would eventually want your block to run in the RISC-V binary/Baremetal tests. It'll then fail horribly for the workload that you want it to eventually do -- but that's OK! You can then iterate towards that goal.\n",
    "\n",
    "> Write your own test that tests `CombLogic` exhaustively for all input values `a, b, and c`. The module should return `true` if and only if all calls to `dut.io.out.expect(...)` succeed.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "pacific-standing",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "1fc94d98a277009cd779b8741e55f10d",
     "grade": false,
     "grade_id": "testCombLogic",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "def testCombLogic: Boolean = {\n",
    "    test(new CombLogic) { dut =>\n",
    "        \n",
    "        // YOUR CODE HERE\n",
    "        ???\n",
    "\n",
    "    }\n",
    "    true\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "severe-collins",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "9b3abea251458a75ffbd2b0e5a504c3a",
     "grade": true,
     "grade_id": "testCombLogic-test",
     "locked": true,
     "points": 4,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "assert(testCombLogic)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "73d3ff92",
   "metadata": {},
   "source": [
    "### Where is my Verilog?!\n",
    "Gimme Gimme Gimme (A Verilog Module)!\n",
    "\n",
    "Hold your horses... We'll use this opportunity to discuss how your design goes from a `.scala` file to Verilog. ðŸ‘» Compilers! ðŸ‘»\n",
    "\n",
    "This is good information to know for when you have to go look at the Verilog that the Chisel you wrote generates and open a file up to a couple thousand lines of generated Verilog >_> Having this context will make it slightly more sane."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a0266cff",
   "metadata": {},
   "source": [
    "#### Chisel Tool Flow (Frontend)\n",
    "* TLDR: The frontend flow for Chisel brings your design from a `.scala` file to a `.fir` file, which is an [intermediate representation](https://en.wikipedia.org/wiki/Intermediate_representation) of your circuit. (See graphic below)\n",
    "\n",
    "The longer answer is that when you hit \"Build\" for your Chisel project, the build tool (SBT) brings in the Chisel Plugin/Library, then all of that is sent through the Scala Compiler (Scalac) to be converted to Java Byte Code. Then that byte code is run on the JVM, which elaborates your design using dependencies from the Chisel Plugin/Library. During elaboration, a Chisel IR is generated which takes the shape of a graph of the hardware you have described. This then is converted (or you can emit/dump Chisel IR, but that's not very helpful) to CHIRRTL (also known as \"high-firrtl\"). Then, CHIRRTL is descended down to the FIRRTL representation. This results in the `.fir` file.\n",
    "\n",
    "![](./images/frontend.svg)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5026e27f",
   "metadata": {},
   "source": [
    "We can inspect the FIRRTL for our `CombLogic` Module:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "07461e56",
   "metadata": {},
   "outputs": [],
   "source": [
    "import chisel3.stage.ChiselStage\n",
    "import scala.io.Source\n",
    "import scala.util.{Try, Using}\n",
    "\n",
    "object FirrtlMain extends App {\n",
    "    (new ChiselStage).emitFirrtl(new CombLogic, args)\n",
    "}\n",
    "\n",
    "// Dump .fir file into output so it is easier to read here - If this errors the first time around, run this cell again\n",
    "Using(Source.fromFile(\"./CombLogic.fir\")) { source =>\n",
    "    source.getLines.foreach(println)\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6e6e5ac6",
   "metadata": {},
   "source": [
    "#### Chisel Tool Flow (Backend)\n",
    "To convert our FIRRTL representation into Verilog, we run the contents of the `.fir` file through the [FIRRTL compiler](https://github.com/chipsalliance/firrtl) (now known as CIRCT in newer versions of Chisel, but Chipyard hasn't upgraded yet :/)\n",
    "\n",
    "![](./images/backend.svg)\n",
    "\n",
    "This results in our Verilog:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "397a3a98",
   "metadata": {},
   "outputs": [],
   "source": [
    "printVerilog(new CombLogic)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "27209164",
   "metadata": {},
   "source": [
    "If you are curious about Chisel and how the elaboration & compilation works, check out these links:\n",
    "* https://docs.google.com/presentation/d/1gMtABxBEDFbCFXN_-dPyvycNAyFROZKwk-HMcnxfTnU/edit?slide=id.p#slide=id.p\n",
    "* https://www.youtube.com/watch?v=2-ZiXNd9wbc\n",
    "* https://www.youtube.com/watch?v=qM9G0jr3rLY\n",
    "\n",
    "^ From: https://stackoverflow.com/questions/58510182/developers-guide-for-chisel\n",
    "\n",
    "The complete flow for `.scala` to independent VCS/Verilator full binary simulation is below:\n",
    "![](./images/chisel_to_verilator_fullflow.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "finnish-little",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "bbdc4fd9b18a6b7153e60250acddfc2a",
     "grade": false,
     "grade_id": "scalaCond-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "## Scala Conditionals in Chisel modules\n",
    "> At hardware elaboration time, we can use Scala conditionals to change which hardware is created within a module. Implement the module such that if the `useAnd` argument is `true`, the generated hardware produces `a && b`, and otherwise produces `a || b`. The generated hardware should contain only `AND` logic or `OR` logic, but not both.\n",
    "\n",
    "This is quite similar in functionality to `ifdef in Verilog, however, here you have the full power of the Scala programming language at your disposal to determine what blocks should be generated at elaboration time and what blocks shouldn't."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "terminal-cleaners",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "8f023de2d1c4e162ab0877cbcc420f16",
     "grade": false,
     "grade_id": "AndOrCompileTime",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "class AndOrGenerationTime(useAnd: Boolean) extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val a   = Input(Bool())\n",
    "        val b   = Input(Bool())\n",
    "        val out = Output(Bool())\n",
    "    })\n",
    "    \n",
    "    // YOUR CODE HERE\n",
    "    ???\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cathedral-indie",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "bf0a38f7260f4946ff5fad4cf8b14104",
     "grade": true,
     "grade_id": "testAndOrCompileTime",
     "locked": true,
     "points": 3,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "def testAndOrGenerationTime(useAnd: Boolean): Boolean = {\n",
    "    test(new AndOrGenerationTime(useAnd)) { dut =>\n",
    "        for (a <- Seq(true, false)) {\n",
    "            for (b <- Seq(true, false)) {\n",
    "                dut.io.a.poke(a.B)\n",
    "                dut.io.b.poke(b.B)\n",
    "                if (useAnd) dut.io.out.expect((a && b).B)\n",
    "                else        dut.io.out.expect((a || b).B)\n",
    "            }\n",
    "        }\n",
    "    }\n",
    "    true\n",
    "}\n",
    "assert(testAndOrGenerationTime(useAnd = true))\n",
    "assert(testAndOrGenerationTime(useAnd = false))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "92108bb4",
   "metadata": {},
   "source": [
    "You can see in the Verilog that only either the `AND` or `OR` logic is being generated:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "524e69a0",
   "metadata": {},
   "outputs": [],
   "source": [
    "printVerilog(new AndOrGenerationTime(true))\n",
    "println(\"\\n\")\n",
    "printVerilog(new AndOrGenerationTime(false))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "induced-brazilian",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "3f43fb18851d0528e9576cfb7d05ed25",
     "grade": false,
     "grade_id": "ChiselCond-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "## Chisel Conditional in Chisel modules\n",
    "> Generated hardware can use conditionals (i.e `Mux` or `when/elsewhen/otherwise`) to select signals. In this exercise, `useAnd` is an `Input` to the module. If `useAnd` is `true`, then the output `out` should be `a && b`, otherwise `a || b`. In this problem, both the logic for `a && b` and `a || b` hardware should be generated. Use a Chisel `Mux` for this exercise, as in the next one you will get to use a Chisel `when` statement.\n",
    "\n",
    "FYI: If you want a Mux-tree / multi-input Mux, see: https://javadoc.io/doc/edu.berkeley.cs/chisel3_2.13/latest/chisel3/util/Mux1H$.html"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "legislative-barrier",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "ee80d14ac4ab33e27bfc94afeac4a973",
     "grade": false,
     "grade_id": "AndOrRunTime",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "class AndOrRunTime extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val a      = Input(Bool())\n",
    "        val b      = Input(Bool())\n",
    "        val useAnd = Input(Bool())\n",
    "        val out    = Output(Bool())\n",
    "    })\n",
    "    \n",
    "    // YOUR CODE HERE\n",
    "    ???\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "false-transaction",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "17b688d068b75fdf74bba55d29f4e79c",
     "grade": true,
     "grade_id": "testAndOrRunTime",
     "locked": true,
     "points": 3,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "def testAndOrRunTime: Boolean = {\n",
    "    test(new AndOrRunTime) { dut =>\n",
    "        for (a <- Seq(true, false)) {\n",
    "            for (b <- Seq(true, false)) {\n",
    "                for (useAnd <- Seq(true, false)) {\n",
    "                    dut.io.a.poke(a.B)\n",
    "                    dut.io.b.poke(b.B)\n",
    "                    dut.io.useAnd.poke(useAnd.B)\n",
    "                    if (useAnd) dut.io.out.expect((a && b).B)\n",
    "                    else        dut.io.out.expect((a || b).B)\n",
    "                }\n",
    "            }\n",
    "        }\n",
    "    }\n",
    "    true\n",
    "}\n",
    "assert(testAndOrRunTime)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "infrared-engineering",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "4d91bc409f7ecb689fd86f25215fd88b",
     "grade": false,
     "grade_id": "lastConnect-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "## Chisel's Last connect semantics\n",
    "> When connecting Chisel components, the last connection made is the one that \"wins\" (exists in the generated hardware). In the module below, the default output is `5.U` because `out` is connected to `5.U` after `4.U`. Use a `when` statement to conditionally connect `8.U` to the output when the input `update` is set high, or keep the default connection when `update` is set low."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "accurate-farmer",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "b0c070b27061872fdcc548f6d47880a0",
     "grade": false,
     "grade_id": "LastConnect",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "class LastConnect extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val update = Input(Bool())\n",
    "        val out    = Output(UInt())\n",
    "    })\n",
    "    \n",
    "    io.out := 4.U\n",
    "    io.out := 5.U\n",
    "    // YOUR CODE HERE\n",
    "    ???\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "formal-density",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "ffb5e29b04a2d3f1e532f6630dff1883",
     "grade": true,
     "grade_id": "testLastConnect",
     "locked": true,
     "points": 2,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "def testLastConnect: Boolean = {\n",
    "    test(new LastConnect) { dut =>\n",
    "        dut.io.update.poke(true.B)\n",
    "        dut.io.out.expect(8.U)\n",
    "        \n",
    "        dut.io.update.poke(false.B)\n",
    "        dut.io.out.expect(5.U)\n",
    "    }\n",
    "    true\n",
    "}\n",
    "assert(testLastConnect)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "modified-drinking",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "0d8efeda1e8ec6089d5f478f66b4d942",
     "grade": false,
     "grade_id": "relu-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "## Simple ReLU\n",
    "> Let's put together some of these techniques to build a more complicated module. A ReLU or rectified linear unit is a function used in ML. (https://en.wikipedia.org/wiki/Rectifier_(neural_networks))\n",
    "\n",
    "> To combine everything we've learned so far we will slightly modify the function to saturate at a parameterized upper-bound of our choosing. The module will compute this function: `f(x, upper_bound) = max(0, min(x, upperBound))`.\n",
    "\n",
    "> Here is an example where we parameterize `upperBound = 3`. Note the input `x` and output `y` will be of type SInt.\n",
    "\n",
    "<img src=\"images/relu.png\" style=\"width:60%;\">"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "controlled-penguin",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "c67dc3d1e9de73019b3de254ddff2340",
     "grade": false,
     "grade_id": "relu",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "class ReLU(upperBound: Int) extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val x = Input(SInt(5.W))\n",
    "        val y = Output(SInt(5.W))\n",
    "    })\n",
    "    // YOUR CODE HERE\n",
    "    ???\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "roman-edmonton",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "5a4516d8a4d3ff261344971a6a38921d",
     "grade": false,
     "grade_id": "testrelu-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "### Testing ReLU\n",
    "> A test for `ReLU` that tests `x` at input values `-1, 0, 1, 15`. The test (`testReLU`) is parameterized by `upperBound`, and you can assume `upperBound` is non-negative. The module should return `true` if and only if all calls to `dut.io.y.expect(...)` succeed."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "included-disclaimer",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "ec0600818b8574423d150b31c961a3f8",
     "grade": false,
     "grade_id": "testReLu",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "def testReLU(upperBound: Int): Boolean = {\n",
    "    require(upperBound >= 0)\n",
    "    test(new ReLU(upperBound)) { dut =>\n",
    "        dut.io.x.poke(-1.S)\n",
    "        dut.io.y.expect(0.S)\n",
    "\n",
    "        dut.io.x.poke(0.S)\n",
    "        dut.io.y.expect(0.S)\n",
    "\n",
    "        if (upperBound < 1) {\n",
    "            dut.io.x.poke(1.S)\n",
    "            dut.io.y.expect(0.S)\n",
    "        } else {\n",
    "            dut.io.x.poke(1.S)\n",
    "            dut.io.y.expect(1.S)\n",
    "        }\n",
    "\n",
    "        if (upperBound < 15) {\n",
    "            dut.io.x.poke(15.S)\n",
    "            dut.io.y.expect(upperBound.S)\n",
    "        } else {\n",
    "            dut.io.x.poke(15.S)\n",
    "            dut.io.y.expect(15.S)\n",
    "        }\n",
    "    }\n",
    "    true\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "adjacent-fifth",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "2479744fd1d2f62c3d29fbd0420869b9",
     "grade": true,
     "grade_id": "testRelu",
     "locked": true,
     "points": 8,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "for(upperBound <- 0 until 16) {\n",
    "    println(s\"Testing ReLu, upperBound=$upperBound\")\n",
    "    assert(testReLU(upperBound))\n",
    "}"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Scala",
   "language": "scala",
   "name": "scala"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".sc",
   "mimetype": "text/x-scala",
   "name": "scala",
   "nbconvert_exporter": "script",
   "version": "2.13.14"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
