{
  "name": "opentitan-prim-xilinx-ultrascale",
  "version": "0.1.0",
  "license": "Apache-2.0",
  "source": {
    "type": "git",
    "url": "https://github.com/lowRISC/opentitan",
    "commit": "304378684dfcf5be73bbd14faffa71790793d8c6",
    "ip_path": "hw/ip/prim_xilinx_ultrascale",
    "private": false,
    "rtl_path": "rtl",
    "rtl_files": [
      "rtl/prim_clock_buf.sv",
      "rtl/prim_clock_div.sv",
      "rtl/prim_clock_gating.sv",
      "rtl/prim_clock_inv.sv",
      "rtl/prim_pad_wrapper.sv",
      "rtl/prim_pkg.sv",
      "rtl/prim_xor2.sv"
    ]
  },
  "updated": "2026-02-19T06:22:56Z",
  "$schema": "https://vyges.com/schema/v1/vyges-metadata.schema.json",
  "x-version": "1.0.0",
  "description": "Prim Xilinx Ultrascale. OpenTitan IP block from hw/ip/prim_xilinx_ultrascale.",
  "template": "opentitan-ip-template@1.0.0",
  "target": [
    "fpga",
    "asic"
  ],
  "design_type": [
    "digital"
  ],
  "maturity": "imported",
  "created": "2026-02-19T06:12:02Z",
  "interfaces": [
    {
      "type": "bus",
      "direction": "input",
      "protocol": "TL-UL",
      "width": 32,
      "description": "TL-UL host interface for register access"
    }
  ],
  "categories": {
    "primary": "primitives",
    "secondary": [
      "xilinx",
      "ultrascale",
      "fpga"
    ],
    "tags": [
      "xilinx",
      "ultrascale",
      "fpga",
      "opentitan",
      "lowrisc-opentitan"
    ]
  },
  "community": {
    "issues": "https://github.com/vyges-ip/opentitan-prim-xilinx-ultrascale/issues",
    "contributions": "https://github.com/vyges-ip/opentitan-prim-xilinx-ultrascale/pulls"
  },
  "branding": {
    "provider": "Vyges IP Catalog",
    "logo": "https://vyges.com/assets/logo.svg",
    "website": "https://github.com/vyges-ip/opentitan-prim-xilinx-ultrascale",
    "usage": "Use of the logo is permitted for attribution or compatibility references only."
  }
}
