{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574458800384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574458800385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 18:40:00 2019 " "Processing started: Fri Nov 22 18:40:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574458800385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458800385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mea_mem -c mea_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off mea_mem -c mea_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458800385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574458800539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574458800539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mea_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mea_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mea_mem-bh " "Found design unit 1: mea_mem-bh" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574458812237 ""} { "Info" "ISGN_ENTITY_NAME" "1 mea_mem " "Found entity 1: mea_mem" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574458812237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458812237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/tbmea_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sim/tbmea_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbmea_mem-bh " "Found design unit 1: tbmea_mem-bh" {  } { { "sim/tbmea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/sim/tbmea_mem.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574458812238 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbmea_mem " "Found entity 1: tbmea_mem" {  } { { "sim/tbmea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/sim/tbmea_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574458812238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458812238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mea_mem " "Elaborating entity \"mea_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574458812292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_0 mea_mem.vhd(52) " "VHDL Process Statement warning at mea_mem.vhd(52): signal \"add_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574458812294 "|mea_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_aux mea_mem.vhd(67) " "VHDL Process Statement warning at mea_mem.vhd(67): signal \"add_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574458812294 "|mea_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_aux mea_mem.vhd(71) " "VHDL Process Statement warning at mea_mem.vhd(71): signal \"add_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574458812294 "|mea_mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_aux mea_mem.vhd(42) " "VHDL Process Statement warning at mea_mem.vhd(42): inferring latch(es) for signal or variable \"add_aux\", which holds its previous value in one or more paths through the process" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574458812294 "|mea_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[0\] mea_mem.vhd(42) " "Inferred latch for \"add_aux\[0\]\" at mea_mem.vhd(42)" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458812295 "|mea_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[1\] mea_mem.vhd(42) " "Inferred latch for \"add_aux\[1\]\" at mea_mem.vhd(42)" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458812295 "|mea_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[2\] mea_mem.vhd(42) " "Inferred latch for \"add_aux\[2\]\" at mea_mem.vhd(42)" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458812295 "|mea_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[3\] mea_mem.vhd(42) " "Inferred latch for \"add_aux\[3\]\" at mea_mem.vhd(42)" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458812295 "|mea_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[4\] mea_mem.vhd(42) " "Inferred latch for \"add_aux\[4\]\" at mea_mem.vhd(42)" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458812295 "|mea_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[5\] mea_mem.vhd(42) " "Inferred latch for \"add_aux\[5\]\" at mea_mem.vhd(42)" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458812295 "|mea_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[6\] mea_mem.vhd(42) " "Inferred latch for \"add_aux\[6\]\" at mea_mem.vhd(42)" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458812295 "|mea_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[7\] mea_mem.vhd(42) " "Inferred latch for \"add_aux\[7\]\" at mea_mem.vhd(42)" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458812295 "|mea_mem"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_aux\[0\] " "Latch add_aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stac.incremento " "Ports D and ENA on the latch are fed by the same signal stac.incremento" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574458812966 ""}  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574458812966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_aux\[1\] " "Latch add_aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stac.incremento " "Ports D and ENA on the latch are fed by the same signal stac.incremento" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574458812966 ""}  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574458812966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_aux\[2\] " "Latch add_aux\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stac.incremento " "Ports D and ENA on the latch are fed by the same signal stac.incremento" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574458812966 ""}  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574458812966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_aux\[3\] " "Latch add_aux\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stac.incremento " "Ports D and ENA on the latch are fed by the same signal stac.incremento" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574458812966 ""}  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574458812966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_aux\[4\] " "Latch add_aux\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stac.incremento " "Ports D and ENA on the latch are fed by the same signal stac.incremento" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574458812967 ""}  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574458812967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_aux\[5\] " "Latch add_aux\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stac.incremento " "Ports D and ENA on the latch are fed by the same signal stac.incremento" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574458812967 ""}  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574458812967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_aux\[6\] " "Latch add_aux\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stac.incremento " "Ports D and ENA on the latch are fed by the same signal stac.incremento" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574458812967 ""}  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574458812967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_aux\[7\] " "Latch add_aux\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stac.incremento " "Ports D and ENA on the latch are fed by the same signal stac.incremento" {  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574458812967 ""}  } { { "mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mea_mem/mea_mem.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574458812967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574458813060 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574458813399 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574458813399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574458813436 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574458813436 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574458813436 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574458813436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "983 " "Peak virtual memory: 983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574458813440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 18:40:13 2019 " "Processing ended: Fri Nov 22 18:40:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574458813440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574458813440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574458813440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574458813440 ""}
