# ECE4304_VHDL
Implementations are tested on Digilent Nexys 4 DDR board

Lab 1: Generic multiplexor network
Lab 2: Dealing with limited IO
