CMD:./cmake-build-debug/cbp sample_traces/int/int_33_trace.gz

=================== Predictor constants ===================
K = 17
DEFAULT_SIZE = 131072
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
TAG_LEN_S = { 6, 7, 9, 11, 11, 11, 11, 12IDX_LEN_S = { 
, 
, , , , , 
,  }
RESET_INTERVAL = 262144

TOT_SIZE = 183 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
75000000 instrs 
80000000 instrs 
85000000 instrs 
90000000 instrs 
95000000 instrs 
100000000 instrs 
105000000 instrs 
110000000 instrs 
EOF
Table[0]
	 occupation: 1005 / 1024
	 total predictions: 2646533
Table[1]
	 occupation: 8083 / 8192
	 total predictions: 3164170
Table[2]
	 occupation: 16350 / 16384
	 total predictions: 1174655
Table[3]
	 occupation: 16375 / 16384
	 total predictions: 1001780
Table[4]
	 occupation: 16375 / 16384
	 total predictions: 979956
Table[5]
	 occupation: 16160 / 16384
	 total predictions: 752920
Table[6]
	 occupation: 8053 / 8192
	 total predictions: 207038
Table[7]
	 occupation: 2046 / 2048
	 total predictions: 6522
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 24354275
Number of loads that miss in SQ: 23480482 (96.41%)
Number of PFs issued to the memory system 9887149
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 112005356
	misses     = 345
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 29654694
	misses     = 470388
	miss ratio = 1.59%
	pf accesses   = 9887149
	pf misses     = 24613
	pf miss ratio = 0.25%
L2$:
	accesses   = 470733
	misses     = 180631
	miss ratio = 38.37%
	pf accesses   = 24613
	pf misses     = 4017
	pf miss ratio = 16.32%
L3$:
	accesses   = 180631
	misses     = 117404
	miss ratio = 65.00%
	pf accesses   = 4017
	pf misses     = 1435
	pf miss ratio = 35.72%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :24354275
Num Prefetches generated :9895665
Num Prefetches issued :10351020
Num Prefetches filtered by PF queue :58380
Num untimely prefetches dropped from PF queue :8516
Num prefetches not issued LDST contention :463871
Num prefetches not issued stride 0 :6690228
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 110000052
cycles       = 73970551
CycWP        = 63072574
IPC          = 1.4871

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect         16062450    1932280  12.0298%  17.5662
JumpDirect           811509          0   0.0000%   0.0000
JumpIndirect         186333          0   0.0000%   0.0000
JumpReturn            67789          0   0.0000%   0.0000
Not control        94877275          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000052      6453431   1.5496    1374638     178222   0.2130       0.0276  12.9650%  17.8221    5485976    30.7817   548.5947
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052     16100420   1.5528    3525821     443597   0.2190       0.0276  12.5814%  17.7438   13675293    30.8282   547.0106
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    55000052     36154864   1.5212    7710997     989484   0.2133       0.0274  12.8321%  17.9906   30831264    31.1589   560.5679
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
   110000052     73970551   1.4871   16062450    1932280   0.2171       0.0261  12.0298%  17.5662   63072574    32.6415   573.3868
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 110000052 instrs 

ExecTime = 4971.407072067261
