// Seed: 4178538795
module module_0 (
    output wor id_0,
    output tri id_1,
    output tri id_2,
    output wor id_3
    , id_20,
    output tri0 id_4,
    input wor id_5,
    output supply1 id_6,
    output supply1 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input tri id_10,
    input wand id_11,
    output tri0 id_12,
    input tri0 id_13,
    output supply0 id_14,
    output uwire id_15,
    input supply0 id_16,
    output supply1 id_17,
    input uwire id_18
);
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    output wand id_2,
    input supply1 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wire id_6,
    input supply0 id_7,
    input uwire id_8
);
  always @(posedge 1) id_0 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_3,
      id_2,
      id_1,
      id_2,
      id_4,
      id_8,
      id_5,
      id_2,
      id_6,
      id_1,
      id_1,
      id_7,
      id_2,
      id_8
  );
endmodule
