// Seed: 2365785912
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2
);
  assign id_2 = 1 == id_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd26
) (
    input  wire  _id_0,
    output tri   id_1,
    input  uwire id_2,
    output logic id_3,
    output logic id_4,
    input  wor   id_5
);
  assign id_4 = 1;
  wire id_7;
  ;
  initial begin : LABEL_0
    id_4 = 1'b0;
    id_3 <= id_5;
    id_4 <= id_2;
  end
  logic [(  -1  )  -  -1 : id_0] id_8;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
