m255
K3
13
cModel Technology
Z0 dC:\altera\10.1sp1
vor1200_alu
Z1 !s100 9co?KamnPJ^HYQYNVDo7g1
Z2 IoKD7d0W`]hhXHHJ^1X7V_1
Z3 VnJ9`cldMKi_SD@::;M^6@3
Z4 dF:\VerilogHDL\BOOK\Project\Chapter7
Z5 w1354676413
Z6 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_alu.v
Z7 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_alu.v
L0 54
Z8 OV;L;6.6d;45
r1
31
Z9 !s102 -nocovercells
Z10 o-work min_or1200 -nocovercells -O0
!s85 0
!s101 -O0
vor1200_cfgr
Z11 !s100 d_MV6;L=Lgfh:QD?b_TWa0
Z12 I_`o<j;Db9h?nPJ0HY?LeT2
Z13 VWVajXcKaQlhKNAHf^IK0B0
R4
Z14 w1345805969
Z15 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_cfgr.v
Z16 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_cfgr.v
L0 54
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_cpu
Z17 !s100 RS0[l3bQ7B2f1cO5KSHPe0
Z18 I54`AcBCS573UgjC93kM[?1
Z19 VI^k7K[VG7NOKRJojQEMl^1
R4
R14
Z20 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_cpu.v
Z21 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_cpu.v
L0 55
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_ctrl
Z22 !s100 hnBhMX139H50<363MooLi3
Z23 I^o1AIlFjLS8hzQ4AmZ`JN2
Z24 V[KUzShfHR[3@HhC;<e9VB2
R4
Z25 w1355845842
Z26 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_ctrl.v
Z27 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_ctrl.v
L0 55
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dc_fsm
Z28 !s100 Q8T<WWFDI;jKgSICf>l642
Z29 IEDR>H@=JB6_E^:832@Uj72
Z30 Vf<9Eh>PRRM:36ezNVjLRz1
R4
R14
Z31 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_dc_fsm.v
Z32 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_dc_fsm.v
L0 71
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dc_ram
Z33 !s100 a_`h3z3^3i96X4DDB8azR2
Z34 I6IHK7M=P6NDH@9o3FcV;A2
Z35 Vm4N1JOZ;YVS09daG_1Wga2
R4
Z36 w1345805971
Z37 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_dc_ram.v
Z38 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_dc_ram.v
L0 56
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dc_tag
Z39 !s100 fCR1Q`<7cALMGaU^19F?A2
Z40 IFQlfAZZ1Akd0nNml6Y>Xb2
Z41 VzZkXBR;C4g1o]<6a5TDT91
R4
R36
Z42 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_dc_tag.v
Z43 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_dc_tag.v
L0 55
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dc_top
Z44 !s100 HSX1]IHY?2fZnD@[cI?PU3
Z45 I14EHmdnF=iCoG1i1ZCVb40
Z46 VY7gzbEifO3Tcga0YD4I^d2
R4
R36
Z47 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_dc_top.v
Z48 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_dc_top.v
L0 60
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dmmu_tlb
Z49 !s100 neTzE77em2@1RgnlIE_P]0
Z50 IU=a9?zcCPBZ9e^hW<ja3E1
Z51 VcE2;eYL@J8GSnB1fIMVCY0
R4
Z52 w1345805970
Z53 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_dmmu_tlb.v
Z54 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_dmmu_tlb.v
L0 60
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dmmu_top
Z55 !s100 _b>29bJXb8AAVa_S619Cj2
Z56 InQTF=?h?0c5ijZ;TbkjW51
Z57 V_[kjVEB^V]JMiEVIJ1do@2
R4
Z58 w1345805972
Z59 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_dmmu_top.v
Z60 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_dmmu_top.v
L0 59
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dpram
Z61 !s100 [4i[`DOmA<F?4PBaI77Zi1
Z62 ICV?D2XJ3jSziRZ>;@o@bc1
Z63 VlVO7dOUd9?kY@>O0Pa0Fe1
R4
R58
Z64 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_dpram.v
Z65 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_dpram.v
L0 60
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dpram_256x32
Z66 !s100 4@26hB:zghId`@CibXh[P1
Z67 IAS``T32;dZMgi;4nD_``31
Z68 VkFPI9<Q?L]QzRiLin<:T^2
R4
R36
Z69 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_dpram_256x32.v
Z70 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_dpram_256x32.v
L0 70
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dpram_32x32
Z71 !s100 2[JL_Ln?NnUSln<N@_1`P3
Z72 IOW=g433YSGzc:eo@:A>Qn2
Z73 VoZikRH_RLC05gGn^3ahhA0
R4
R14
Z74 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_dpram_32x32.v
Z75 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_dpram_32x32.v
Z76 L0 134
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_du
Z77 !s100 4LemY:^^I1XdA1BmC^CYG1
Z78 IVQ:e6dWND:NW]YB6cbL[D1
Z79 Vb5D>]:b]XnS7:11HB38<e3
R4
R52
Z80 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_du.v
Z81 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_du.v
L0 59
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_except
Z82 !s100 ZCCdfBF:ZcX<BAALRRb=C1
Z83 ICk1I_h0DQdHGKJf4h]]V01
Z84 V1I[>3?hXDLTz[3oh@2_3R2
R4
Z85 w1355815054
Z86 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_except.v
Z87 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_except.v
L0 67
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu
Z88 !s100 2SV3c;fbzYN3ibV]:[ia<2
Z89 Im<nGG=2MNg[o_^;jLQ7=`1
Z90 V5ZL`VQgzG4d5eBiS1[n7o1
R4
R14
Z91 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu.v
Z92 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu.v
L0 51
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_addsub
Z93 !s100 aglmPchcG6K2EkNL`HbAn3
Z94 I7AdJ^D_5OWMf=nYSIeEX22
Z95 V5:2Ye7DeClo:G78m:d5;E1
R4
R58
Z96 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_addsub.v
Z97 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_addsub.v
L0 45
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_arith
Z98 !s100 bk]Phf>UcO:HPQ2jccVZg1
Z99 Ii15XdCMad4]Xg]3aL8Mf?1
Z100 VefJi]?B_T<b>z8S5DFA_f3
R4
R52
Z101 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_arith.v
Z102 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_arith.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_div
Z103 !s100 a374XnWCa8ZBPmS>EZBQ:2
Z104 IjAkn7`14QUGR;U_hQ8VdS3
Z105 VDH_i<3NGd_6WJ6GI]E=BA3
R4
R58
Z106 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_div.v
Z107 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_div.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_fcmp
Z108 !s100 9hX_6cb3:gl=3?<OkjX_X2
Z109 I;_^RgbZHHGnUUMD3d1QC<2
Z110 V=7ZGLaTN]W1HZzNeN_G=00
R4
R52
Z111 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_fcmp.v
Z112 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_fcmp.v
L0 38
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_intfloat_conv
Z113 !s100 46jG0`D3VWH`=FAKQCXIJ3
Z114 IXGU5Bie3eZOi^oe=^_15X3
Z115 V<7zVT^GcQCIWlF?zJ=ENc0
R4
Z116 w1345805968
Z117 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_intfloat_conv.v
Z118 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_intfloat_conv.v
L0 68
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_intfloat_conv_except
Z119 !s100 CVE1^lFO62CmCBJN`>a@D2
Z120 I^k^IaS`20>@?m=f4_2EhV2
Z121 V=:N3=DfeONASbhB?_AZcb1
R4
R36
Z122 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_intfloat_conv_except.v
Z123 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_intfloat_conv_except.v
L0 40
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_mul
Z124 !s100 O5Xa77kmzni>0MSSHg>B42
Z125 IQS@C4Aggm=<WhP[GFVEnm0
Z126 VK46gC]2LPme]NNfjFXBW01
R4
R58
Z127 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_mul.v
Z128 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_mul.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_post_norm_addsub
Z129 !s100 fX9j9SW=V;ARjl?JSogl03
Z130 I`e9G@6MU1@oOgGK82S0M81
Z131 VYG8=TM6m6hJRTD6F[zO9@0
R4
R52
Z132 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_post_norm_addsub.v
Z133 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_post_norm_addsub.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_post_norm_div
Z134 !s100 ObmhUV5l6KD<_=ElgLc_k1
Z135 I3dL]RKV1Hbm?R6I2JVjF_0
Z136 VGVc<e`fJCObC@VMzniFNd3
R4
R52
Z137 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_post_norm_div.v
Z138 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_post_norm_div.v
L0 45
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_post_norm_intfloat_conv
Z139 !s100 3OfBM[b2]L=0:f^]Ef:7J3
Z140 I?c4hSZR7j0EbADghm:NOj1
Z141 VO7XV?iCUnUOWFLA>kZ;BI3
R4
R52
Z142 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_post_norm_intfloat_conv.v
Z143 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_post_norm_intfloat_conv.v
L0 40
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_post_norm_mul
Z144 !s100 XWJBZ_LdUSQNcNa=BSPP61
Z145 I63al4k=IDKkVGk]VG717R3
Z146 VcV_M6;VFOERGTU4d031cT0
R4
R52
Z147 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_post_norm_mul.v
Z148 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_post_norm_mul.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_pre_norm_addsub
Z149 !s100 3?1<Qz5bYVakJVNL6<7831
Z150 IhE:_R6oO8OZ8R68n1mod`3
Z151 VBl^?N`HX1hG^U^P;H@@Q]0
R4
R58
Z152 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_pre_norm_addsub.v
Z153 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_pre_norm_addsub.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_pre_norm_div
Z154 !s100 QED<L^Y@YaGZFCPb<0bOh1
Z155 I7JlRJD?T1ni:<mU2JTC501
Z156 VJlSFVH`VF;k5gSobCoAGB3
R4
R14
Z157 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_pre_norm_div.v
Z158 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_pre_norm_div.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_pre_norm_mul
Z159 !s100 1EL;Mb4Z[z<>EXl@Ed`4G1
Z160 IS^;=S^T@OnG0TRo32IPWK3
Z161 VBR8Gl1E:hIfGTo^zW3lQE3
R4
R14
Z162 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_pre_norm_mul.v
Z163 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_fpu_pre_norm_mul.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_freeze
Z164 !s100 a@YaR2nl8R74jg<o6hnL20
Z165 I[YaTcSTPTCX3ePj66ZTUl0
Z166 Vejod5RaNigPU6FGZkkRSV2
R4
R116
Z167 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_freeze.v
Z168 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_freeze.v
L0 64
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_genpc
Z169 !s100 0CHn;]?G8<EBY:3N[G9Ld3
Z170 IZPXPm>N<o3fTK[P8TbmSC3
Z171 V1e@[V?JJl;B84bJZKOgaO3
R4
R58
Z172 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_genpc.v
Z173 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_genpc.v
L0 54
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_gmultp2_32x32
Z174 !s100 =4ZPX>6;W2iYJ>nlRjhXj3
Z175 IQCln>TkO]:`UdF4VWmdIc1
Z176 VzFYd]dHB4JM4S8W50oG131
R4
R36
Z177 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_gmultp2_32x32.v
Z178 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_gmultp2_32x32.v
L0 65
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_ic_fsm
Z179 !s100 kz;_c?2c<`?ad[dlc>1C?2
Z180 IMGmgzhWWLV9MYK`X7K[HK0
Z181 VNbz1ea[elZhL`g55?ER``2
R4
R58
Z182 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_ic_fsm.v
Z183 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_ic_fsm.v
L0 64
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_ic_ram
Z184 !s100 4[naLUkZEnab@cL4FzzA00
Z185 Ij:W;B9V?f<ChEPDVZ@DZi0
Z186 V<GLEjl2WB3AA`o5BWT]:@3
R4
R52
Z187 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_ic_ram.v
Z188 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_ic_ram.v
L0 57
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_ic_tag
Z189 !s100 BNkI^@@DVkih]hY9@Q`iO2
Z190 IR^EEo07DZ1bWJn]ES8];C2
Z191 VIPDPhl@7oCLj0RN`>2LHW0
R4
R52
Z192 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_ic_tag.v
Z193 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_ic_tag.v
L0 57
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_ic_top
Z194 !s100 eJgQm20f1=e_56znZmnQ63
Z195 Io^z`J2P:=4TZA[z]RYaH^3
Z196 V[3jkfWQiIO_:kFW_FcHnb1
R4
R52
Z197 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_ic_top.v
Z198 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_ic_top.v
L0 56
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_if
Z199 !s100 JEmLSCoc_bWTgP^SWQ63S2
Z200 Ifeb;;;aTH2nU9e2aCg`Fa1
Z201 VOf8AcfPbP;Y:hgf]=FJfG3
R4
R36
Z202 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_if.v
Z203 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_if.v
L0 54
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_immu_tlb
Z204 !s100 k_OVz]THh6VnjHLc7HS7X2
Z205 ICUI4OMe9BG8H:cg1O7nRS2
Z206 VkFbVEO_UMO7LQNfn_4X>e3
R4
R36
Z207 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_immu_tlb.v
Z208 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_immu_tlb.v
L0 98
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_immu_top
Z209 !s100 5P7__cfj@k;54]?kG8@z@1
Z210 I8T70BW>G^RJW:KD6Qbhj32
Z211 V[jS28]jNd7G`S`lNFQR4<2
R4
R14
Z212 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_immu_top.v
Z213 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_immu_top.v
L0 53
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_iwb_biu
Z214 !s100 :JXBB]V^go`CIK5aLomYE3
Z215 IlR>^0i`96AYhcX6HRO17H2
Z216 VC]HBc=2T<QN_aBjVHT<:=3
R4
R14
Z217 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_iwb_biu.v
Z218 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_iwb_biu.v
L0 60
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_lsu
Z219 !s100 @UQX;6?IZfBQbnPBaLg0m3
Z220 I6U7_JMjoZ_Ga8Te>7el@R3
Z221 VV]Nl5De2X2hP_6iec1KXI3
R4
R52
Z222 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_lsu.v
Z223 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_lsu.v
L0 56
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_mem2reg
Z224 !s100 82Fe6D_Td1:@Be^SHoJN@1
Z225 ICkB;i?1<VADnBSifnW[@92
Z226 Vg@i^J4]FXcJciHCb7UJ[;0
R4
R52
Z227 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_mem2reg.v
Z228 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_mem2reg.v
L0 90
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_mult_mac
Z229 !s100 GY`V^eAU4J8MD92G^749a3
Z230 IYSHUWdIeBW>?nT>QP_O5i3
Z231 VWQOGO6WOY071^>oAO@in[1
R4
R36
Z232 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_mult_mac.v
Z233 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_mult_mac.v
L0 60
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_operandmuxes
Z234 !s100 ;aLUOz3iDc3fYD3]gGz6X2
Z235 I9R<`B=^FJBGl;=Ke?A>om2
Z236 VhUP`;h6:H95MIR1DoBG>i3
R4
R36
Z237 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_operandmuxes.v
Z238 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_operandmuxes.v
L0 54
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_pic
Z239 !s100 2OhizeT=41=z8=F6<aF600
Z240 IOm[ELSc;X=BaM7NU3kKde1
Z241 VOna>C3cS^e`:2;jY27b4A1
R4
R36
Z242 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_pic.v
Z243 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_pic.v
L0 53
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_pm
Z244 !s100 a0KTM=U^hhVMJAOFU@Vk]3
Z245 I9ngHDB9gXT0DzPZ`bUZMT3
Z246 VdP2ng^A;j7@k[Bjhi;IS:3
R4
R52
Z247 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_pm.v
Z248 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_pm.v
L0 75
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_qmem_top
Z249 !s100 do47l?`<SlJEoldCLJJKc3
Z250 Ik3dLO8bDj7S?V[60a@<CQ1
Z251 VD]@O0K:?:LMEZdBVeAG]40
R4
Z252 w1353243392
Z253 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_qmem_top.v
Z254 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_qmem_top.v
L0 87
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_reg2mem
Z255 !s100 4R3WbVgSL=YnPT@T2TBnM3
Z256 IiiTkjh0?zaSW23X8f8zon3
Z257 VTelm16l;^:PgclWjKNL<d3
R4
R52
Z258 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_reg2mem.v
Z259 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_reg2mem.v
L0 81
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_rf
Z260 !s100 l[;A6<6`N@Y@KVWk`Ol;J0
Z261 IOA;ZPjm7Q>0G`JSeVh:Qd1
Z262 V>1zTISBd>Wn373EJjS1bl0
R4
R52
Z263 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_rf.v
Z264 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_rf.v
L0 55
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_rfram_generic
Z265 !s100 U8T2z]hG06odfh^YZ]IFY2
Z266 IlBNT9>C0<nhn>GDQ7jdR12
Z267 VDC=2[omB>n>OHo1V5n?Dz2
R4
R58
Z268 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_rfram_generic.v
Z269 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_rfram_generic.v
L0 67
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_sb
Z270 !s100 <JDWAF?Wie?ff=<BJSK1D2
Z271 Ia34RVgVkK_Da7X9?h=c0F0
Z272 VG7zEmLF;j>SiHO0m734f^2
R4
R14
Z273 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_sb.v
Z274 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_sb.v
L0 55
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_sb_fifo
Z275 !s100 9g@JbGEN=J7b0P43Z7L>M3
Z276 IS98cJ[^i@PNAPmIo8kIS?1
Z277 VlB2cGcX=8d^hH>fh9jjQ>1
R4
R14
Z278 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_sb_fifo.v
Z279 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_sb_fifo.v
L0 66
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_sopc_tb
Z280 VYj>`?>0`oX^8a[RS7U9[f0
r1
31
Z281 IjUcfQD5TSEC4^9E_o^4DF0
Z282 dF:\VerilogHDL\BOOK\Chapter2
Z283 w1353243990
Z284 8F:/VerilogHDL/BOOK/Chapter2/or1200_tb.v
Z285 FF:/VerilogHDL/BOOK/Chapter2/or1200_tb.v
L0 3
R8
R9
R10
Z286 !s100 AMzRN7IGG@eLQkEYLB76C2
!s85 0
!s101 -O0
vor1200_spram
Z287 !s100 `8B?10k=ObHM<M^:oYVig1
Z288 InieIZBS2GAHkmGVPIi48K3
Z289 V1K0UcVA4m2eMJ8;^jeCzG1
R4
R36
Z290 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram.v
Z291 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram.v
L0 60
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_1024x32
Z292 !s100 :kn0oG_LNIM8OQLce5Wlc1
Z293 Ib9hY_OUb@UkVZ[PXje`FR0
Z294 VSRzA0DiQhZ[b:2n00=_]f2
R4
R36
Z295 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_1024x32.v
Z296 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_1024x32.v
Z297 L0 120
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_1024x32_bw
Z298 !s100 EWi_=MAg5MQ]fe9GJWA?F3
Z299 IT8RVHPGK=WC`f1i66fGof0
Z300 VehEmU3Y<RlYAzUBl0_D@R1
R4
R58
Z301 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_1024x32_bw.v
Z302 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_1024x32_bw.v
L0 89
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_1024x8
Z303 !s100 I;V3`SIgCggFOiaO[3jUf0
Z304 I3:]J57IK>Tl5J63W4]WRm0
Z305 Vh;e^z2MING7M_0FDbAST52
R4
R116
Z306 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_1024x8.v
Z307 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_1024x8.v
Z308 L0 117
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_128x32
Z309 !s100 aYU0=AigfVJWjfJPPn>PZ1
Z310 Im17E4;V06lnV;d1n5kjd90
Z311 VPgj3^>SjM8bd=7V;Fd8K00
R4
R36
Z312 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_128x32.v
Z313 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_128x32.v
L0 84
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_2048x32
Z314 !s100 1?ClQ8YWPNK>>lm_O9WBF2
Z315 IeMaQkEbC:8J6no@JR`CHY2
Z316 VbiBjm@fSJI81kH;_FNeZC0
R4
Z317 w1353323452
Z318 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_2048x32.v
Z319 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_2048x32.v
R297
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_2048x32_bw
Z320 !s100 E^_Id_AD?hC=;GG0IoCJT2
Z321 I;5id=W?iMP:gZmiToihB93
Z322 VGR?T<;;@hkkY8;9>BT2053
R4
R14
Z323 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_2048x32_bw.v
Z324 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_2048x32_bw.v
L0 92
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_2048x8
Z325 !s100 4TcAm679a>nPj6AEX<BXM0
Z326 IiDiTnS44HD@Q?0In<Wc8E2
Z327 VDYUPKQe7LDUNP7PkG5n=;1
R4
R52
Z328 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_2048x8.v
Z329 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_2048x8.v
R308
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_256x21
Z330 !s100 le=zmzFNOR[`nBeXHnZHS2
Z331 IB]UW=?NmG^AaAJoDNjnj<0
Z332 VEh3YLVi]8P@<ga?95:Vo`2
R4
R52
Z333 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_256x21.v
Z334 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_256x21.v
Z335 L0 126
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_32_bw
Z336 !s100 liPWGJf8IJlEA[A?VzS913
Z337 IM<Q[c=f^joE3@=CCn>CG93
Z338 V720EV<dUUVANVFooVGT1]2
R4
R58
Z339 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_32_bw.v
Z340 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_32_bw.v
L0 61
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_32x24
Z341 !s100 0Mn`zz<_EPI^Yb<^7H3`[0
Z342 IbPJGZmPF;XDokz<::<D=33
Z343 V>M?bDAUY`j4MnV;KPjBdK3
R4
R36
Z344 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_32x24.v
Z345 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_32x24.v
L0 88
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_512x20
Z346 !s100 1GDfGzD_M8DFBLb_NF?Lk2
Z347 I87UVEd];R@5SXgkH4Y4VZ2
Z348 V8bl]mT1f8Ij3lLQWDj5W@2
R4
R58
Z349 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_512x20.v
Z350 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_512x20.v
Z351 L0 123
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_64x14
Z352 !s100 9BeDQc^a=>OFoiMNA9:XC1
Z353 I7h0RS<LCK:7ZW?P6IM7PC0
Z354 VQ9gg_U1EK]7W_6117^STL1
R4
R58
Z355 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_64x14.v
Z356 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_64x14.v
R308
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_64x22
Z357 !s100 16_WAbNSg6?nn=SJLOAeg2
Z358 IMQ^]T^mO:XnH5R:;BSbGm3
Z359 VlVPmSnEYb8S0^zbZN`9m_3
R4
R36
Z360 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_64x22.v
Z361 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_64x22.v
R308
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_64x24
Z362 !s100 @P]<8i5d7RazAh43X2Z=O1
Z363 I@AUVQRhg2URCS@aW:HkR81
Z364 V;WZTl=bh?FSE=e:bJhAOW0
R4
R36
Z365 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_64x24.v
Z366 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_spram_64x24.v
R297
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_sprs
Z367 !s100 Sg6g;]Tl7JDn[M8GPOmRA0
Z368 IL;KUBObQ?:j1@J7Y7j`N;3
Z369 VJOiOoaXG]ZM7GfS@JB:kF2
R4
R14
Z370 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_sprs.v
Z371 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_sprs.v
L0 54
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_tb
Z372 !s100 3L]TW;OXaWcEaF@?S7?@C3
Z373 I=fI6f;^Z0KJh<cZXQf4h70
Z374 V?zL4?=9BobeU8kjlfTf:E2
R4
Z375 w1353943348
8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_tb.v
FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_tb.v
L0 3
R8
r1
!s85 0
31
!s101 -O0
R9
R10
vor1200_top
Z376 !s100 lON9Ej=Vm@?dQ5K_nd2GE1
Z377 I]UGcg7`d@ZD__g^kTdC<k1
Z378 VN43]T3bdoV<diFGHLMEOC1
R4
R58
Z379 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_top.v
Z380 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_top.v
L0 57
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_tpram_32x32
Z381 !s100 zlOA<LPG6OVc@z^^70da70
Z382 I`>4k@;XZc=46ze8>E;MBk3
Z383 VLcz6>>ajKeUKJXbXZJESz3
R4
R52
Z384 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_tpram_32x32.v
Z385 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_tpram_32x32.v
Z386 L0 110
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_tt
Z387 !s100 068gWJ>=6LlDZ]eLeZ:bn0
Z388 IaN^57R^iUnTUf2W@<31e]1
Z389 V`UA2E2Tl_>eIS3e2Q0LU_3
R4
R14
Z390 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_tt.v
Z391 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_tt.v
L0 50
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_wb_biu
Z392 !s100 ^1E0:J6nXI_8V;X>8CQUU0
Z393 IO9<M=U`:kEV3H7mCA`iGL0
Z394 V7FD^BdRbaF08g5=SSgIXN2
R4
R52
Z395 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_wb_biu.v
Z396 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_wb_biu.v
L0 61
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_wbmux
Z397 !s100 5f>gXcSzE74Kfm2L59NgA2
Z398 IAM]iagHie]e:[G?gOL_Bg1
Z399 VWC2=C94J33kMigHd4JX9O1
R4
R36
Z400 8F:/VerilogHDL/BOOK/Project/Chapter7/or1200_wbmux.v
Z401 FF:/VerilogHDL/BOOK/Project/Chapter7/or1200_wbmux.v
L0 54
R8
r1
31
R9
R10
!s85 0
!s101 -O0
