#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13c61f110 .scope module, "TestBench" "TestBench" 2 1;
 .timescale 0 0;
v0x13c63ac50_0 .var "clk", 0 0;
v0x13c63ace0_0 .var "reset", 0 0;
S_0x13c618310 .scope module, "dut" "TopModule" 2 6, 3 1 0, S_0x13c61f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x13c6129c0 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x13c63ad80 .functor AND 1, v0x13c634c00_0, L_0x13c63c560, C4<1>, C4<1>;
L_0x13c63b950 .functor BUFZ 1, v0x13c635030_0, C4<0>, C4<0>, C4<0>;
L_0x13c63b9c0 .functor BUFZ 5, L_0x13c63b350, C4<00000>, C4<00000>, C4<00000>;
L_0x13c63ba70 .functor BUFZ 5, L_0x13c63b420, C4<00000>, C4<00000>, C4<00000>;
L_0x13c63cce0 .functor BUFZ 32, v0x13c637e50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13c6385a0_0 .net "ALUSrc", 0 0, v0x13c634b60_0;  1 drivers
v0x13c638660_0 .net "Branch", 0 0, v0x13c634c00_0;  1 drivers
v0x13c6386f0_0 .net "Jal", 0 0, v0x13c634ca0_0;  1 drivers
v0x13c6387a0_0 .net "Jump", 0 0, v0x13c634d30_0;  1 drivers
v0x13c638850_0 .net "MemRead", 0 0, v0x13c634dc0_0;  1 drivers
v0x13c638960_0 .net "MemToReg", 0 0, v0x13c634e50_0;  1 drivers
v0x13c6389f0_0 .net "MemWrite", 0 0, v0x13c634ef0_0;  1 drivers
v0x13c638ac0_0 .net "RegDst", 0 0, v0x13c634f90_0;  1 drivers
v0x13c638b50_0 .net "RegWrite", 0 0, v0x13c635030_0;  1 drivers
v0x13c638c60_0 .net *"_ivl_1", 0 0, L_0x13c63ad80;  1 drivers
L_0x130058010 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13c638cf0_0 .net/2u *"_ivl_2", 4 0, L_0x130058010;  1 drivers
L_0x1300580a0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13c638d80_0 .net/2u *"_ivl_32", 4 0, L_0x1300580a0;  1 drivers
v0x13c638e10_0 .net *"_ivl_34", 4 0, L_0x13c63bb60;  1 drivers
v0x13c638ea0_0 .net *"_ivl_39", 0 0, L_0x13c63be40;  1 drivers
v0x13c638f30_0 .net *"_ivl_4", 4 0, L_0x13c63aeb0;  1 drivers
v0x13c638fc0_0 .net *"_ivl_40", 15 0, L_0x13c63bf90;  1 drivers
v0x13c639060_0 .net *"_ivl_42", 31 0, L_0x13c63c140;  1 drivers
v0x13c639210_0 .net *"_ivl_48", 31 0, L_0x13c63c7f0;  1 drivers
L_0x130058130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13c6392c0_0 .net *"_ivl_51", 26 0, L_0x130058130;  1 drivers
L_0x130058178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13c639370_0 .net/2u *"_ivl_52", 31 0, L_0x130058178;  1 drivers
v0x13c639420_0 .net *"_ivl_54", 31 0, L_0x13c63c890;  1 drivers
v0x13c6394d0_0 .net *"_ivl_56", 31 0, L_0x13c63ca70;  1 drivers
v0x13c639580_0 .net *"_ivl_6", 4 0, L_0x13c63afb0;  1 drivers
L_0x1300581c0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13c639630_0 .net/2u *"_ivl_64", 4 0, L_0x1300581c0;  1 drivers
v0x13c6396e0_0 .net *"_ivl_66", 4 0, L_0x13c63ceb0;  1 drivers
v0x13c639790_0 .net/s "branch_offset", 4 0, L_0x13c63cd90;  1 drivers
v0x13c639840_0 .net "branch_target", 4 0, L_0x13c63d070;  1 drivers
v0x13c6398f0_0 .net "clk", 0 0, v0x13c63ac50_0;  1 drivers
v0x13c639980_0 .net "currentAddress", 4 0, v0x13c637460_0;  1 drivers
v0x13c639a20_0 .net "funct", 5 0, L_0x13c63b5e0;  1 drivers
v0x13c639ac0_0 .net "immediate", 15 0, L_0x13c63b7b0;  1 drivers
v0x13c639b60_0 .net "instruction", 31 0, v0x13c636ee0_0;  1 drivers
v0x13c639c20_0 .net "jump_target", 4 0, L_0x13c63d110;  1 drivers
v0x13c639100_0 .net "memoryAddress", 4 0, L_0x13c63c680;  1 drivers
v0x13c639eb0_0 .net "nextAddress", 4 0, L_0x13c63b0d0;  1 drivers
v0x13c639f40_0 .net "opcode", 5 0, L_0x13c63b270;  1 drivers
v0x13c63a010_0 .net "rd", 4 0, L_0x13c63b540;  1 drivers
v0x13c63a0b0_0 .net/s "readAddressFirst", 4 0, L_0x13c63b9c0;  1 drivers
v0x13c63a150_0 .net/s "readAddressSecond", 4 0, L_0x13c63ba70;  1 drivers
L_0x130058058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13c63a200_0 .net "readInstruction", 0 0, L_0x130058058;  1 drivers
v0x13c63a2b0_0 .net/s "readValue", 31 0, v0x13c6362f0_0;  1 drivers
v0x13c63a360_0 .net/s "readValueFirst", 31 0, v0x13c637dc0_0;  1 drivers
v0x13c63a430_0 .net/s "readValueSecond", 31 0, v0x13c637e50_0;  1 drivers
v0x13c63a4c0_0 .net "reset", 0 0, v0x13c63ace0_0;  1 drivers
v0x13c63a590_0 .net/s "result", 31 0, v0x13c634430_0;  1 drivers
v0x13c63a620_0 .net "rs", 4 0, L_0x13c63b350;  1 drivers
v0x13c63a6c0_0 .net "rt", 4 0, L_0x13c63b420;  1 drivers
v0x13c63a770_0 .net/s "secondOperand", 31 0, L_0x13c63c440;  1 drivers
v0x13c63a830_0 .net "shamt", 4 0, L_0x13c63b6c0;  1 drivers
v0x13c63a8d0_0 .net/s "writeData", 31 0, L_0x13c63cb90;  1 drivers
v0x13c63a990_0 .net "writeEnable", 0 0, L_0x13c63b950;  1 drivers
v0x13c63aa40_0 .net/s "writeRegister", 4 0, L_0x13c63bca0;  1 drivers
v0x13c63aaf0_0 .net/s "writeValue", 31 0, L_0x13c63cce0;  1 drivers
v0x13c63aba0_0 .net "zeroFlag", 0 0, L_0x13c63c560;  1 drivers
L_0x13c63aeb0 .arith/sum 5, v0x13c637460_0, L_0x130058010;
L_0x13c63afb0 .functor MUXZ 5, L_0x13c63aeb0, L_0x13c63d070, L_0x13c63ad80, C4<>;
L_0x13c63b0d0 .functor MUXZ 5, L_0x13c63afb0, L_0x13c63d110, v0x13c634d30_0, C4<>;
L_0x13c63b270 .part v0x13c636ee0_0, 26, 6;
L_0x13c63b350 .part v0x13c636ee0_0, 21, 5;
L_0x13c63b420 .part v0x13c636ee0_0, 16, 5;
L_0x13c63b540 .part v0x13c636ee0_0, 11, 5;
L_0x13c63b5e0 .part v0x13c636ee0_0, 0, 6;
L_0x13c63b6c0 .part v0x13c636ee0_0, 6, 5;
L_0x13c63b7b0 .part v0x13c636ee0_0, 0, 16;
L_0x13c63bb60 .functor MUXZ 5, L_0x13c63b420, L_0x13c63b540, v0x13c634f90_0, C4<>;
L_0x13c63bca0 .functor MUXZ 5, L_0x13c63bb60, L_0x1300580a0, v0x13c634ca0_0, C4<>;
L_0x13c63be40 .part L_0x13c63b7b0, 15, 1;
LS_0x13c63bf90_0_0 .concat [ 1 1 1 1], L_0x13c63be40, L_0x13c63be40, L_0x13c63be40, L_0x13c63be40;
LS_0x13c63bf90_0_4 .concat [ 1 1 1 1], L_0x13c63be40, L_0x13c63be40, L_0x13c63be40, L_0x13c63be40;
LS_0x13c63bf90_0_8 .concat [ 1 1 1 1], L_0x13c63be40, L_0x13c63be40, L_0x13c63be40, L_0x13c63be40;
LS_0x13c63bf90_0_12 .concat [ 1 1 1 1], L_0x13c63be40, L_0x13c63be40, L_0x13c63be40, L_0x13c63be40;
L_0x13c63bf90 .concat [ 4 4 4 4], LS_0x13c63bf90_0_0, LS_0x13c63bf90_0_4, LS_0x13c63bf90_0_8, LS_0x13c63bf90_0_12;
L_0x13c63c140 .concat [ 16 16 0 0], L_0x13c63b7b0, L_0x13c63bf90;
L_0x13c63c440 .functor MUXZ 32, v0x13c637e50_0, L_0x13c63c140, v0x13c634b60_0, C4<>;
L_0x13c63c680 .part v0x13c634430_0, 0, 5;
L_0x13c63c7f0 .concat [ 5 27 0 0], v0x13c637460_0, L_0x130058130;
L_0x13c63c890 .arith/sum 32, L_0x13c63c7f0, L_0x130058178;
L_0x13c63ca70 .functor MUXZ 32, v0x13c634430_0, v0x13c6362f0_0, v0x13c634e50_0, C4<>;
L_0x13c63cb90 .functor MUXZ 32, L_0x13c63ca70, L_0x13c63c890, v0x13c634ca0_0, C4<>;
L_0x13c63cd90 .part L_0x13c63b7b0, 0, 5;
L_0x13c63ceb0 .arith/sum 5, v0x13c637460_0, L_0x1300581c0;
L_0x13c63d070 .arith/sum 5, L_0x13c63ceb0, L_0x13c63cd90;
L_0x13c63d110 .part v0x13c636ee0_0, 0, 5;
S_0x13c625d80 .scope module, "alu_instance" "AluControl" 3 97, 4 1 0, S_0x13c618310;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "firstOperand";
    .port_info 2 /INPUT 32 "secondOperand";
    .port_info 3 /INPUT 6 "funct";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zeroFlag";
P_0x13c61a490 .param/l "REGSIZE" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x13c61a4d0 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x1300580e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13c6215e0_0 .net/2s *"_ivl_0", 31 0, L_0x1300580e8;  1 drivers
v0x13c634270_0 .net/s "firstOperand", 31 0, v0x13c637dc0_0;  alias, 1 drivers
v0x13c634310_0 .net "funct", 5 0, L_0x13c63b5e0;  alias, 1 drivers
v0x13c6343a0_0 .net "opcode", 5 0, L_0x13c63b270;  alias, 1 drivers
v0x13c634430_0 .var/s "result", 31 0;
v0x13c634500_0 .net/s "secondOperand", 31 0, L_0x13c63c440;  alias, 1 drivers
v0x13c6345b0_0 .net "zeroFlag", 0 0, L_0x13c63c560;  alias, 1 drivers
E_0x13c621d50 .event anyedge, v0x13c6343a0_0, v0x13c634310_0, v0x13c634270_0, v0x13c634500_0;
L_0x13c63c560 .cmp/eq 32, v0x13c634430_0, L_0x1300580e8;
S_0x13c6346e0 .scope module, "control_instance" "Control" 3 46, 5 1 0, S_0x13c618310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "MemToReg";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "MemRead";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "Branch";
    .port_info 10 /OUTPUT 1 "Jump";
    .port_info 11 /OUTPUT 1 "Jal";
P_0x13c6348a0 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x13c634b60_0 .var "ALUSrc", 0 0;
v0x13c634c00_0 .var "Branch", 0 0;
v0x13c634ca0_0 .var "Jal", 0 0;
v0x13c634d30_0 .var "Jump", 0 0;
v0x13c634dc0_0 .var "MemRead", 0 0;
v0x13c634e50_0 .var "MemToReg", 0 0;
v0x13c634ef0_0 .var "MemWrite", 0 0;
v0x13c634f90_0 .var "RegDst", 0 0;
v0x13c635030_0 .var "RegWrite", 0 0;
v0x13c635140_0 .net "clk", 0 0, v0x13c63ac50_0;  alias, 1 drivers
v0x13c6351d0_0 .net "opcode", 5 0, L_0x13c63b270;  alias, 1 drivers
v0x13c635290_0 .net "reset", 0 0, v0x13c63ace0_0;  alias, 1 drivers
E_0x13c634b20 .event anyedge, v0x13c635290_0, v0x13c6343a0_0;
S_0x13c635400 .scope module, "dm_instance" "DataMemory" 3 121, 6 1 0, S_0x13c618310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 5 "memoryAddress";
    .port_info 4 /INPUT 32 "writeValue";
    .port_info 5 /OUTPUT 32 "readValue";
P_0x13c6349a0 .param/l "REGSIZE" 0 6 2, +C4<00000000000000000000000000100000>;
v0x13c635a00_0 .net "clk", 0 0, v0x13c63ac50_0;  alias, 1 drivers
v0x13c635ac0 .array "hasValue", 31 0, 0 0;
v0x13c635dc0 .array "memory", 31 0, 31 0;
v0x13c636170_0 .net "memoryAddress", 4 0, L_0x13c63c680;  alias, 1 drivers
v0x13c636220_0 .net "read", 0 0, v0x13c634dc0_0;  alias, 1 drivers
v0x13c6362f0_0 .var "readValue", 31 0;
v0x13c636390_0 .net "write", 0 0, v0x13c634ef0_0;  alias, 1 drivers
v0x13c636440_0 .net "writeValue", 31 0, L_0x13c63cce0;  alias, 1 drivers
E_0x13c635760 .event posedge, v0x13c635140_0;
v0x13c635ac0_0 .array/port v0x13c635ac0, 0;
v0x13c635ac0_1 .array/port v0x13c635ac0, 1;
E_0x13c6357b0/0 .event anyedge, v0x13c634dc0_0, v0x13c636170_0, v0x13c635ac0_0, v0x13c635ac0_1;
v0x13c635ac0_2 .array/port v0x13c635ac0, 2;
v0x13c635ac0_3 .array/port v0x13c635ac0, 3;
v0x13c635ac0_4 .array/port v0x13c635ac0, 4;
v0x13c635ac0_5 .array/port v0x13c635ac0, 5;
E_0x13c6357b0/1 .event anyedge, v0x13c635ac0_2, v0x13c635ac0_3, v0x13c635ac0_4, v0x13c635ac0_5;
v0x13c635ac0_6 .array/port v0x13c635ac0, 6;
v0x13c635ac0_7 .array/port v0x13c635ac0, 7;
v0x13c635ac0_8 .array/port v0x13c635ac0, 8;
v0x13c635ac0_9 .array/port v0x13c635ac0, 9;
E_0x13c6357b0/2 .event anyedge, v0x13c635ac0_6, v0x13c635ac0_7, v0x13c635ac0_8, v0x13c635ac0_9;
v0x13c635ac0_10 .array/port v0x13c635ac0, 10;
v0x13c635ac0_11 .array/port v0x13c635ac0, 11;
v0x13c635ac0_12 .array/port v0x13c635ac0, 12;
v0x13c635ac0_13 .array/port v0x13c635ac0, 13;
E_0x13c6357b0/3 .event anyedge, v0x13c635ac0_10, v0x13c635ac0_11, v0x13c635ac0_12, v0x13c635ac0_13;
v0x13c635ac0_14 .array/port v0x13c635ac0, 14;
v0x13c635ac0_15 .array/port v0x13c635ac0, 15;
v0x13c635ac0_16 .array/port v0x13c635ac0, 16;
v0x13c635ac0_17 .array/port v0x13c635ac0, 17;
E_0x13c6357b0/4 .event anyedge, v0x13c635ac0_14, v0x13c635ac0_15, v0x13c635ac0_16, v0x13c635ac0_17;
v0x13c635ac0_18 .array/port v0x13c635ac0, 18;
v0x13c635ac0_19 .array/port v0x13c635ac0, 19;
v0x13c635ac0_20 .array/port v0x13c635ac0, 20;
v0x13c635ac0_21 .array/port v0x13c635ac0, 21;
E_0x13c6357b0/5 .event anyedge, v0x13c635ac0_18, v0x13c635ac0_19, v0x13c635ac0_20, v0x13c635ac0_21;
v0x13c635ac0_22 .array/port v0x13c635ac0, 22;
v0x13c635ac0_23 .array/port v0x13c635ac0, 23;
v0x13c635ac0_24 .array/port v0x13c635ac0, 24;
v0x13c635ac0_25 .array/port v0x13c635ac0, 25;
E_0x13c6357b0/6 .event anyedge, v0x13c635ac0_22, v0x13c635ac0_23, v0x13c635ac0_24, v0x13c635ac0_25;
v0x13c635ac0_26 .array/port v0x13c635ac0, 26;
v0x13c635ac0_27 .array/port v0x13c635ac0, 27;
v0x13c635ac0_28 .array/port v0x13c635ac0, 28;
v0x13c635ac0_29 .array/port v0x13c635ac0, 29;
E_0x13c6357b0/7 .event anyedge, v0x13c635ac0_26, v0x13c635ac0_27, v0x13c635ac0_28, v0x13c635ac0_29;
v0x13c635ac0_30 .array/port v0x13c635ac0, 30;
v0x13c635ac0_31 .array/port v0x13c635ac0, 31;
v0x13c635dc0_0 .array/port v0x13c635dc0, 0;
v0x13c635dc0_1 .array/port v0x13c635dc0, 1;
E_0x13c6357b0/8 .event anyedge, v0x13c635ac0_30, v0x13c635ac0_31, v0x13c635dc0_0, v0x13c635dc0_1;
v0x13c635dc0_2 .array/port v0x13c635dc0, 2;
v0x13c635dc0_3 .array/port v0x13c635dc0, 3;
v0x13c635dc0_4 .array/port v0x13c635dc0, 4;
v0x13c635dc0_5 .array/port v0x13c635dc0, 5;
E_0x13c6357b0/9 .event anyedge, v0x13c635dc0_2, v0x13c635dc0_3, v0x13c635dc0_4, v0x13c635dc0_5;
v0x13c635dc0_6 .array/port v0x13c635dc0, 6;
v0x13c635dc0_7 .array/port v0x13c635dc0, 7;
v0x13c635dc0_8 .array/port v0x13c635dc0, 8;
v0x13c635dc0_9 .array/port v0x13c635dc0, 9;
E_0x13c6357b0/10 .event anyedge, v0x13c635dc0_6, v0x13c635dc0_7, v0x13c635dc0_8, v0x13c635dc0_9;
v0x13c635dc0_10 .array/port v0x13c635dc0, 10;
v0x13c635dc0_11 .array/port v0x13c635dc0, 11;
v0x13c635dc0_12 .array/port v0x13c635dc0, 12;
v0x13c635dc0_13 .array/port v0x13c635dc0, 13;
E_0x13c6357b0/11 .event anyedge, v0x13c635dc0_10, v0x13c635dc0_11, v0x13c635dc0_12, v0x13c635dc0_13;
v0x13c635dc0_14 .array/port v0x13c635dc0, 14;
v0x13c635dc0_15 .array/port v0x13c635dc0, 15;
v0x13c635dc0_16 .array/port v0x13c635dc0, 16;
v0x13c635dc0_17 .array/port v0x13c635dc0, 17;
E_0x13c6357b0/12 .event anyedge, v0x13c635dc0_14, v0x13c635dc0_15, v0x13c635dc0_16, v0x13c635dc0_17;
v0x13c635dc0_18 .array/port v0x13c635dc0, 18;
v0x13c635dc0_19 .array/port v0x13c635dc0, 19;
v0x13c635dc0_20 .array/port v0x13c635dc0, 20;
v0x13c635dc0_21 .array/port v0x13c635dc0, 21;
E_0x13c6357b0/13 .event anyedge, v0x13c635dc0_18, v0x13c635dc0_19, v0x13c635dc0_20, v0x13c635dc0_21;
v0x13c635dc0_22 .array/port v0x13c635dc0, 22;
v0x13c635dc0_23 .array/port v0x13c635dc0, 23;
v0x13c635dc0_24 .array/port v0x13c635dc0, 24;
v0x13c635dc0_25 .array/port v0x13c635dc0, 25;
E_0x13c6357b0/14 .event anyedge, v0x13c635dc0_22, v0x13c635dc0_23, v0x13c635dc0_24, v0x13c635dc0_25;
v0x13c635dc0_26 .array/port v0x13c635dc0, 26;
v0x13c635dc0_27 .array/port v0x13c635dc0, 27;
v0x13c635dc0_28 .array/port v0x13c635dc0, 28;
v0x13c635dc0_29 .array/port v0x13c635dc0, 29;
E_0x13c6357b0/15 .event anyedge, v0x13c635dc0_26, v0x13c635dc0_27, v0x13c635dc0_28, v0x13c635dc0_29;
v0x13c635dc0_30 .array/port v0x13c635dc0, 30;
v0x13c635dc0_31 .array/port v0x13c635dc0, 31;
E_0x13c6357b0/16 .event anyedge, v0x13c635dc0_30, v0x13c635dc0_31;
E_0x13c6357b0 .event/or E_0x13c6357b0/0, E_0x13c6357b0/1, E_0x13c6357b0/2, E_0x13c6357b0/3, E_0x13c6357b0/4, E_0x13c6357b0/5, E_0x13c6357b0/6, E_0x13c6357b0/7, E_0x13c6357b0/8, E_0x13c6357b0/9, E_0x13c6357b0/10, E_0x13c6357b0/11, E_0x13c6357b0/12, E_0x13c6357b0/13, E_0x13c6357b0/14, E_0x13c6357b0/15, E_0x13c6357b0/16;
S_0x13c636570 .scope module, "mem_instance" "InstructionMemory" 3 24, 7 1 0, S_0x13c618310;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "currentAddress";
    .port_info 1 /INPUT 1 "readInstruction";
    .port_info 2 /OUTPUT 32 "instruction";
P_0x13c636730 .param/l "InstructionCount" 0 7 3, +C4<00000000000000000000000000100000>;
P_0x13c636770 .param/l "WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x13c636a90 .array "InstructionMemory", 31 0, 31 0;
v0x13c636e40_0 .net "currentAddress", 4 0, v0x13c637460_0;  alias, 1 drivers
v0x13c636ee0_0 .var "instruction", 31 0;
v0x13c636f70_0 .net "readInstruction", 0 0, L_0x130058058;  alias, 1 drivers
v0x13c636a90_0 .array/port v0x13c636a90, 0;
v0x13c636a90_1 .array/port v0x13c636a90, 1;
E_0x13c636940/0 .event anyedge, v0x13c636f70_0, v0x13c636e40_0, v0x13c636a90_0, v0x13c636a90_1;
v0x13c636a90_2 .array/port v0x13c636a90, 2;
v0x13c636a90_3 .array/port v0x13c636a90, 3;
v0x13c636a90_4 .array/port v0x13c636a90, 4;
v0x13c636a90_5 .array/port v0x13c636a90, 5;
E_0x13c636940/1 .event anyedge, v0x13c636a90_2, v0x13c636a90_3, v0x13c636a90_4, v0x13c636a90_5;
v0x13c636a90_6 .array/port v0x13c636a90, 6;
v0x13c636a90_7 .array/port v0x13c636a90, 7;
v0x13c636a90_8 .array/port v0x13c636a90, 8;
v0x13c636a90_9 .array/port v0x13c636a90, 9;
E_0x13c636940/2 .event anyedge, v0x13c636a90_6, v0x13c636a90_7, v0x13c636a90_8, v0x13c636a90_9;
v0x13c636a90_10 .array/port v0x13c636a90, 10;
v0x13c636a90_11 .array/port v0x13c636a90, 11;
v0x13c636a90_12 .array/port v0x13c636a90, 12;
v0x13c636a90_13 .array/port v0x13c636a90, 13;
E_0x13c636940/3 .event anyedge, v0x13c636a90_10, v0x13c636a90_11, v0x13c636a90_12, v0x13c636a90_13;
v0x13c636a90_14 .array/port v0x13c636a90, 14;
v0x13c636a90_15 .array/port v0x13c636a90, 15;
v0x13c636a90_16 .array/port v0x13c636a90, 16;
v0x13c636a90_17 .array/port v0x13c636a90, 17;
E_0x13c636940/4 .event anyedge, v0x13c636a90_14, v0x13c636a90_15, v0x13c636a90_16, v0x13c636a90_17;
v0x13c636a90_18 .array/port v0x13c636a90, 18;
v0x13c636a90_19 .array/port v0x13c636a90, 19;
v0x13c636a90_20 .array/port v0x13c636a90, 20;
v0x13c636a90_21 .array/port v0x13c636a90, 21;
E_0x13c636940/5 .event anyedge, v0x13c636a90_18, v0x13c636a90_19, v0x13c636a90_20, v0x13c636a90_21;
v0x13c636a90_22 .array/port v0x13c636a90, 22;
v0x13c636a90_23 .array/port v0x13c636a90, 23;
v0x13c636a90_24 .array/port v0x13c636a90, 24;
v0x13c636a90_25 .array/port v0x13c636a90, 25;
E_0x13c636940/6 .event anyedge, v0x13c636a90_22, v0x13c636a90_23, v0x13c636a90_24, v0x13c636a90_25;
v0x13c636a90_26 .array/port v0x13c636a90, 26;
v0x13c636a90_27 .array/port v0x13c636a90, 27;
v0x13c636a90_28 .array/port v0x13c636a90, 28;
v0x13c636a90_29 .array/port v0x13c636a90, 29;
E_0x13c636940/7 .event anyedge, v0x13c636a90_26, v0x13c636a90_27, v0x13c636a90_28, v0x13c636a90_29;
v0x13c636a90_30 .array/port v0x13c636a90, 30;
v0x13c636a90_31 .array/port v0x13c636a90, 31;
E_0x13c636940/8 .event anyedge, v0x13c636a90_30, v0x13c636a90_31;
E_0x13c636940 .event/or E_0x13c636940/0, E_0x13c636940/1, E_0x13c636940/2, E_0x13c636940/3, E_0x13c636940/4, E_0x13c636940/5, E_0x13c636940/6, E_0x13c636940/7, E_0x13c636940/8;
S_0x13c637020 .scope module, "pc_instance" "ProgramCounter" 3 11, 8 1 0, S_0x13c618310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "nextAddress";
    .port_info 3 /OUTPUT 5 "currentAddress";
P_0x13c637220 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000000101>;
v0x13c637380_0 .net "clk", 0 0, v0x13c63ac50_0;  alias, 1 drivers
v0x13c637460_0 .var "currentAddress", 4 0;
v0x13c6374f0_0 .net "nextAddress", 4 0, L_0x13c63b0d0;  alias, 1 drivers
v0x13c637580_0 .net "reset", 0 0, v0x13c63ace0_0;  alias, 1 drivers
S_0x13c637630 .scope module, "reg_instance" "RegisterFile" 3 74, 9 1 0, S_0x13c618310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEnable";
    .port_info 2 /INPUT 32 "writeValue";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 5 "readAddressFirst";
    .port_info 5 /INPUT 5 "readAddressSecond";
    .port_info 6 /OUTPUT 32 "readValueFirst";
    .port_info 7 /OUTPUT 32 "readValueSecond";
P_0x13c6377f0 .param/l "REGSIZE" 0 9 3, +C4<00000000000000000000000000000101>;
P_0x13c637830 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
v0x13c637bf0_0 .net "clk", 0 0, v0x13c63ac50_0;  alias, 1 drivers
v0x13c637c90_0 .net "readAddressFirst", 4 0, L_0x13c63b9c0;  alias, 1 drivers
v0x13c637d30_0 .net "readAddressSecond", 4 0, L_0x13c63ba70;  alias, 1 drivers
v0x13c637dc0_0 .var "readValueFirst", 31 0;
v0x13c637e50_0 .var "readValueSecond", 31 0;
v0x13c637f20 .array "registerFile", 31 0, 31 0;
v0x13c6382c0_0 .net "writeAddress", 4 0, L_0x13c63bca0;  alias, 1 drivers
v0x13c638370_0 .net "writeEnable", 0 0, L_0x13c63b950;  alias, 1 drivers
v0x13c638410_0 .net "writeValue", 31 0, L_0x13c63cb90;  alias, 1 drivers
v0x13c637f20_0 .array/port v0x13c637f20, 0;
v0x13c637f20_1 .array/port v0x13c637f20, 1;
v0x13c637f20_2 .array/port v0x13c637f20, 2;
E_0x13c637a90/0 .event anyedge, v0x13c637c90_0, v0x13c637f20_0, v0x13c637f20_1, v0x13c637f20_2;
v0x13c637f20_3 .array/port v0x13c637f20, 3;
v0x13c637f20_4 .array/port v0x13c637f20, 4;
v0x13c637f20_5 .array/port v0x13c637f20, 5;
v0x13c637f20_6 .array/port v0x13c637f20, 6;
E_0x13c637a90/1 .event anyedge, v0x13c637f20_3, v0x13c637f20_4, v0x13c637f20_5, v0x13c637f20_6;
v0x13c637f20_7 .array/port v0x13c637f20, 7;
v0x13c637f20_8 .array/port v0x13c637f20, 8;
v0x13c637f20_9 .array/port v0x13c637f20, 9;
v0x13c637f20_10 .array/port v0x13c637f20, 10;
E_0x13c637a90/2 .event anyedge, v0x13c637f20_7, v0x13c637f20_8, v0x13c637f20_9, v0x13c637f20_10;
v0x13c637f20_11 .array/port v0x13c637f20, 11;
v0x13c637f20_12 .array/port v0x13c637f20, 12;
v0x13c637f20_13 .array/port v0x13c637f20, 13;
v0x13c637f20_14 .array/port v0x13c637f20, 14;
E_0x13c637a90/3 .event anyedge, v0x13c637f20_11, v0x13c637f20_12, v0x13c637f20_13, v0x13c637f20_14;
v0x13c637f20_15 .array/port v0x13c637f20, 15;
v0x13c637f20_16 .array/port v0x13c637f20, 16;
v0x13c637f20_17 .array/port v0x13c637f20, 17;
v0x13c637f20_18 .array/port v0x13c637f20, 18;
E_0x13c637a90/4 .event anyedge, v0x13c637f20_15, v0x13c637f20_16, v0x13c637f20_17, v0x13c637f20_18;
v0x13c637f20_19 .array/port v0x13c637f20, 19;
v0x13c637f20_20 .array/port v0x13c637f20, 20;
v0x13c637f20_21 .array/port v0x13c637f20, 21;
v0x13c637f20_22 .array/port v0x13c637f20, 22;
E_0x13c637a90/5 .event anyedge, v0x13c637f20_19, v0x13c637f20_20, v0x13c637f20_21, v0x13c637f20_22;
v0x13c637f20_23 .array/port v0x13c637f20, 23;
v0x13c637f20_24 .array/port v0x13c637f20, 24;
v0x13c637f20_25 .array/port v0x13c637f20, 25;
v0x13c637f20_26 .array/port v0x13c637f20, 26;
E_0x13c637a90/6 .event anyedge, v0x13c637f20_23, v0x13c637f20_24, v0x13c637f20_25, v0x13c637f20_26;
v0x13c637f20_27 .array/port v0x13c637f20, 27;
v0x13c637f20_28 .array/port v0x13c637f20, 28;
v0x13c637f20_29 .array/port v0x13c637f20, 29;
v0x13c637f20_30 .array/port v0x13c637f20, 30;
E_0x13c637a90/7 .event anyedge, v0x13c637f20_27, v0x13c637f20_28, v0x13c637f20_29, v0x13c637f20_30;
v0x13c637f20_31 .array/port v0x13c637f20, 31;
E_0x13c637a90/8 .event anyedge, v0x13c637f20_31, v0x13c637d30_0;
E_0x13c637a90 .event/or E_0x13c637a90/0, E_0x13c637a90/1, E_0x13c637a90/2, E_0x13c637a90/3, E_0x13c637a90/4, E_0x13c637a90/5, E_0x13c637a90/6, E_0x13c637a90/7, E_0x13c637a90/8;
    .scope S_0x13c637020;
T_0 ;
    %wait E_0x13c635760;
    %load/vec4 v0x13c637580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13c637460_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 8 13 "$display", "Program Counter: %b", v0x13c637460_0 {0 0 0};
    %load/vec4 v0x13c6374f0_0;
    %assign/vec4 v0x13c637460_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13c636570;
T_1 ;
    %wait E_0x13c636940;
    %load/vec4 v0x13c636f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x13c636e40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13c636a90, 4;
    %assign/vec4 v0x13c636ee0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13c6346e0;
T_2 ;
    %wait E_0x13c634b20;
    %load/vec4 v0x13c635290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c635030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ca0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13c6351d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c635030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ca0_0, 0, 1;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c634f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c635030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ca0_0, 0, 1;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c634b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c634e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c635030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c634dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ca0_0, 0, 1;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c634b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c635030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c634ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ca0_0, 0, 1;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c635030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c634c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ca0_0, 0, 1;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c635030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c634d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ca0_0, 0, 1;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c635030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c634c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c634d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c634ca0_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13c637630;
T_3 ;
    %wait E_0x13c637a90;
    %load/vec4 v0x13c637c90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13c637f20, 4;
    %store/vec4 v0x13c637dc0_0, 0, 32;
    %load/vec4 v0x13c637d30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13c637f20, 4;
    %store/vec4 v0x13c637e50_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13c637630;
T_4 ;
    %wait E_0x13c635760;
    %load/vec4 v0x13c638370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x13c638410_0;
    %load/vec4 v0x13c6382c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13c637f20, 0, 4;
    %vpi_call 9 27 "$display", "Write Value: %d", v0x13c638410_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13c625d80;
T_5 ;
    %wait E_0x13c621d50;
    %load/vec4 v0x13c6343a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c634430_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x13c634310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c634430_0, 0, 32;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x13c634270_0;
    %load/vec4 v0x13c634500_0;
    %add;
    %store/vec4 v0x13c634430_0, 0, 32;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x13c634270_0;
    %load/vec4 v0x13c634500_0;
    %sub;
    %store/vec4 v0x13c634430_0, 0, 32;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x13c634270_0;
    %load/vec4 v0x13c634500_0;
    %and;
    %store/vec4 v0x13c634430_0, 0, 32;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x13c634270_0;
    %load/vec4 v0x13c634500_0;
    %or;
    %store/vec4 v0x13c634430_0, 0, 32;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x13c634270_0;
    %load/vec4 v0x13c634500_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %store/vec4 v0x13c634430_0, 0, 32;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x13c634270_0;
    %load/vec4 v0x13c634500_0;
    %add;
    %store/vec4 v0x13c634430_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x13c634270_0;
    %load/vec4 v0x13c634500_0;
    %add;
    %store/vec4 v0x13c634430_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x13c634270_0;
    %load/vec4 v0x13c634500_0;
    %sub;
    %store/vec4 v0x13c634430_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13c635400;
T_6 ;
    %wait E_0x13c6357b0;
    %load/vec4 v0x13c636220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x13c636170_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13c635ac0, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0x13c636170_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13c635dc0, 4;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 4294967295, 4294967295, 32;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x13c6362f0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c6362f0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13c635400;
T_7 ;
    %wait E_0x13c635760;
    %load/vec4 v0x13c636390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x13c636440_0;
    %load/vec4 v0x13c636170_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13c635dc0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13c636170_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13c635ac0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13c61f110;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x13c63ac50_0;
    %inv;
    %store/vec4 v0x13c63ac50_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13c61f110;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c63ac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c63ace0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c63ace0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c637f20, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c637f20, 4, 0;
    %pushi/vec4 4294967291, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c637f20, 4, 0;
    %pushi/vec4 4294967291, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c637f20, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c637f20, 4, 0;
    %pushi/vec4 123, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c635dc0, 4, 0;
    %pushi/vec4 2238464, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c636a90, 4, 0;
    %pushi/vec4 4272129, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c636a90, 4, 0;
    %pushi/vec4 2242562, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c636a90, 4, 0;
    %pushi/vec4 2244611, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c636a90, 4, 0;
    %pushi/vec4 6440964, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c636a90, 4, 0;
    %pushi/vec4 409206786, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c636a90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c636a90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c636a90, 4, 0;
    %pushi/vec4 290127877, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c636a90, 4, 0;
    %pushi/vec4 356843526, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13c636a90, 4, 0;
    %delay 100, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13c637f20, 4;
    %vpi_call 2 73 "$display", "Register 11 = %0d", S<0,vec4,s32> {1 0 0};
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13c635dc0, 4;
    %vpi_call 2 74 "$display", "mem16th location = %0d", S<0,vec4,s32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13c635dc0, 4;
    %vpi_call 2 75 "$display", "mem15th location = %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "TopModule.v";
    "AluControl.v";
    "Control.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "ProgramCounter.v";
    "RegisterFile.v";
