

================================================================
== Vitis HLS Report for 'fft_stages_Pipeline_VITIS_LOOP_117_3'
================================================================
* Date:           Sat Dec 14 22:20:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_hardware_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_117_3  |        ?|        ?|        19|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     72|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|     901|   1812|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    322|    -|
|Register         |        -|    -|     800|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    1701|   2334|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U16      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U15  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U18       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U19       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U17      |fsub_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                    |        0|  12|  901| 1812|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln117_fu_232_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln120_fu_220_p2   |         +|   0|  0|  13|          10|          10|
    |icmp_ln117_fu_210_p2  |      icmp|   0|  0|  18|          33|          33|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  72|          76|          46|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |OUT_I_address0                    |  14|          3|   10|         30|
    |OUT_I_d0                          |  14|          3|   32|         96|
    |OUT_R_address0                    |  14|          3|   10|         30|
    |OUT_R_d0                          |  14|          3|   32|         96|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|   32|         64|
    |grp_fu_168_opcode                 |  14|          3|    2|          6|
    |grp_fu_168_p0                     |  14|          3|   32|         96|
    |grp_fu_168_p1                     |  14|          3|   32|         96|
    |grp_fu_172_p0                     |  14|          3|   32|         96|
    |grp_fu_172_p1                     |  14|          3|   32|         96|
    |grp_fu_176_p0                     |  14|          3|   32|         96|
    |grp_fu_176_p1                     |  14|          3|   32|         96|
    |grp_fu_180_p1                     |  14|          3|   32|         96|
    |grp_fu_184_p1                     |  14|          3|   32|         96|
    |i_fu_42                           |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 322|         70|  419|       1181|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |X_I_load_1_reg_356                |  32|   0|   32|          0|
    |X_I_load_reg_295                  |  32|   0|   32|          0|
    |X_R_load_1_reg_333                |  32|   0|   32|          0|
    |X_R_load_reg_289                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_1_reg_263                       |  32|   0|   32|          0|
    |i_cast5_reg_321                   |  32|   0|   64|         32|
    |i_fu_42                           |  32|   0|   32|          0|
    |icmp_ln117_reg_269                |   1|   0|    1|          0|
    |mul1_reg_306                      |  32|   0|   32|          0|
    |mul2_reg_311                      |  32|   0|   32|          0|
    |mul3_reg_316                      |  32|   0|   32|          0|
    |mul_reg_301                       |  32|   0|   32|          0|
    |reg_188                           |  32|   0|   32|          0|
    |sub1_reg_367                      |  32|   0|   32|          0|
    |sub_reg_362                       |  32|   0|   32|          0|
    |temp_I_reg_350                    |  32|   0|   32|          0|
    |temp_R_reg_339                    |  32|   0|   32|          0|
    |zext_ln120_reg_273                |  10|   0|   64|         54|
    |i_1_reg_263                       |  64|  32|   32|          0|
    |i_cast5_reg_321                   |  64|  32|   64|         32|
    |icmp_ln117_reg_269                |  64|  32|    1|          0|
    |zext_ln120_reg_273                |  64|  32|   64|         54|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 800| 128|  791|        172|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fft_stages_Pipeline_VITIS_LOOP_117_3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fft_stages_Pipeline_VITIS_LOOP_117_3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fft_stages_Pipeline_VITIS_LOOP_117_3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fft_stages_Pipeline_VITIS_LOOP_117_3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fft_stages_Pipeline_VITIS_LOOP_117_3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fft_stages_Pipeline_VITIS_LOOP_117_3|  return value|
|indvars_iv      |   in|   32|     ap_none|                            indvars_iv|        scalar|
|add_ln117_1     |   in|   33|     ap_none|                           add_ln117_1|        scalar|
|zext_ln110      |   in|    9|     ap_none|                            zext_ln110|        scalar|
|X_R_address0    |  out|   10|   ap_memory|                                   X_R|         array|
|X_R_ce0         |  out|    1|   ap_memory|                                   X_R|         array|
|X_R_q0          |   in|   32|   ap_memory|                                   X_R|         array|
|X_R_address1    |  out|   10|   ap_memory|                                   X_R|         array|
|X_R_ce1         |  out|    1|   ap_memory|                                   X_R|         array|
|X_R_q1          |   in|   32|   ap_memory|                                   X_R|         array|
|twiddle_R       |   in|   32|     ap_none|                             twiddle_R|        scalar|
|X_I_address0    |  out|   10|   ap_memory|                                   X_I|         array|
|X_I_ce0         |  out|    1|   ap_memory|                                   X_I|         array|
|X_I_q0          |   in|   32|   ap_memory|                                   X_I|         array|
|X_I_address1    |  out|   10|   ap_memory|                                   X_I|         array|
|X_I_ce1         |  out|    1|   ap_memory|                                   X_I|         array|
|X_I_q1          |   in|   32|   ap_memory|                                   X_I|         array|
|twiddle_I       |   in|   32|     ap_none|                             twiddle_I|        scalar|
|OUT_R_address0  |  out|   10|   ap_memory|                                 OUT_R|         array|
|OUT_R_ce0       |  out|    1|   ap_memory|                                 OUT_R|         array|
|OUT_R_we0       |  out|    1|   ap_memory|                                 OUT_R|         array|
|OUT_R_d0        |  out|   32|   ap_memory|                                 OUT_R|         array|
|OUT_I_address0  |  out|   10|   ap_memory|                                 OUT_I|         array|
|OUT_I_ce0       |  out|    1|   ap_memory|                                 OUT_I|         array|
|OUT_I_we0       |  out|    1|   ap_memory|                                 OUT_I|         array|
|OUT_I_d0        |  out|   32|   ap_memory|                                 OUT_I|         array|
+----------------+-----+-----+------------+--------------------------------------+--------------+

