Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Tue May  9 16:50:23 2023
| Host             : client32 running 64-bit Ubuntu 16.04.7 LTS
| Command          : report_power -file check_40G_sim_wrapper_power_routed.rpt -pb check_40G_sim_wrapper_power_summary_routed.pb -rpx check_40G_sim_wrapper_power_routed.rpx
| Design           : check_40G_sim_wrapper
| Device           : xczu19eg-ffvd1760-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.409        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.099        |
| Device Static (W)        | 1.310        |
| Effective TJA (C/W)      | 0.7          |
| Max Ambient (C)          | 96.0         |
| Junction Temperature (C) | 29.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.262 |       12 |       --- |             --- |
| CLB Logic                |     0.104 |    89590 |       --- |             --- |
|   LUT as Logic           |     0.069 |    24299 |    522720 |            4.65 |
|   LUT as Shift Register  |     0.024 |     3296 |    161280 |            2.04 |
|   Register               |     0.009 |    48010 |   1045440 |            4.59 |
|   CARRY8                 |     0.001 |     1040 |     65340 |            1.59 |
|   LUT as Distributed RAM |     0.001 |      140 |    161280 |            0.09 |
|   BUFG                   |    <0.001 |        2 |        88 |            2.27 |
|   Others                 |     0.000 |     3665 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1431 |    522720 |            0.27 |
| Signals                  |     0.127 |    69238 |       --- |             --- |
| Block RAM                |     0.207 |    205.5 |       984 |           20.88 |
| URAM                     |     0.013 |        5 |       128 |            3.91 |
| I/O                      |     0.006 |        0 |       308 |            0.00 |
| GTH                      |     0.309 |        1 |        44 |            2.27 |
| PS8                      |     3.072 |        1 |       --- |             --- |
| Static Power             |     1.310 |          |           |                 |
|   PS Static              |     0.107 |          |           |                 |
|   PL Static              |     1.203 |          |           |                 |
| Total                    |     5.409 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.900 |     1.160 |       0.803 |      0.357 |
| Vccint_io       |       0.900 |     0.102 |       0.001 |      0.101 |
| Vccbram         |       0.900 |     0.038 |       0.033 |      0.005 |
| Vccaux          |       1.800 |     0.335 |       0.000 |      0.335 |
| Vccaux_io       |       1.800 |     0.076 |       0.003 |      0.073 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.900 |     1.275 |       1.238 |      0.037 |
| VCC_PSINTLP     |       0.900 |     0.280 |       0.272 |      0.008 |
| VPS_MGTRAVCC    |       0.900 |     0.001 |       0.000 |      0.001 |
| VCC_PSINTFP_DDR |       0.900 |     0.509 |       0.504 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.065 |       0.063 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     1.001 |       0.967 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       3.300 |     0.002 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.101 |       0.090 |      0.011 |
| MGTAVtt         |       1.200 |     0.162 |       0.139 |      0.023 |
| MGTVccaux       |       1.800 |     0.012 |       0.012 |      0.000 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                                                                                         | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_pl_0                                                                                            | check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                                                    |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                                                                                              |            50.0 |
| gt_ref_clk_0_clk_p                                                                                  | gt_ref_clk_0_clk_p                                                                                                                                                                                                                                                                             |             6.4 |
| l_ethernet_0_rx_clk_out_0                                                                           | check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                                        |             6.4 |
| l_ethernet_0_tx_clk_out_0                                                                           | check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                                        |             6.4 |
| qpll0outclk_out[0]                                                                                  | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[3].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0outclk_out[0]    |             0.2 |
| qpll0outrefclk_out[0]                                                                               | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[3].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0] |             6.4 |
| rxoutclk_out[0]                                                                                     | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]              |             3.2 |
| rxoutclkpcs_out[0]                                                                                  | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]           |             3.1 |
| txoutclk_out[0]                                                                                     | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]              |             3.2 |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| check_40G_sim_wrapper       |     4.099 |
|   check_40G_sim_i           |     4.096 |
|     Ethernet_demux_0        |     0.013 |
|       inst                  |     0.013 |
|     axis_data_fifo_10       |     0.006 |
|       inst                  |     0.006 |
|     axis_data_fifo_11       |     0.002 |
|       inst                  |     0.002 |
|     axis_data_fifo_12       |     0.006 |
|       inst                  |     0.006 |
|     axis_data_fifo_13       |     0.003 |
|       inst                  |     0.003 |
|     axis_data_fifo_14       |     0.003 |
|       inst                  |     0.003 |
|     axis_data_fifo_15       |     0.007 |
|       inst                  |     0.007 |
|     axis_data_fifo_2        |     0.006 |
|       inst                  |     0.006 |
|     axis_data_fifo_3        |     0.011 |
|       inst                  |     0.011 |
|     axis_data_fifo_4        |     0.007 |
|       inst                  |     0.007 |
|     axis_data_fifo_5        |     0.007 |
|       inst                  |     0.007 |
|     axis_data_fifo_6        |     0.002 |
|       inst                  |     0.002 |
|     axis_data_fifo_7        |     0.001 |
|       inst                  |     0.001 |
|     axis_data_fifo_8        |     0.005 |
|       inst                  |     0.005 |
|     axis_data_fifo_9        |     0.009 |
|       inst                  |     0.009 |
|     axis_dwidth_converter_0 |     0.002 |
|       inst                  |     0.002 |
|     axis_dwidth_converter_1 |     0.002 |
|       inst                  |     0.002 |
|     cplane_depacketizer_0   |     0.007 |
|       inst                  |     0.007 |
|     ecpri_demux_0           |     0.010 |
|       inst                  |     0.010 |
|     ethernet_mux_0          |     0.002 |
|       inst                  |     0.002 |
|     ps8_0_axi_periph        |     0.008 |
|       s00_couplers          |     0.008 |
|     system_ila_0            |     0.184 |
|       inst                  |     0.184 |
|     system_ila_1            |     0.124 |
|       inst                  |     0.124 |
|     system_ila_2            |     0.006 |
|       inst                  |     0.006 |
|     tkeep_cleaner_FAPI_0    |     0.018 |
|       inst                  |     0.018 |
|     tkeep_cleaner_FAPI_1    |     0.009 |
|       inst                  |     0.009 |
|     uplane_depacketiser_0   |     0.009 |
|       inst                  |     0.009 |
|     uplane_packetiser_0     |     0.009 |
|       inst                  |     0.009 |
|     vio_0                   |     0.001 |
|       inst                  |     0.001 |
|     vio_1                   |     0.001 |
|       inst                  |     0.001 |
|     vio_2                   |     0.001 |
|       inst                  |     0.001 |
|     vio_3                   |     0.001 |
|       inst                  |     0.001 |
|     xxv_ethernet_0          |     0.536 |
|       inst                  |     0.536 |
|     zynq_ultra_ps_e_0       |     3.072 |
|       inst                  |     3.072 |
|   dbg_hub                   |     0.003 |
|     inst                    |     0.003 |
|       BSCANID.u_xsdbm_id    |     0.003 |
+-----------------------------+-----------+


