--------------- Build Started: 08/22/2023 15:24:10 Project: lab3, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\hsal869\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "H:\Documents\GitHub\team14\301_lab_tasks\psoc student pack\lab exercise\psoc_intro\lab3.cydsn\lab3.cyprj" -d CY8C5888LTI-LP097 -s "H:\Documents\GitHub\team14\301_lab_tasks\psoc student pack\lab exercise\psoc_intro\lab3.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "LED_RED.analog_0" on TopDesign is unconnected.
 * H:\Documents\GitHub\team14\301_lab_tasks\psoc student pack\lab exercise\psoc_intro\lab3.cydsn\TopDesign\TopDesign.cysch (Signal: Net_196)
 * H:\Documents\GitHub\team14\301_lab_tasks\psoc student pack\lab exercise\psoc_intro\lab3.cydsn\TopDesign\TopDesign.cysch (Shape_7.1)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \ADC_SAR_1:Bypass(0)\, circuit_input(0)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 47% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 71% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Skipped: 08/22/2023 15:24:27 ---------------
