

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Wed Dec  7 18:36:34 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.166 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2087179|  2087179| 21.218 ms | 21.218 ms |  2087179|  2087179|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2087178|  2087178|      1929|          -|          -|  1082|    no    |
        | + loop_width  |     1926|     1926|         6|          1|          1|  1922|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_19 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_20 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_21 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_22 = alloca i8"   --->   Operation 15 'alloca' 'src_kernel_win_0_va_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_14 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_15 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_16 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_17 = alloca i8"   --->   Operation 20 'alloca' 'right_border_buf_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_18 = alloca i8"   --->   Operation 21 'alloca' 'right_border_buf_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str367, i32 0, i32 0, [1 x i8]* @p_str368, [1 x i8]* @p_str369, [1 x i8]* @p_str370, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str371, [1 x i8]* @p_str372)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str381, i32 0, i32 0, [1 x i8]* @p_str382, [1 x i8]* @p_str383, [1 x i8]* @p_str384, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str385, [1 x i8]* @p_str386)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)"   --->   Operation 24 'read' 'p_kernel_val_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)"   --->   Operation 25 'read' 'p_kernel_val_2_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)"   --->   Operation 26 'read' 'p_kernel_val_1_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"   --->   Operation 27 'read' 'p_kernel_val_1_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)"   --->   Operation 28 'read' 'p_kernel_val_0_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)"   --->   Operation 29 'read' 'p_kernel_val_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 30 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 33 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i2 %p_kernel_val_0_V_1_s to i10" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i2 %p_kernel_val_0_V_2_s to i10" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i3 %p_kernel_val_1_V_0_s to i11" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i4 %p_kernel_val_1_V_2_s to i12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i2 %p_kernel_val_2_V_0_s to i10" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 39 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i3 %p_kernel_val_2_V_1_s to i11" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'zext' 'zext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.31>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %"hls::LineBuffer<6, 1920, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]"   --->   Operation 42 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln443 = zext i11 %t_V to i12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'zext' 'zext_ln443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.88ns)   --->   "%icmp_ln443 = icmp eq i11 %t_V, -966" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1082, i64 1082, i64 0)"   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.63ns)   --->   "%i_V = add i11 %t_V, 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'add' 'i_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln443, label %"filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>.exit", label %loop_height_begin" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.88ns)   --->   "%icmp_ln887 = icmp ult i11 %t_V, -968" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln443)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln457 = xor i1 %icmp_ln887, true" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'xor' 'xor_ln457' <Predicate = (!icmp_ln443)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'partselect' 'tmp' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.77ns)   --->   "%icmp_ln899 = icmp ne i10 %tmp, 0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln443)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %t_V, 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln443)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.88ns)   --->   "%icmp_ln879_1 = icmp eq i11 %t_V, 0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln443)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.88ns)   --->   "%icmp_ln899_1 = icmp ugt i11 %t_V, -968" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln443)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i11 %t_V to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'trunc' 'trunc_ln506' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.63ns)   --->   "%add_ln506 = add i12 -1, %zext_ln443" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'add' 'add_ln506' <Predicate = (!icmp_ln443)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'bitselect' 'tmp_28' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%xor_ln118_6 = xor i1 %tmp_28, true" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'xor' 'xor_ln118_6' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.99ns)   --->   "%icmp_ln118 = icmp slt i12 %add_ln506, 1080" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%and_ln118_1 = and i1 %icmp_ln118, %xor_ln118_6" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'and' 'and_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'bitselect' 'tmp_29' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.63ns)   --->   "%sub_ln142 = sub i12 1, %zext_ln443" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'sub' 'sub_ln142' <Predicate = (!icmp_ln443)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.69ns)   --->   "%select_ln139_1 = select i1 %tmp_29, i12 %sub_ln142, i12 %add_ln506" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'select' 'select_ln139_1' <Predicate = (!icmp_ln443)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.99ns)   --->   "%icmp_ln144_1 = icmp slt i12 %select_ln139_1, 1080" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i12 %select_ln139_1 to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.63ns)   --->   "%add_ln506_1 = add i12 -2, %zext_ln443" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'add' 'add_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_1, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'bitselect' 'tmp_30' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_1, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'bitselect' 'tmp_31' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i11 %t_V to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.63ns)   --->   "%add_ln506_2 = add i12 -3, %zext_ln443" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'add' 'add_ln506_2' <Predicate = (!icmp_ln443)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_2, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'bitselect' 'tmp_32' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_2, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'bitselect' 'tmp_33' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln142_2 = trunc i11 %t_V to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'trunc' 'trunc_ln142_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.56ns)   --->   "%sub_ln507 = sub i2 -2, %trunc_ln147" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'sub' 'sub_ln507' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507 = select i1 %icmp_ln144_1, i2 %trunc_ln147, i2 %sub_ln507" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'select' 'select_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.56ns)   --->   "%add_ln507 = add i2 -1, %trunc_ln506" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'add' 'add_ln507' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507_1 = select i1 %and_ln118_1, i2 %add_ln507, i2 %select_ln507" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'select' 'select_ln507_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_1 = xor i2 %select_ln507_1, -1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'xor' 'xor_ln493_1' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%xor_ln118_1 = xor i2 %trunc_ln506, -2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'xor' 'xor_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.56ns)   --->   "%sub_ln118 = sub i2 -2, %trunc_ln142" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 82 'sub' 'sub_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%trunc_ln118 = trunc i12 %add_ln506_1 to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 83 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln139_4 = select i1 %tmp_31, i2 %sub_ln118, i2 %trunc_ln118" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'select' 'select_ln139_4' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln118 = select i1 %tmp_30, i2 %select_ln139_4, i2 %xor_ln118_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'select' 'select_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_2 = xor i2 %select_ln118, -1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'xor' 'xor_ln493_2' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.56ns)   --->   "%add_ln118 = add i2 1, %trunc_ln506" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'add' 'add_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%xor_ln118_7 = xor i2 %trunc_ln142_2, -1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'xor' 'xor_ln118_7' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln118_2 = trunc i12 %add_ln506_2 to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'trunc' 'trunc_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln139_5 = select i1 %tmp_33, i2 %xor_ln118_7, i2 %trunc_ln118_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'select' 'select_ln139_5' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln118_1 = select i1 %tmp_32, i2 %select_ln139_5, i2 %add_ln118" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'select' 'select_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_3 = xor i2 %select_ln118_1, -1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'xor' 'xor_ln493_3' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'br' <Predicate = (!icmp_ln443)> <Delay = 1.76>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 94 'ret' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]"   --->   Operation 95 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln444 = zext i11 %t_V_2 to i12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'zext' 'zext_ln444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.88ns)   --->   "%icmp_ln444 = icmp eq i11 %t_V_2, -126" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.63ns)   --->   "%j_V = add i11 %t_V_2, 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'add' 'j_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_34 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'partselect' 'tmp_34' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.77ns)   --->   "%icmp_ln891 = icmp ne i10 %tmp_34, 0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln444)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.63ns)   --->   "%ImagLoc_x = add i12 -1, %zext_ln444" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'add' 'ImagLoc_x' <Predicate = (!icmp_ln444)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sext_ln451 = sext i12 %ImagLoc_x to i13" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'sext' 'sext_ln451' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'bitselect' 'tmp_35' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118_8 = xor i1 %tmp_35, true" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'xor' 'xor_ln118_8' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.99ns)   --->   "%icmp_ln118_1 = icmp slt i12 %ImagLoc_x, 1920" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'icmp' 'icmp_ln118_1' <Predicate = (!icmp_ln444)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %icmp_ln118_1, %xor_ln118_8" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'and' 'and_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'bitselect' 'tmp_36' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.63ns)   --->   "%sub_ln142_2 = sub i12 1, %zext_ln444" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'sub' 'sub_ln142_2' <Predicate = (!icmp_ln444)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.69ns)   --->   "%select_ln139 = select i1 %tmp_36, i12 %sub_ln142_2, i12 %ImagLoc_x" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'select' 'select_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sext_ln139 = sext i12 %select_ln139 to i14" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'sext' 'sext_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i12 %select_ln139 to i13" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'sext' 'sext_ln139_1' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.99ns)   --->   "%icmp_ln144 = icmp slt i12 %select_ln139, 1920" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln444)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.67ns)   --->   "%sub_ln147 = sub i13 3838, %sext_ln139_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'sub' 'sub_ln147' <Predicate = (!icmp_ln444)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%select_ln118_3 = select i1 %and_ln118, i13 %sext_ln451, i13 %sub_ln147" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'select' 'select_ln118_3' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%zext_ln118 = zext i13 %select_ln118_3 to i14" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'zext' 'zext_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%xor_ln118_9 = xor i1 %icmp_ln118_1, true" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'xor' 'xor_ln118_9' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln118 = or i1 %tmp_35, %xor_ln118_9" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'or' 'or_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %icmp_ln144, %or_ln118" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'and' 'and_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %and_ln144, i14 %sext_ln139, i14 %zext_ln118" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'select' 'x' <Predicate = (!icmp_ln444)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln458 = trunc i14 %x to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'trunc' 'trunc_ln458' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.97ns)   --->   "%or_ln457 = or i1 %icmp_ln118_1, %xor_ln457" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'or' 'or_ln457' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %and_ln118, label %2, label %._crit_edge476.i_ifconv" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %3, label %borderInterpolate.exit493.i.0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'br' <Predicate = (!icmp_ln444 & and_ln118)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.0", label %._crit_edge478.i.0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %"operator().exit536.i.1", label %._crit_edge478.i.1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 125 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.2", label %._crit_edge478.i.2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv"   --->   Operation 127 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader460.i.preheader.0, label %._crit_edge476.i_ifconv" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:475->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'br' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.97ns)   --->   "%and_ln512 = and i1 %icmp_ln899, %icmp_ln891" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 129 'and' 'and_ln512' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %and_ln512, label %.preheader.0_ifconv, label %loop_width_end" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 130 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%right_border_buf_0_19 = load i8* %right_border_buf_0_18"   --->   Operation 131 'load' 'right_border_buf_0_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1922, i64 1922, i64 0)"   --->   Operation 132 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i14 %x to i32" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'sext' 'sext_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln835 = zext i32 %sext_ln144 to i64" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 135 'zext' 'zext_ln835' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %zext_ln835" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 137 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 138 [1/1] (0.97ns)   --->   "%xor_ln493 = xor i2 %trunc_ln458, -1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'xor' 'xor_ln493' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %zext_ln835" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 140 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 142 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444 & or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 143 [1/1] (3.63ns)   --->   "%tmp_43 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:468->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'read' 'tmp_43' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 144 [1/1] (3.25ns)   --->   "store i8 %tmp_43, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (3.25ns)   --->   "store i8 %tmp_43, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (3.25ns)   --->   "store i8 %tmp_43, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (3.63ns)   --->   "%tmp_38 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'read' 'tmp_38' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 151 [1/1] (3.25ns)   --->   "store i8 %tmp_38, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 5 <SV = 4> <Delay = 7.52>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%right_border_buf_0_20 = load i8* %right_border_buf_0_s" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'load' 'right_border_buf_0_20' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%right_border_buf_0_21 = load i8* %right_border_buf_0_14" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'load' 'right_border_buf_0_21' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%right_border_buf_0_22 = load i8* %right_border_buf_0_15" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'load' 'right_border_buf_0_22' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%right_border_buf_0_23 = load i8* %right_border_buf_0_16" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'load' 'right_border_buf_0_23' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%right_border_buf_0_24 = load i8* %right_border_buf_0_17" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'load' 'right_border_buf_0_24' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str37) nounwind" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 162 [1/1] (1.77ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_20, i8 %right_border_buf_0_21, i8 undef, i2 %xor_ln493)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'mux' 'tmp_4' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_3_load, i8 %tmp_4" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 165 [1/1] (1.77ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_23, i8 %right_border_buf_0_24, i8 undef, i2 %xor_ln493)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'mux' 'tmp_5' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_4_load, i8 %tmp_5" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'load' 'k_buf_0_val_5_load' <Predicate = (or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 168 [1/1] (1.77ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_19, i8 %right_border_buf_0_22, i8 undef, i2 %xor_ln493)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'mux' 'tmp_6' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_6" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%right_border_buf_0_25 = load i8* %right_border_buf_0_s" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'load' 'right_border_buf_0_25' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%right_border_buf_0_26 = load i8* %right_border_buf_0_16" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'load' 'right_border_buf_0_26' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 173 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_18" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_26, i8* %right_border_buf_0_17" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_16" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_19, i8* %right_border_buf_0_15" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_25, i8* %right_border_buf_0_14" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'br' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (1.77ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_1)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'mux' 'tmp_7' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_23 = select i1 %icmp_ln899_1, i8 %tmp_7, i8 %col_buf_0_val_0_0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'select' 'src_kernel_win_0_va_23' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (1.77ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_2)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'mux' 'tmp_8' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_24 = select i1 %icmp_ln899_1, i8 %tmp_8, i8 %col_buf_0_val_1_0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'select' 'src_kernel_win_0_va_24' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (1.77ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_3)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'mux' 'tmp_9' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_25 = select i1 %icmp_ln899_1, i8 %tmp_9, i8 %col_buf_0_val_2_0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'select' 'src_kernel_win_0_va_25' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_21" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'load' 'src_kernel_win_0_va_29' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_22" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'load' 'src_kernel_win_0_va_30' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %src_kernel_win_0_va_30 to i9" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'zext' 'zext_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (1.91ns)   --->   "%sub_ln1118 = sub i9 0, %zext_ln1118" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'sub' 'sub_ln1118' <Predicate = (and_ln512)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i9 %sub_ln1118 to i11" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'sext' 'sext_ln1118_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i8 %src_kernel_win_0_va_29 to i10" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'zext' 'zext_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (3.36ns) (grouped into DSP with root node add_ln703)   --->   "%mul_ln1118 = mul i10 %zext_ln1118_1, %sext_ln1118" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'mul' 'mul_ln1118' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/1] (0.00ns) (grouped into DSP with root node add_ln703)   --->   "%sext_ln1118_5 = sext i10 %mul_ln1118 to i11" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'sext' 'sext_ln1118_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703 = add i11 %sext_ln1118_5, %sext_ln1118_4" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'add' 'add_ln703' <Predicate = (and_ln512)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 9.40>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'load' 'src_kernel_win_0_va_26' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_18" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'load' 'src_kernel_win_0_va_27' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_20" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'load' 'src_kernel_win_0_va_28' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i8 %src_kernel_win_0_va_25 to i10" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'zext' 'zext_ln1118_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln1118_1 = mul i10 %zext_ln1118_2, %sext_ln1118_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'mul' 'mul_ln1118_1' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 201 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%sext_ln703 = sext i10 %mul_ln1118_1 to i11" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'sext' 'sext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_1 = add i11 %add_ln703, %sext_ln703" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'add' 'add_ln703_1' <Predicate = (and_ln512)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i11 %add_ln703_1 to i12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'sext' 'sext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i8 %src_kernel_win_0_va_28 to i11" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'zext' 'zext_ln1118_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln1118_2 = mul i11 %zext_ln1118_3, %sext_ln1118_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'mul' 'mul_ln1118_2' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_2)   --->   "%sext_ln703_2 = sext i11 %mul_ln1118_2 to i12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'sext' 'sext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_2 = add i12 %sext_ln703_1, %sext_ln703_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'add' 'add_ln703_2' <Predicate = (and_ln512)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i8 %src_kernel_win_0_va_27 to i10" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'zext' 'zext_ln1118_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (4.17ns)   --->   "%mul_ln1118_4 = mul i10 %zext_ln1118_7, %sext_ln1118_3" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'mul' 'mul_ln1118_4' <Predicate = (and_ln512)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i8 %src_kernel_win_0_va_26 to i11" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'zext' 'zext_ln1118_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (4.17ns)   --->   "%mul_ln1118_5 = mul i11 %zext_ln1118_8, %zext_ln1118_5" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'mul' 'mul_ln1118_5' <Predicate = (and_ln512)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'load' 'src_kernel_win_0_va_31' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_19" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'load' 'src_kernel_win_0_va_32' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_21" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'load' 'src_kernel_win_0_va_33' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_3)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:518->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'specregionend' 'empty' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_33, i8* %src_kernel_win_0_va_22" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_25, i8* %src_kernel_win_0_va_21" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_32, i8* %src_kernel_win_0_va_20" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_19" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_31, i8* %src_kernel_win_0_va_18" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 10.1>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i8 %src_kernel_win_0_va_24 to i12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'zext' 'zext_ln1118_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln1118_3 = mul i12 %zext_ln1118_6, %zext_ln1118_4" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'mul' 'mul_ln1118_3' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i10 %mul_ln1118_4 to i11" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'sext' 'sext_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_3 = add i12 %add_ln703_2, %mul_ln1118_3" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'add' 'add_ln703_3' <Predicate = (and_ln512)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i11 %mul_ln1118_5 to i12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'zext' 'zext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (1.63ns)   --->   "%add_ln703_5 = add i11 %mul_ln1118_5, %sext_ln703_3" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'add' 'add_ln703_5' <Predicate = (and_ln512)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i11 %add_ln703_5 to i12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'sext' 'sext_ln703_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i12 %sext_ln703_4, %add_ln703_3" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'add' 'add_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i8 %src_kernel_win_0_va_23 to i10" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'zext' 'zext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i8 %src_kernel_win_0_va_23 to i12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'zext' 'zext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i12 %add_ln703_6, %zext_ln703_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'add' 'p_Val2_s' <Predicate = (and_ln512)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'bitselect' 'p_Result_s' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_8 = add i12 %add_ln703_3, %zext_ln703" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'add' 'add_ln703_8' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 236 [1/1] (1.73ns)   --->   "%add_ln703_9 = add i10 %mul_ln1118_4, %zext_ln703_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'add' 'add_ln703_9' <Predicate = (and_ln512)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i10 %add_ln703_9 to i12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'sext' 'sext_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%p_Val2_5 = add i12 %sext_ln703_5, %add_ln703_8" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'add' 'p_Val2_5' <Predicate = (and_ln512)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_5, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'bitselect' 'p_Result_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'bitselect' 'tmp_41' <Predicate = (and_ln512)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.54>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i12 %p_Val2_5 to i16" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'sext' 'sext_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln785 = or i1 %p_Result_1, %tmp_41" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'or' 'or_ln785' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [1/1] (0.97ns)   --->   "%xor_ln785 = xor i1 %p_Result_s, true" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'xor' 'xor_ln785' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'and' 'overflow' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (0.97ns)   --->   "%and_ln786 = and i1 %tmp_41, %p_Result_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'and' 'and_ln786' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %and_ln786, true" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'xor' 'xor_ln786' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'and' 'underflow' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %underflow, %overflow" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'or' 'or_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%or_ln340_1 = or i1 %and_ln786, %xor_ln785" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 249 'or' 'or_ln340_1' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i16 32767, i16 %sext_ln703_6" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 250 'select' 'select_ln340' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %sext_ln703_6" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 251 'select' 'select_ln388' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 252 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %or_ln340_1, i16 %select_ln340, i16 %select_ln388" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 252 'select' 'p_Val2_7' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 253 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %p_dst_data_stream_V, i16 %p_Val2_7)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:515->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 253 'write' <Predicate = (and_ln512)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "br label %loop_width_end" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 254 'br' <Predicate = (and_ln512)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_s)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:519->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 255 'specregionend' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111]
src_kernel_win_0_va_18 (alloca           ) [ 0011111111]
src_kernel_win_0_va_19 (alloca           ) [ 0011111111]
src_kernel_win_0_va_20 (alloca           ) [ 0011111111]
src_kernel_win_0_va_21 (alloca           ) [ 0011111111]
src_kernel_win_0_va_22 (alloca           ) [ 0011111111]
right_border_buf_0_s   (alloca           ) [ 0011111111]
right_border_buf_0_14  (alloca           ) [ 0011111111]
right_border_buf_0_15  (alloca           ) [ 0011111111]
right_border_buf_0_16  (alloca           ) [ 0011111111]
right_border_buf_0_17  (alloca           ) [ 0011111111]
right_border_buf_0_18  (alloca           ) [ 0011111111]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
p_kernel_val_2_V_1_s   (read             ) [ 0000000000]
p_kernel_val_2_V_0_s   (read             ) [ 0000000000]
p_kernel_val_1_V_2_s   (read             ) [ 0000000000]
p_kernel_val_1_V_0_s   (read             ) [ 0000000000]
p_kernel_val_0_V_2_s   (read             ) [ 0000000000]
p_kernel_val_0_V_1_s   (read             ) [ 0000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i_0             (specregionend    ) [ 0000000000]
sext_ln1118            (sext             ) [ 0011111111]
sext_ln1118_1          (sext             ) [ 0011111111]
sext_ln1118_2          (sext             ) [ 0011111111]
zext_ln1118_4          (zext             ) [ 0011111111]
sext_ln1118_3          (sext             ) [ 0011111111]
zext_ln1118_5          (zext             ) [ 0011111111]
br_ln443               (br               ) [ 0111111111]
t_V                    (phi              ) [ 0010000000]
zext_ln443             (zext             ) [ 0000000000]
icmp_ln443             (icmp             ) [ 0011111111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
i_V                    (add              ) [ 0111111111]
br_ln443               (br               ) [ 0000000000]
specloopname_ln443     (specloopname     ) [ 0000000000]
tmp_s                  (specregionbegin  ) [ 0001111111]
icmp_ln887             (icmp             ) [ 0001111110]
xor_ln457              (xor              ) [ 0001111110]
tmp                    (partselect       ) [ 0000000000]
icmp_ln899             (icmp             ) [ 0001111110]
icmp_ln879             (icmp             ) [ 0001111110]
icmp_ln879_1           (icmp             ) [ 0001111110]
icmp_ln899_1           (icmp             ) [ 0001111110]
trunc_ln506            (trunc            ) [ 0000000000]
add_ln506              (add              ) [ 0000000000]
tmp_28                 (bitselect        ) [ 0000000000]
xor_ln118_6            (xor              ) [ 0000000000]
icmp_ln118             (icmp             ) [ 0000000000]
and_ln118_1            (and              ) [ 0000000000]
tmp_29                 (bitselect        ) [ 0000000000]
sub_ln142              (sub              ) [ 0000000000]
select_ln139_1         (select           ) [ 0000000000]
icmp_ln144_1           (icmp             ) [ 0000000000]
trunc_ln147            (trunc            ) [ 0000000000]
add_ln506_1            (add              ) [ 0000000000]
tmp_30                 (bitselect        ) [ 0000000000]
tmp_31                 (bitselect        ) [ 0000000000]
trunc_ln142            (trunc            ) [ 0000000000]
add_ln506_2            (add              ) [ 0000000000]
tmp_32                 (bitselect        ) [ 0000000000]
tmp_33                 (bitselect        ) [ 0000000000]
trunc_ln142_2          (trunc            ) [ 0000000000]
sub_ln507              (sub              ) [ 0000000000]
select_ln507           (select           ) [ 0000000000]
add_ln507              (add              ) [ 0000000000]
select_ln507_1         (select           ) [ 0000000000]
xor_ln493_1            (xor              ) [ 0001111110]
xor_ln118_1            (xor              ) [ 0000000000]
sub_ln118              (sub              ) [ 0000000000]
trunc_ln118            (trunc            ) [ 0000000000]
select_ln139_4         (select           ) [ 0000000000]
select_ln118           (select           ) [ 0000000000]
xor_ln493_2            (xor              ) [ 0001111110]
add_ln118              (add              ) [ 0000000000]
xor_ln118_7            (xor              ) [ 0000000000]
trunc_ln118_2          (trunc            ) [ 0000000000]
select_ln139_5         (select           ) [ 0000000000]
select_ln118_1         (select           ) [ 0000000000]
xor_ln493_3            (xor              ) [ 0001111110]
br_ln444               (br               ) [ 0011111111]
ret_ln1290             (ret              ) [ 0000000000]
t_V_2                  (phi              ) [ 0001000110]
zext_ln444             (zext             ) [ 0000000000]
icmp_ln444             (icmp             ) [ 0011111111]
j_V                    (add              ) [ 0011111111]
tmp_34                 (partselect       ) [ 0000000000]
icmp_ln891             (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
sext_ln451             (sext             ) [ 0000000000]
tmp_35                 (bitselect        ) [ 0000000000]
xor_ln118_8            (xor              ) [ 0000000000]
icmp_ln118_1           (icmp             ) [ 0000000000]
and_ln118              (and              ) [ 0011111111]
tmp_36                 (bitselect        ) [ 0000000000]
sub_ln142_2            (sub              ) [ 0000000000]
select_ln139           (select           ) [ 0000000000]
sext_ln139             (sext             ) [ 0000000000]
sext_ln139_1           (sext             ) [ 0000000000]
icmp_ln144             (icmp             ) [ 0000000000]
sub_ln147              (sub              ) [ 0000000000]
select_ln118_3         (select           ) [ 0000000000]
zext_ln118             (zext             ) [ 0000000000]
xor_ln118_9            (xor              ) [ 0000000000]
or_ln118               (or               ) [ 0000000000]
and_ln144              (and              ) [ 0000000000]
x                      (select           ) [ 0001100000]
trunc_ln458            (trunc            ) [ 0001100000]
or_ln457               (or               ) [ 0001110000]
br_ln465               (br               ) [ 0000000000]
br_ln466               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
br_ln475               (br               ) [ 0000000000]
and_ln512              (and              ) [ 0001111110]
br_ln512               (br               ) [ 0000000000]
right_border_buf_0_19  (load             ) [ 0001010000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln444               (br               ) [ 0000000000]
sext_ln144             (sext             ) [ 0000000000]
zext_ln835             (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001010000]
xor_ln493              (xor              ) [ 0001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001010000]
tmp_43                 (read             ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
tmp_38                 (read             ) [ 0000000000]
store_ln493            (store            ) [ 0000000000]
right_border_buf_0_20  (load             ) [ 0000000000]
right_border_buf_0_21  (load             ) [ 0000000000]
right_border_buf_0_22  (load             ) [ 0000000000]
right_border_buf_0_23  (load             ) [ 0000000000]
right_border_buf_0_24  (load             ) [ 0000000000]
specloopname_ln444     (specloopname     ) [ 0000000000]
tmp_3                  (specregionbegin  ) [ 0001001000]
specpipeline_ln448     (specpipeline     ) [ 0000000000]
specloopname_ln450     (specloopname     ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
tmp_4                  (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_5                  (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_6                  (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
right_border_buf_0_25  (load             ) [ 0000000000]
right_border_buf_0_26  (load             ) [ 0000000000]
store_ln489            (store            ) [ 0000000000]
store_ln489            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
br_ln495               (br               ) [ 0000000000]
tmp_7                  (mux              ) [ 0000000000]
src_kernel_win_0_va_23 (select           ) [ 0001001100]
tmp_8                  (mux              ) [ 0000000000]
src_kernel_win_0_va_24 (select           ) [ 0001001100]
tmp_9                  (mux              ) [ 0000000000]
src_kernel_win_0_va_25 (select           ) [ 0001001000]
src_kernel_win_0_va_29 (load             ) [ 0000000000]
src_kernel_win_0_va_30 (load             ) [ 0000000000]
zext_ln1118            (zext             ) [ 0000000000]
sub_ln1118             (sub              ) [ 0000000000]
sext_ln1118_4          (sext             ) [ 0000000000]
zext_ln1118_1          (zext             ) [ 0000000000]
mul_ln1118             (mul              ) [ 0000000000]
sext_ln1118_5          (sext             ) [ 0000000000]
add_ln703              (add              ) [ 0001001000]
src_kernel_win_0_va_26 (load             ) [ 0000000000]
src_kernel_win_0_va_27 (load             ) [ 0000000000]
src_kernel_win_0_va_28 (load             ) [ 0000000000]
zext_ln1118_2          (zext             ) [ 0000000000]
mul_ln1118_1           (mul              ) [ 0000000000]
sext_ln703             (sext             ) [ 0000000000]
add_ln703_1            (add              ) [ 0000000000]
sext_ln703_1           (sext             ) [ 0000000000]
zext_ln1118_3          (zext             ) [ 0000000000]
mul_ln1118_2           (mul              ) [ 0000000000]
sext_ln703_2           (sext             ) [ 0000000000]
add_ln703_2            (add              ) [ 0001000100]
zext_ln1118_7          (zext             ) [ 0000000000]
mul_ln1118_4           (mul              ) [ 0001000100]
zext_ln1118_8          (zext             ) [ 0000000000]
mul_ln1118_5           (mul              ) [ 0001000100]
src_kernel_win_0_va_31 (load             ) [ 0000000000]
src_kernel_win_0_va_32 (load             ) [ 0000000000]
src_kernel_win_0_va_33 (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
br_ln444               (br               ) [ 0011111111]
zext_ln1118_6          (zext             ) [ 0000000000]
mul_ln1118_3           (mul              ) [ 0000000000]
sext_ln703_3           (sext             ) [ 0000000000]
add_ln703_3            (add              ) [ 0000000000]
zext_ln703             (zext             ) [ 0000000000]
add_ln703_5            (add              ) [ 0000000000]
sext_ln703_4           (sext             ) [ 0000000000]
add_ln703_6            (add              ) [ 0000000000]
zext_ln703_1           (zext             ) [ 0000000000]
zext_ln703_2           (zext             ) [ 0000000000]
p_Val2_s               (add              ) [ 0000000000]
p_Result_s             (bitselect        ) [ 0001000010]
add_ln703_8            (add              ) [ 0000000000]
add_ln703_9            (add              ) [ 0000000000]
sext_ln703_5           (sext             ) [ 0000000000]
p_Val2_5               (add              ) [ 0001000010]
p_Result_1             (bitselect        ) [ 0001000010]
tmp_41                 (bitselect        ) [ 0001000010]
sext_ln703_6           (sext             ) [ 0000000000]
or_ln785               (or               ) [ 0000000000]
xor_ln785              (xor              ) [ 0000000000]
overflow               (and              ) [ 0000000000]
and_ln786              (and              ) [ 0000000000]
xor_ln786              (xor              ) [ 0000000000]
underflow              (and              ) [ 0000000000]
or_ln340               (or               ) [ 0000000000]
or_ln340_1             (or               ) [ 0000000000]
select_ln340           (select           ) [ 0000000000]
select_ln388           (select           ) [ 0000000000]
p_Val2_7               (select           ) [ 0000000000]
write_ln515            (write            ) [ 0000000000]
br_ln516               (br               ) [ 0000000000]
empty_93               (specregionend    ) [ 0000000000]
br_ln443               (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str367"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str368"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str369"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str370"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str371"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str372"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str381"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str382"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str383"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str384"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str385"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str386"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="src_kernel_win_0_va_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="src_kernel_win_0_va_18_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_18/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="src_kernel_win_0_va_19_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_19/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="src_kernel_win_0_va_20_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_20/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="src_kernel_win_0_va_21_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_21/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="src_kernel_win_0_va_22_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_22/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="right_border_buf_0_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="right_border_buf_0_14_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_14/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="right_border_buf_0_15_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_15/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="right_border_buf_0_16_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_16/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="right_border_buf_0_17_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_17/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="right_border_buf_0_18_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_18/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="k_buf_0_val_3_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="k_buf_0_val_4_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="k_buf_0_val_5_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_kernel_val_2_V_1_s_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_kernel_val_2_V_0_s_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_kernel_val_1_V_2_s_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_kernel_val_1_V_0_s_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_kernel_val_0_V_2_s_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_kernel_val_0_V_1_s_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="2" slack="0"/>
<pin id="237" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_43/4 tmp_38/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln515_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="16" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln515/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="k_buf_0_val_3_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="0"/>
<pin id="292" dir="0" index="4" bw="11" slack="0"/>
<pin id="293" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="294" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
<pin id="295" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 store_ln472/4 store_ln493/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="k_buf_0_val_4_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="0" index="2" bw="0" slack="1"/>
<pin id="303" dir="0" index="4" bw="11" slack="0"/>
<pin id="304" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="305" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
<pin id="306" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 store_ln472/4 store_ln489/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="k_buf_0_val_5_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="1"/>
<pin id="298" dir="0" index="4" bw="11" slack="0"/>
<pin id="299" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="300" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
<pin id="301" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 store_ln472/4 store_ln489/5 "/>
</bind>
</comp>

<comp id="308" class="1005" name="t_V_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="1"/>
<pin id="310" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="t_V_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="11" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="t_V_2_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="1"/>
<pin id="321" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="t_V_2_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="11" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln1118_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln1118_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln1118_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln1118_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln1118_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln1118_5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln443_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln443/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln443_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="0" index="1" bw="11" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_V_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln887_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="11" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="xor_ln457_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln457/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="11" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="0" index="3" bw="5" slack="0"/>
<pin id="387" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln899_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln879_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln879_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln899_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="0"/>
<pin id="412" dir="0" index="1" bw="11" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln506_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln506_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="11" slack="0"/>
<pin id="423" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_28_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="12" slack="0"/>
<pin id="429" dir="0" index="2" bw="5" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="xor_ln118_6_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_6/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln118_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="0"/>
<pin id="442" dir="0" index="1" bw="12" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="and_ln118_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_29_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="12" slack="0"/>
<pin id="455" dir="0" index="2" bw="5" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub_ln142_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln139_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="12" slack="0"/>
<pin id="469" dir="0" index="2" bw="12" slack="0"/>
<pin id="470" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_1/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln144_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="0"/>
<pin id="476" dir="0" index="1" bw="12" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln147_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="12" slack="0"/>
<pin id="482" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln506_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="11" slack="0"/>
<pin id="487" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_1/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_30_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="12" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_31_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="12" slack="0"/>
<pin id="501" dir="0" index="2" bw="5" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln142_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln506_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="11" slack="0"/>
<pin id="513" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_2/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_32_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="12" slack="0"/>
<pin id="519" dir="0" index="2" bw="5" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_33_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="12" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln142_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="11" slack="0"/>
<pin id="534" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142_2/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sub_ln507_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="0" index="1" bw="2" slack="0"/>
<pin id="539" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln507/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln507_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="0"/>
<pin id="545" dir="0" index="2" bw="2" slack="0"/>
<pin id="546" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln507_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="2" slack="0"/>
<pin id="553" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln507_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="0" index="2" bw="2" slack="0"/>
<pin id="560" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507_1/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln493_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_1/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln118_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="0"/>
<pin id="572" dir="0" index="1" bw="2" slack="0"/>
<pin id="573" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_1/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sub_ln118_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln118/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln118_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="12" slack="0"/>
<pin id="584" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln139_4_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="0"/>
<pin id="589" dir="0" index="2" bw="2" slack="0"/>
<pin id="590" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_4/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln118_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="0" index="2" bw="2" slack="0"/>
<pin id="598" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="xor_ln493_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_2/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln118_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="xor_ln118_7_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_7/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln118_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="12" slack="0"/>
<pin id="622" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118_2/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln139_5_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="2" slack="0"/>
<pin id="627" dir="0" index="2" bw="2" slack="0"/>
<pin id="628" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_5/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln118_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="2" slack="0"/>
<pin id="635" dir="0" index="2" bw="2" slack="0"/>
<pin id="636" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="xor_ln493_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_3/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln444_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="11" slack="0"/>
<pin id="648" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln444/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln444_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="11" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="j_V_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="11" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_34_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="0" index="1" bw="11" slack="0"/>
<pin id="665" dir="0" index="2" bw="1" slack="0"/>
<pin id="666" dir="0" index="3" bw="5" slack="0"/>
<pin id="667" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln891_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="ImagLoc_x_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="11" slack="0"/>
<pin id="681" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln451_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="0"/>
<pin id="686" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln451/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_35_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="12" slack="0"/>
<pin id="691" dir="0" index="2" bw="5" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="xor_ln118_8_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_8/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln118_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="12" slack="0"/>
<pin id="704" dir="0" index="1" bw="12" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_1/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="and_ln118_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_36_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="12" slack="0"/>
<pin id="717" dir="0" index="2" bw="5" slack="0"/>
<pin id="718" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sub_ln142_2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="11" slack="0"/>
<pin id="725" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_2/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="select_ln139_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="12" slack="0"/>
<pin id="731" dir="0" index="2" bw="12" slack="0"/>
<pin id="732" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sext_ln139_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="0"/>
<pin id="738" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sext_ln139_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="0"/>
<pin id="742" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139_1/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln144_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="12" slack="0"/>
<pin id="746" dir="0" index="1" bw="12" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sub_ln147_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="13" slack="0"/>
<pin id="752" dir="0" index="1" bw="12" slack="0"/>
<pin id="753" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="select_ln118_3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="12" slack="0"/>
<pin id="759" dir="0" index="2" bw="13" slack="0"/>
<pin id="760" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_3/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln118_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="13" slack="0"/>
<pin id="766" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="xor_ln118_9_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_9/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="or_ln118_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="and_ln144_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="x_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="12" slack="0"/>
<pin id="789" dir="0" index="2" bw="13" slack="0"/>
<pin id="790" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="trunc_ln458_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="14" slack="0"/>
<pin id="796" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="or_ln457_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="1"/>
<pin id="801" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln457/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="and_ln512_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="1"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln512/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="right_border_buf_0_19_load_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="3"/>
<pin id="810" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_19/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sext_ln144_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="14" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln835_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="14" slack="0"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln835/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="xor_ln493_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="2" slack="1"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="right_border_buf_0_20_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="4"/>
<pin id="828" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_20/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="right_border_buf_0_21_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="4"/>
<pin id="831" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_21/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="right_border_buf_0_22_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="4"/>
<pin id="834" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_22/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="right_border_buf_0_23_load_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="4"/>
<pin id="837" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_23/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="right_border_buf_0_24_load_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="4"/>
<pin id="840" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_24/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_4_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="0"/>
<pin id="843" dir="0" index="1" bw="8" slack="0"/>
<pin id="844" dir="0" index="2" bw="8" slack="0"/>
<pin id="845" dir="0" index="3" bw="1" slack="0"/>
<pin id="846" dir="0" index="4" bw="2" slack="1"/>
<pin id="847" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="col_buf_0_val_0_0_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="2"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="0" index="2" bw="8" slack="0"/>
<pin id="856" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_5_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="0" index="2" bw="8" slack="0"/>
<pin id="863" dir="0" index="3" bw="1" slack="0"/>
<pin id="864" dir="0" index="4" bw="2" slack="1"/>
<pin id="865" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="col_buf_0_val_1_0_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="2"/>
<pin id="872" dir="0" index="1" bw="8" slack="0"/>
<pin id="873" dir="0" index="2" bw="8" slack="0"/>
<pin id="874" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_6_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="0"/>
<pin id="879" dir="0" index="1" bw="8" slack="1"/>
<pin id="880" dir="0" index="2" bw="8" slack="0"/>
<pin id="881" dir="0" index="3" bw="1" slack="0"/>
<pin id="882" dir="0" index="4" bw="2" slack="1"/>
<pin id="883" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="col_buf_0_val_2_0_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="2"/>
<pin id="889" dir="0" index="1" bw="8" slack="0"/>
<pin id="890" dir="0" index="2" bw="8" slack="0"/>
<pin id="891" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="right_border_buf_0_25_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="4"/>
<pin id="896" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_25/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="right_border_buf_0_26_load_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="4"/>
<pin id="899" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_26/5 "/>
</bind>
</comp>

<comp id="900" class="1004" name="store_ln495_store_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="4"/>
<pin id="903" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="store_ln495_store_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="0"/>
<pin id="907" dir="0" index="1" bw="8" slack="4"/>
<pin id="908" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="store_ln495_store_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="8" slack="4"/>
<pin id="913" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="store_ln495_store_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="1"/>
<pin id="917" dir="0" index="1" bw="8" slack="4"/>
<pin id="918" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="919" class="1004" name="store_ln495_store_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="0" index="1" bw="8" slack="4"/>
<pin id="922" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="store_ln495_store_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="0"/>
<pin id="926" dir="0" index="1" bw="8" slack="4"/>
<pin id="927" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_7_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="0"/>
<pin id="931" dir="0" index="1" bw="8" slack="0"/>
<pin id="932" dir="0" index="2" bw="8" slack="0"/>
<pin id="933" dir="0" index="3" bw="8" slack="0"/>
<pin id="934" dir="0" index="4" bw="2" slack="3"/>
<pin id="935" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="src_kernel_win_0_va_23_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="3"/>
<pin id="942" dir="0" index="1" bw="8" slack="0"/>
<pin id="943" dir="0" index="2" bw="8" slack="0"/>
<pin id="944" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_23/5 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_8_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="0"/>
<pin id="949" dir="0" index="1" bw="8" slack="0"/>
<pin id="950" dir="0" index="2" bw="8" slack="0"/>
<pin id="951" dir="0" index="3" bw="8" slack="0"/>
<pin id="952" dir="0" index="4" bw="2" slack="3"/>
<pin id="953" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="src_kernel_win_0_va_24_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="3"/>
<pin id="960" dir="0" index="1" bw="8" slack="0"/>
<pin id="961" dir="0" index="2" bw="8" slack="0"/>
<pin id="962" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_24/5 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_9_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="8" slack="0"/>
<pin id="968" dir="0" index="2" bw="8" slack="0"/>
<pin id="969" dir="0" index="3" bw="8" slack="0"/>
<pin id="970" dir="0" index="4" bw="2" slack="3"/>
<pin id="971" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="976" class="1004" name="src_kernel_win_0_va_25_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="3"/>
<pin id="978" dir="0" index="1" bw="8" slack="0"/>
<pin id="979" dir="0" index="2" bw="8" slack="0"/>
<pin id="980" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_25/5 "/>
</bind>
</comp>

<comp id="983" class="1004" name="src_kernel_win_0_va_29_load_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="4"/>
<pin id="985" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_29/5 "/>
</bind>
</comp>

<comp id="986" class="1004" name="src_kernel_win_0_va_30_load_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="4"/>
<pin id="988" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_30/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="zext_ln1118_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="0"/>
<pin id="991" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/5 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sub_ln1118_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="8" slack="0"/>
<pin id="996" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/5 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln1118_4_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="9" slack="0"/>
<pin id="1001" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln1118_1_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="0"/>
<pin id="1005" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="src_kernel_win_0_va_26_load_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="5"/>
<pin id="1009" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_26/6 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="src_kernel_win_0_va_27_load_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="5"/>
<pin id="1012" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_27/6 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="src_kernel_win_0_va_28_load_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="5"/>
<pin id="1015" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_28/6 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln1118_2_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="1"/>
<pin id="1018" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sext_ln703_1_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="11" slack="0"/>
<pin id="1021" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/6 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="zext_ln1118_3_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="0"/>
<pin id="1024" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/6 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="zext_ln1118_7_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="0"/>
<pin id="1028" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_7/6 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="mul_ln1118_4_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="0"/>
<pin id="1032" dir="0" index="1" bw="2" slack="5"/>
<pin id="1033" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/6 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="zext_ln1118_8_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="0"/>
<pin id="1037" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_8/6 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="mul_ln1118_5_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="0"/>
<pin id="1041" dir="0" index="1" bw="3" slack="5"/>
<pin id="1042" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/6 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="src_kernel_win_0_va_31_load_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="5"/>
<pin id="1046" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_31/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="src_kernel_win_0_va_32_load_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="5"/>
<pin id="1049" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_32/6 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="src_kernel_win_0_va_33_load_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="8" slack="5"/>
<pin id="1052" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_33/6 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="store_ln444_store_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="0"/>
<pin id="1055" dir="0" index="1" bw="8" slack="5"/>
<pin id="1056" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="store_ln444_store_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="1"/>
<pin id="1060" dir="0" index="1" bw="8" slack="5"/>
<pin id="1061" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="store_ln444_store_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="0"/>
<pin id="1064" dir="0" index="1" bw="8" slack="5"/>
<pin id="1065" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="store_ln444_store_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="1"/>
<pin id="1069" dir="0" index="1" bw="8" slack="5"/>
<pin id="1070" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="store_ln444_store_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="0"/>
<pin id="1073" dir="0" index="1" bw="8" slack="5"/>
<pin id="1074" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="store_ln444_store_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="8" slack="1"/>
<pin id="1078" dir="0" index="1" bw="8" slack="5"/>
<pin id="1079" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln1118_6_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="2"/>
<pin id="1082" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_6/7 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sext_ln703_3_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="10" slack="1"/>
<pin id="1085" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/7 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="zext_ln703_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="11" slack="1"/>
<pin id="1088" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/7 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="add_ln703_5_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="11" slack="1"/>
<pin id="1091" dir="0" index="1" bw="10" slack="0"/>
<pin id="1092" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/7 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="sext_ln703_4_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="11" slack="0"/>
<pin id="1096" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/7 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="add_ln703_6_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="11" slack="0"/>
<pin id="1100" dir="0" index="1" bw="12" slack="0"/>
<pin id="1101" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/7 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zext_ln703_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="2"/>
<pin id="1105" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/7 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="zext_ln703_2_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="2"/>
<pin id="1108" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/7 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="p_Val2_s_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="12" slack="0"/>
<pin id="1111" dir="0" index="1" bw="8" slack="0"/>
<pin id="1112" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="p_Result_s_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="12" slack="0"/>
<pin id="1118" dir="0" index="2" bw="5" slack="0"/>
<pin id="1119" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="add_ln703_8_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="12" slack="0"/>
<pin id="1125" dir="0" index="1" bw="11" slack="0"/>
<pin id="1126" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_8/7 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="add_ln703_9_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="10" slack="1"/>
<pin id="1130" dir="0" index="1" bw="8" slack="0"/>
<pin id="1131" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_9/7 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sext_ln703_5_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="10" slack="0"/>
<pin id="1135" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/7 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="p_Val2_5_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="10" slack="0"/>
<pin id="1139" dir="0" index="1" bw="12" slack="0"/>
<pin id="1140" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/7 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="p_Result_1_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="12" slack="0"/>
<pin id="1146" dir="0" index="2" bw="5" slack="0"/>
<pin id="1147" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/7 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="tmp_41_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="12" slack="0"/>
<pin id="1154" dir="0" index="2" bw="5" slack="0"/>
<pin id="1155" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/7 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="sext_ln703_6_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="12" slack="1"/>
<pin id="1161" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/8 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="or_ln785_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="1"/>
<pin id="1164" dir="0" index="1" bw="1" slack="1"/>
<pin id="1165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/8 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="xor_ln785_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="1"/>
<pin id="1168" dir="0" index="1" bw="1" slack="0"/>
<pin id="1169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/8 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="overflow_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/8 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="and_ln786_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="1"/>
<pin id="1179" dir="0" index="1" bw="1" slack="1"/>
<pin id="1180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/8 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="xor_ln786_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="1" slack="0"/>
<pin id="1184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/8 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="underflow_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/8 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="or_ln340_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="1" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/8 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="or_ln340_1_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="0"/>
<pin id="1201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/8 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="select_ln340_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="0"/>
<pin id="1206" dir="0" index="1" bw="16" slack="0"/>
<pin id="1207" dir="0" index="2" bw="12" slack="0"/>
<pin id="1208" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/8 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="select_ln388_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="0"/>
<pin id="1214" dir="0" index="1" bw="16" slack="0"/>
<pin id="1215" dir="0" index="2" bw="12" slack="0"/>
<pin id="1216" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/8 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="p_Val2_7_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="16" slack="0"/>
<pin id="1223" dir="0" index="2" bw="16" slack="0"/>
<pin id="1224" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/8 "/>
</bind>
</comp>

<comp id="1229" class="1007" name="grp_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="8" slack="0"/>
<pin id="1231" dir="0" index="1" bw="2" slack="4"/>
<pin id="1232" dir="0" index="2" bw="9" slack="0"/>
<pin id="1233" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/5 sext_ln1118_5/5 add_ln703/5 "/>
</bind>
</comp>

<comp id="1236" class="1007" name="grp_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="0"/>
<pin id="1238" dir="0" index="1" bw="2" slack="5"/>
<pin id="1239" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="1240" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_1/6 sext_ln703/6 add_ln703_1/6 "/>
</bind>
</comp>

<comp id="1243" class="1007" name="grp_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="8" slack="0"/>
<pin id="1245" dir="0" index="1" bw="3" slack="5"/>
<pin id="1246" dir="0" index="2" bw="11" slack="0"/>
<pin id="1247" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_2/6 sext_ln703_2/6 add_ln703_2/6 "/>
</bind>
</comp>

<comp id="1250" class="1007" name="grp_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="8" slack="0"/>
<pin id="1252" dir="0" index="1" bw="4" slack="6"/>
<pin id="1253" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1254" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_3/7 add_ln703_3/7 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="src_kernel_win_0_va_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="8" slack="5"/>
<pin id="1260" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1265" class="1005" name="src_kernel_win_0_va_18_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="5"/>
<pin id="1267" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_18 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="src_kernel_win_0_va_19_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="8" slack="5"/>
<pin id="1273" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_19 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="src_kernel_win_0_va_20_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="5"/>
<pin id="1279" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_20 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="src_kernel_win_0_va_21_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="4"/>
<pin id="1285" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_21 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="src_kernel_win_0_va_22_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="4"/>
<pin id="1292" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_22 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="right_border_buf_0_s_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="8" slack="4"/>
<pin id="1298" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1303" class="1005" name="right_border_buf_0_14_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="4"/>
<pin id="1305" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_14 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="right_border_buf_0_15_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="8" slack="4"/>
<pin id="1311" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_15 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="right_border_buf_0_16_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="4"/>
<pin id="1317" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_16 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="right_border_buf_0_17_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="4"/>
<pin id="1324" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_17 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="right_border_buf_0_18_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="8" slack="3"/>
<pin id="1330" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_18 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="sext_ln1118_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="10" slack="4"/>
<pin id="1336" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="sext_ln1118_1_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="10" slack="5"/>
<pin id="1341" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="sext_ln1118_2_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="11" slack="5"/>
<pin id="1346" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="zext_ln1118_4_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="12" slack="6"/>
<pin id="1351" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln1118_4 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="sext_ln1118_3_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="10" slack="5"/>
<pin id="1356" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="zext_ln1118_5_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="11" slack="5"/>
<pin id="1361" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln1118_5 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="icmp_ln443_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="1"/>
<pin id="1366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln443 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="i_V_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="11" slack="0"/>
<pin id="1370" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1373" class="1005" name="icmp_ln887_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="1"/>
<pin id="1375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="xor_ln457_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="1"/>
<pin id="1379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln457 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="icmp_ln899_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="1"/>
<pin id="1384" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="icmp_ln879_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="1"/>
<pin id="1389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="icmp_ln879_1_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="1"/>
<pin id="1393" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="icmp_ln899_1_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="3"/>
<pin id="1397" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln899_1 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="xor_ln493_1_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="2" slack="3"/>
<pin id="1404" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_1 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="xor_ln493_2_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="2" slack="3"/>
<pin id="1409" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_2 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="xor_ln493_3_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="2" slack="3"/>
<pin id="1414" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_3 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="icmp_ln444_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="1"/>
<pin id="1419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln444 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="j_V_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="11" slack="0"/>
<pin id="1423" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1426" class="1005" name="and_ln118_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="1"/>
<pin id="1428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln118 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="x_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="14" slack="1"/>
<pin id="1432" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1435" class="1005" name="trunc_ln458_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="2" slack="1"/>
<pin id="1437" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln458 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="or_ln457_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="1"/>
<pin id="1442" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln457 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="and_ln512_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="2"/>
<pin id="1449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln512 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="right_border_buf_0_19_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="8" slack="1"/>
<pin id="1453" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_19 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="k_buf_0_val_3_addr_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="11" slack="1"/>
<pin id="1459" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1462" class="1005" name="xor_ln493_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="2" slack="1"/>
<pin id="1464" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln493 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="k_buf_0_val_4_addr_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="11" slack="1"/>
<pin id="1471" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1475" class="1005" name="k_buf_0_val_5_addr_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="11" slack="1"/>
<pin id="1477" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1481" class="1005" name="src_kernel_win_0_va_23_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="8" slack="1"/>
<pin id="1483" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_23 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="src_kernel_win_0_va_24_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="8" slack="1"/>
<pin id="1490" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_24 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="src_kernel_win_0_va_25_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="8" slack="1"/>
<pin id="1496" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_25 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="add_ln703_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="11" slack="1"/>
<pin id="1502" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="add_ln703_2_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="12" slack="1"/>
<pin id="1507" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="mul_ln1118_4_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="10" slack="1"/>
<pin id="1512" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_4 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="mul_ln1118_5_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="11" slack="1"/>
<pin id="1518" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_5 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="p_Result_s_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="1"/>
<pin id="1524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1528" class="1005" name="p_Val2_5_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="12" slack="1"/>
<pin id="1530" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="p_Result_1_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="1" slack="1"/>
<pin id="1535" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="tmp_41_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="1" slack="1"/>
<pin id="1541" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="120" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="142" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="2" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="74" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="74" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="74" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="240" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="240" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="291"><net_src comp="240" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="296"><net_src comp="240" pin="2"/><net_sink comp="259" pin=4"/></net>

<net id="297"><net_src comp="253" pin="3"/><net_sink comp="259" pin=2"/></net>

<net id="302"><net_src comp="271" pin="3"/><net_sink comp="283" pin=4"/></net>

<net id="307"><net_src comp="259" pin="3"/><net_sink comp="271" pin=4"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="234" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="228" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="222" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="216" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="210" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="204" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="312" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="312" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="68" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="312" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="76" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="312" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="82" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="84" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="86" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="312" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="16" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="88" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="396"><net_src comp="382" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="90" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="312" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="76" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="312" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="66" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="312" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="82" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="312" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="92" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="354" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="94" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="96" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="84" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="420" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="98" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="434" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="94" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="420" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="96" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="100" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="354" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="452" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="420" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="98" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="466" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="102" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="354" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="94" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="96" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="94" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="484" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="96" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="312" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="104" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="354" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="94" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="96" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="94" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="510" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="96" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="312" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="106" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="480" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="474" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="480" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="536" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="108" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="416" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="446" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="550" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="542" pin="3"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="108" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="416" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="106" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="106" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="506" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="484" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="498" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="576" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="582" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="490" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="586" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="570" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="108" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="110" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="416" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="532" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="108" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="510" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="524" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="614" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="620" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="637"><net_src comp="516" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="624" pin="3"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="608" pin="2"/><net_sink comp="632" pin=2"/></net>

<net id="644"><net_src comp="632" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="108" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="323" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="323" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="112" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="323" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="76" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="86" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="323" pin="4"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="16" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="88" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="676"><net_src comp="662" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="90" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="92" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="646" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="94" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="678" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="96" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="688" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="84" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="678" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="114" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="696" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="719"><net_src comp="94" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="678" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="96" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="100" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="646" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="714" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="678" pin="2"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="728" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="728" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="728" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="114" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="116" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="740" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="708" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="684" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="750" pin="2"/><net_sink comp="756" pin=2"/></net>

<net id="767"><net_src comp="756" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="702" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="84" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="688" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="768" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="744" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="774" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="736" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="764" pin="1"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="786" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="702" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="672" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="825"><net_src comp="108" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="848"><net_src comp="132" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="826" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="829" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="851"><net_src comp="134" pin="0"/><net_sink comp="841" pin=3"/></net>

<net id="857"><net_src comp="259" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="858"><net_src comp="841" pin="5"/><net_sink comp="852" pin=2"/></net>

<net id="866"><net_src comp="132" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="835" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="868"><net_src comp="838" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="869"><net_src comp="134" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="875"><net_src comp="271" pin="3"/><net_sink comp="870" pin=1"/></net>

<net id="876"><net_src comp="859" pin="5"/><net_sink comp="870" pin=2"/></net>

<net id="884"><net_src comp="132" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="832" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="886"><net_src comp="134" pin="0"/><net_sink comp="877" pin=3"/></net>

<net id="892"><net_src comp="283" pin="3"/><net_sink comp="887" pin=1"/></net>

<net id="893"><net_src comp="877" pin="5"/><net_sink comp="887" pin=2"/></net>

<net id="904"><net_src comp="887" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="909"><net_src comp="897" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="914"><net_src comp="870" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="923"><net_src comp="894" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="928"><net_src comp="852" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="936"><net_src comp="132" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="852" pin="3"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="870" pin="3"/><net_sink comp="929" pin=2"/></net>

<net id="939"><net_src comp="887" pin="3"/><net_sink comp="929" pin=3"/></net>

<net id="945"><net_src comp="929" pin="5"/><net_sink comp="940" pin=1"/></net>

<net id="946"><net_src comp="852" pin="3"/><net_sink comp="940" pin=2"/></net>

<net id="954"><net_src comp="132" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="852" pin="3"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="870" pin="3"/><net_sink comp="947" pin=2"/></net>

<net id="957"><net_src comp="887" pin="3"/><net_sink comp="947" pin=3"/></net>

<net id="963"><net_src comp="947" pin="5"/><net_sink comp="958" pin=1"/></net>

<net id="964"><net_src comp="870" pin="3"/><net_sink comp="958" pin=2"/></net>

<net id="972"><net_src comp="132" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="973"><net_src comp="852" pin="3"/><net_sink comp="965" pin=1"/></net>

<net id="974"><net_src comp="870" pin="3"/><net_sink comp="965" pin=2"/></net>

<net id="975"><net_src comp="887" pin="3"/><net_sink comp="965" pin=3"/></net>

<net id="981"><net_src comp="965" pin="5"/><net_sink comp="976" pin=1"/></net>

<net id="982"><net_src comp="887" pin="3"/><net_sink comp="976" pin=2"/></net>

<net id="992"><net_src comp="986" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="136" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="989" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="993" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="983" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1025"><net_src comp="1013" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="1010" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1034"><net_src comp="1026" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1038"><net_src comp="1007" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1043"><net_src comp="1035" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1057"><net_src comp="1050" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1066"><net_src comp="1047" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1075"><net_src comp="1044" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1093"><net_src comp="1083" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1097"><net_src comp="1089" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="1094" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1113"><net_src comp="1098" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1106" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1120"><net_src comp="94" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="96" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1127"><net_src comp="1086" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1132"><net_src comp="1103" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1136"><net_src comp="1128" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1141"><net_src comp="1133" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1123" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1148"><net_src comp="94" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="1137" pin="2"/><net_sink comp="1143" pin=1"/></net>

<net id="1150"><net_src comp="96" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1156"><net_src comp="94" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1157"><net_src comp="1109" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1158"><net_src comp="96" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1170"><net_src comp="84" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1175"><net_src comp="1162" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="1166" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1185"><net_src comp="1177" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="84" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1191"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1196"><net_src comp="1187" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="1171" pin="2"/><net_sink comp="1192" pin=1"/></net>

<net id="1202"><net_src comp="1177" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1166" pin="2"/><net_sink comp="1198" pin=1"/></net>

<net id="1209"><net_src comp="1192" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1210"><net_src comp="138" pin="0"/><net_sink comp="1204" pin=1"/></net>

<net id="1211"><net_src comp="1159" pin="1"/><net_sink comp="1204" pin=2"/></net>

<net id="1217"><net_src comp="1187" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1218"><net_src comp="140" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1219"><net_src comp="1159" pin="1"/><net_sink comp="1212" pin=2"/></net>

<net id="1225"><net_src comp="1198" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1226"><net_src comp="1204" pin="3"/><net_sink comp="1220" pin=1"/></net>

<net id="1227"><net_src comp="1212" pin="3"/><net_sink comp="1220" pin=2"/></net>

<net id="1228"><net_src comp="1220" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1234"><net_src comp="1003" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1235"><net_src comp="999" pin="1"/><net_sink comp="1229" pin=2"/></net>

<net id="1241"><net_src comp="1016" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1242"><net_src comp="1236" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1248"><net_src comp="1022" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="1019" pin="1"/><net_sink comp="1243" pin=2"/></net>

<net id="1255"><net_src comp="1080" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1256"><net_src comp="1250" pin="3"/><net_sink comp="1098" pin=1"/></net>

<net id="1257"><net_src comp="1250" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1261"><net_src comp="144" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1263"><net_src comp="1258" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1264"><net_src comp="1258" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1268"><net_src comp="148" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1274"><net_src comp="152" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1280"><net_src comp="156" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1286"><net_src comp="160" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1288"><net_src comp="1283" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1289"><net_src comp="1283" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1293"><net_src comp="164" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1299"><net_src comp="168" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1302"><net_src comp="1296" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1306"><net_src comp="172" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1308"><net_src comp="1303" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1312"><net_src comp="176" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1314"><net_src comp="1309" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1318"><net_src comp="180" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1320"><net_src comp="1315" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1321"><net_src comp="1315" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1325"><net_src comp="184" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1331"><net_src comp="188" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1337"><net_src comp="330" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1342"><net_src comp="334" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1347"><net_src comp="338" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1352"><net_src comp="342" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1357"><net_src comp="346" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1362"><net_src comp="350" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1367"><net_src comp="358" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1371"><net_src comp="364" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1376"><net_src comp="370" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1380"><net_src comp="376" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1385"><net_src comp="392" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1390"><net_src comp="398" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1394"><net_src comp="404" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1398"><net_src comp="410" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1401"><net_src comp="1395" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1405"><net_src comp="564" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="929" pin=4"/></net>

<net id="1410"><net_src comp="602" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="947" pin=4"/></net>

<net id="1415"><net_src comp="640" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="965" pin=4"/></net>

<net id="1420"><net_src comp="650" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1424"><net_src comp="656" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1429"><net_src comp="708" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1433"><net_src comp="786" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1438"><net_src comp="794" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1443"><net_src comp="798" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1446"><net_src comp="1440" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1450"><net_src comp="803" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1454"><net_src comp="808" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1456"><net_src comp="1451" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1460"><net_src comp="253" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1465"><net_src comp="821" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="841" pin=4"/></net>

<net id="1467"><net_src comp="1462" pin="1"/><net_sink comp="859" pin=4"/></net>

<net id="1468"><net_src comp="1462" pin="1"/><net_sink comp="877" pin=4"/></net>

<net id="1472"><net_src comp="265" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1474"><net_src comp="1469" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1478"><net_src comp="277" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1480"><net_src comp="1475" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1484"><net_src comp="940" pin="3"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1486"><net_src comp="1481" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1487"><net_src comp="1481" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1491"><net_src comp="958" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1493"><net_src comp="1488" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1497"><net_src comp="976" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1499"><net_src comp="1494" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1503"><net_src comp="1229" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1508"><net_src comp="1243" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1513"><net_src comp="1030" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1519"><net_src comp="1039" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1521"><net_src comp="1516" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1525"><net_src comp="1115" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1531"><net_src comp="1137" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1536"><net_src comp="1143" pin="3"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1542"><net_src comp="1151" pin="3"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1544"><net_src comp="1539" pin="1"/><net_sink comp="1177" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_V | {4 }
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		zext_ln443 : 1
		icmp_ln443 : 1
		i_V : 1
		br_ln443 : 2
		icmp_ln887 : 1
		xor_ln457 : 2
		tmp : 1
		icmp_ln899 : 2
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		icmp_ln899_1 : 1
		trunc_ln506 : 1
		add_ln506 : 2
		tmp_28 : 3
		xor_ln118_6 : 4
		icmp_ln118 : 3
		and_ln118_1 : 4
		tmp_29 : 3
		sub_ln142 : 2
		select_ln139_1 : 4
		icmp_ln144_1 : 5
		trunc_ln147 : 5
		add_ln506_1 : 2
		tmp_30 : 3
		tmp_31 : 3
		trunc_ln142 : 1
		add_ln506_2 : 2
		tmp_32 : 3
		tmp_33 : 3
		trunc_ln142_2 : 1
		sub_ln507 : 6
		select_ln507 : 7
		add_ln507 : 2
		select_ln507_1 : 8
		xor_ln493_1 : 9
		xor_ln118_1 : 2
		sub_ln118 : 2
		trunc_ln118 : 3
		select_ln139_4 : 4
		select_ln118 : 5
		xor_ln493_2 : 6
		add_ln118 : 2
		xor_ln118_7 : 2
		trunc_ln118_2 : 3
		select_ln139_5 : 4
		select_ln118_1 : 5
		xor_ln493_3 : 6
	State 3
		zext_ln444 : 1
		icmp_ln444 : 1
		j_V : 1
		tmp_34 : 1
		icmp_ln891 : 2
		ImagLoc_x : 2
		sext_ln451 : 3
		tmp_35 : 3
		xor_ln118_8 : 4
		icmp_ln118_1 : 3
		and_ln118 : 4
		tmp_36 : 3
		sub_ln142_2 : 2
		select_ln139 : 4
		sext_ln139 : 5
		sext_ln139_1 : 5
		icmp_ln144 : 5
		sub_ln147 : 6
		select_ln118_3 : 7
		zext_ln118 : 8
		xor_ln118_9 : 4
		or_ln118 : 4
		and_ln144 : 6
		x : 9
		trunc_ln458 : 10
		or_ln457 : 4
		br_ln465 : 4
		and_ln512 : 3
		br_ln512 : 3
	State 4
		zext_ln835 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
		store_ln472 : 3
		store_ln472 : 3
		store_ln472 : 3
		store_ln493 : 3
	State 5
		tmp_4 : 1
		col_buf_0_val_0_0 : 2
		tmp_5 : 1
		col_buf_0_val_1_0 : 2
		tmp_6 : 1
		col_buf_0_val_2_0 : 2
		store_ln489 : 1
		store_ln489 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		tmp_7 : 3
		src_kernel_win_0_va_23 : 4
		tmp_8 : 3
		src_kernel_win_0_va_24 : 4
		tmp_9 : 3
		src_kernel_win_0_va_25 : 4
		zext_ln1118 : 1
		sub_ln1118 : 2
		sext_ln1118_4 : 3
		zext_ln1118_1 : 1
		mul_ln1118 : 2
		sext_ln1118_5 : 3
		add_ln703 : 4
	State 6
		mul_ln1118_1 : 1
		sext_ln703 : 2
		add_ln703_1 : 3
		sext_ln703_1 : 4
		zext_ln1118_3 : 1
		mul_ln1118_2 : 2
		sext_ln703_2 : 3
		add_ln703_2 : 5
		zext_ln1118_7 : 1
		mul_ln1118_4 : 2
		zext_ln1118_8 : 1
		mul_ln1118_5 : 2
		store_ln444 : 1
		store_ln444 : 1
		store_ln444 : 1
	State 7
		mul_ln1118_3 : 1
		add_ln703_3 : 2
		add_ln703_5 : 1
		sext_ln703_4 : 2
		add_ln703_6 : 3
		p_Val2_s : 4
		p_Result_s : 5
		add_ln703_8 : 3
		add_ln703_9 : 1
		sext_ln703_5 : 2
		p_Val2_5 : 4
		p_Result_1 : 5
		tmp_41 : 5
	State 8
		p_Val2_7 : 1
		write_ln515 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_V_fu_364            |    0    |    0    |    13   |
|          |         add_ln506_fu_420         |    0    |    0    |    13   |
|          |        add_ln506_1_fu_484        |    0    |    0    |    13   |
|          |        add_ln506_2_fu_510        |    0    |    0    |    13   |
|          |         add_ln507_fu_550         |    0    |    0    |    10   |
|          |         add_ln118_fu_608         |    0    |    0    |    10   |
|    add   |            j_V_fu_656            |    0    |    0    |    13   |
|          |         ImagLoc_x_fu_678         |    0    |    0    |    13   |
|          |        add_ln703_5_fu_1089       |    0    |    0    |    13   |
|          |        add_ln703_6_fu_1098       |    0    |    0    |    12   |
|          |         p_Val2_s_fu_1109         |    0    |    0    |    12   |
|          |        add_ln703_8_fu_1123       |    0    |    0    |    12   |
|          |        add_ln703_9_fu_1128       |    0    |    0    |    14   |
|          |         p_Val2_5_fu_1137         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |       select_ln139_1_fu_466      |    0    |    0    |    12   |
|          |        select_ln507_fu_542       |    0    |    0    |    2    |
|          |       select_ln507_1_fu_556      |    0    |    0    |    2    |
|          |       select_ln139_4_fu_586      |    0    |    0    |    2    |
|          |        select_ln118_fu_594       |    0    |    0    |    2    |
|          |       select_ln139_5_fu_624      |    0    |    0    |    2    |
|          |       select_ln118_1_fu_632      |    0    |    0    |    2    |
|          |        select_ln139_fu_728       |    0    |    0    |    12   |
|          |       select_ln118_3_fu_756      |    0    |    0    |    13   |
|  select  |             x_fu_786             |    0    |    0    |    13   |
|          |     col_buf_0_val_0_0_fu_852     |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_870     |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_887     |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_23_fu_940  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_24_fu_958  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_25_fu_976  |    0    |    0    |    8    |
|          |       select_ln340_fu_1204       |    0    |    0    |    16   |
|          |       select_ln388_fu_1212       |    0    |    0    |    16   |
|          |         p_Val2_7_fu_1220         |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln443_fu_358        |    0    |    0    |    13   |
|          |         icmp_ln887_fu_370        |    0    |    0    |    13   |
|          |         icmp_ln899_fu_392        |    0    |    0    |    13   |
|          |         icmp_ln879_fu_398        |    0    |    0    |    13   |
|          |        icmp_ln879_1_fu_404       |    0    |    0    |    13   |
|   icmp   |        icmp_ln899_1_fu_410       |    0    |    0    |    13   |
|          |         icmp_ln118_fu_440        |    0    |    0    |    13   |
|          |        icmp_ln144_1_fu_474       |    0    |    0    |    13   |
|          |         icmp_ln444_fu_650        |    0    |    0    |    13   |
|          |         icmp_ln891_fu_672        |    0    |    0    |    13   |
|          |        icmp_ln118_1_fu_702       |    0    |    0    |    13   |
|          |         icmp_ln144_fu_744        |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_4_fu_841           |    0    |    0    |    15   |
|          |           tmp_5_fu_859           |    0    |    0    |    15   |
|    mux   |           tmp_6_fu_877           |    0    |    0    |    15   |
|          |           tmp_7_fu_929           |    0    |    0    |    15   |
|          |           tmp_8_fu_947           |    0    |    0    |    15   |
|          |           tmp_9_fu_965           |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |       mul_ln1118_4_fu_1030       |    0    |    0    |    41   |
|          |       mul_ln1118_5_fu_1039       |    0    |    0    |    41   |
|----------|----------------------------------|---------|---------|---------|
|          |         sub_ln142_fu_460         |    0    |    0    |    13   |
|          |         sub_ln507_fu_536         |    0    |    0    |    10   |
|    sub   |         sub_ln118_fu_576         |    0    |    0    |    10   |
|          |        sub_ln142_2_fu_722        |    0    |    0    |    13   |
|          |         sub_ln147_fu_750         |    0    |    0    |    17   |
|          |         sub_ln1118_fu_993        |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln457_fu_376         |    0    |    0    |    2    |
|          |        xor_ln118_6_fu_434        |    0    |    0    |    2    |
|          |        xor_ln493_1_fu_564        |    0    |    0    |    2    |
|          |        xor_ln118_1_fu_570        |    0    |    0    |    2    |
|          |        xor_ln493_2_fu_602        |    0    |    0    |    2    |
|    xor   |        xor_ln118_7_fu_614        |    0    |    0    |    2    |
|          |        xor_ln493_3_fu_640        |    0    |    0    |    2    |
|          |        xor_ln118_8_fu_696        |    0    |    0    |    2    |
|          |        xor_ln118_9_fu_768        |    0    |    0    |    2    |
|          |         xor_ln493_fu_821         |    0    |    0    |    2    |
|          |         xor_ln785_fu_1166        |    0    |    0    |    2    |
|          |         xor_ln786_fu_1181        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |        and_ln118_1_fu_446        |    0    |    0    |    2    |
|          |         and_ln118_fu_708         |    0    |    0    |    2    |
|          |         and_ln144_fu_780         |    0    |    0    |    2    |
|    and   |         and_ln512_fu_803         |    0    |    0    |    2    |
|          |         overflow_fu_1171         |    0    |    0    |    2    |
|          |         and_ln786_fu_1177        |    0    |    0    |    2    |
|          |         underflow_fu_1187        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln118_fu_774         |    0    |    0    |    2    |
|          |          or_ln457_fu_798         |    0    |    0    |    2    |
|    or    |         or_ln785_fu_1162         |    0    |    0    |    2    |
|          |         or_ln340_fu_1192         |    0    |    0    |    2    |
|          |        or_ln340_1_fu_1198        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1229           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1236           |    1    |    0    |    0    |
|          |            grp_fu_1243           |    1    |    0    |    0    |
|          |            grp_fu_1250           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_s_read_fu_204 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_s_read_fu_210 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_216 |    0    |    0    |    0    |
|   read   | p_kernel_val_1_V_0_s_read_fu_222 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_s_read_fu_228 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_234 |    0    |    0    |    0    |
|          |          grp_read_fu_240         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     write_ln515_write_fu_246     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        sext_ln1118_fu_330        |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_334       |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_338       |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_346       |    0    |    0    |    0    |
|          |         sext_ln451_fu_684        |    0    |    0    |    0    |
|          |         sext_ln139_fu_736        |    0    |    0    |    0    |
|   sext   |        sext_ln139_1_fu_740       |    0    |    0    |    0    |
|          |         sext_ln144_fu_811        |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_999       |    0    |    0    |    0    |
|          |       sext_ln703_1_fu_1019       |    0    |    0    |    0    |
|          |       sext_ln703_3_fu_1083       |    0    |    0    |    0    |
|          |       sext_ln703_4_fu_1094       |    0    |    0    |    0    |
|          |       sext_ln703_5_fu_1133       |    0    |    0    |    0    |
|          |       sext_ln703_6_fu_1159       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       zext_ln1118_4_fu_342       |    0    |    0    |    0    |
|          |       zext_ln1118_5_fu_350       |    0    |    0    |    0    |
|          |         zext_ln443_fu_354        |    0    |    0    |    0    |
|          |         zext_ln444_fu_646        |    0    |    0    |    0    |
|          |         zext_ln118_fu_764        |    0    |    0    |    0    |
|          |         zext_ln835_fu_814        |    0    |    0    |    0    |
|          |        zext_ln1118_fu_989        |    0    |    0    |    0    |
|   zext   |       zext_ln1118_1_fu_1003      |    0    |    0    |    0    |
|          |       zext_ln1118_2_fu_1016      |    0    |    0    |    0    |
|          |       zext_ln1118_3_fu_1022      |    0    |    0    |    0    |
|          |       zext_ln1118_7_fu_1026      |    0    |    0    |    0    |
|          |       zext_ln1118_8_fu_1035      |    0    |    0    |    0    |
|          |       zext_ln1118_6_fu_1080      |    0    |    0    |    0    |
|          |        zext_ln703_fu_1086        |    0    |    0    |    0    |
|          |       zext_ln703_1_fu_1103       |    0    |    0    |    0    |
|          |       zext_ln703_2_fu_1106       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|            tmp_fu_382            |    0    |    0    |    0    |
|          |           tmp_34_fu_662          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln506_fu_416        |    0    |    0    |    0    |
|          |        trunc_ln147_fu_480        |    0    |    0    |    0    |
|          |        trunc_ln142_fu_506        |    0    |    0    |    0    |
|   trunc  |       trunc_ln142_2_fu_532       |    0    |    0    |    0    |
|          |        trunc_ln118_fu_582        |    0    |    0    |    0    |
|          |       trunc_ln118_2_fu_620       |    0    |    0    |    0    |
|          |        trunc_ln458_fu_794        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_28_fu_426          |    0    |    0    |    0    |
|          |           tmp_29_fu_452          |    0    |    0    |    0    |
|          |           tmp_30_fu_490          |    0    |    0    |    0    |
|          |           tmp_31_fu_498          |    0    |    0    |    0    |
|          |           tmp_32_fu_516          |    0    |    0    |    0    |
| bitselect|           tmp_33_fu_524          |    0    |    0    |    0    |
|          |           tmp_35_fu_688          |    0    |    0    |    0    |
|          |           tmp_36_fu_714          |    0    |    0    |    0    |
|          |        p_Result_s_fu_1115        |    0    |    0    |    0    |
|          |        p_Result_1_fu_1143        |    0    |    0    |    0    |
|          |          tmp_41_fu_1151          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |    0    |   785   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln703_2_reg_1505     |   12   |
|       add_ln703_reg_1500      |   11   |
|       and_ln118_reg_1426      |    1   |
|       and_ln512_reg_1447      |    1   |
|          i_V_reg_1368         |   11   |
|      icmp_ln443_reg_1364      |    1   |
|      icmp_ln444_reg_1417      |    1   |
|     icmp_ln879_1_reg_1391     |    1   |
|      icmp_ln879_reg_1387      |    1   |
|      icmp_ln887_reg_1373      |    1   |
|     icmp_ln899_1_reg_1395     |    1   |
|      icmp_ln899_reg_1382      |    1   |
|          j_V_reg_1421         |   11   |
|  k_buf_0_val_3_addr_reg_1457  |   11   |
|  k_buf_0_val_4_addr_reg_1469  |   11   |
|  k_buf_0_val_5_addr_reg_1475  |   11   |
|     mul_ln1118_4_reg_1510     |   10   |
|     mul_ln1118_5_reg_1516     |   11   |
|       or_ln457_reg_1440       |    1   |
|      p_Result_1_reg_1533      |    1   |
|      p_Result_s_reg_1522      |    1   |
|       p_Val2_5_reg_1528       |   12   |
| right_border_buf_0_14_reg_1303|    8   |
| right_border_buf_0_15_reg_1309|    8   |
| right_border_buf_0_16_reg_1315|    8   |
| right_border_buf_0_17_reg_1322|    8   |
| right_border_buf_0_18_reg_1328|    8   |
| right_border_buf_0_19_reg_1451|    8   |
| right_border_buf_0_s_reg_1296 |    8   |
|     sext_ln1118_1_reg_1339    |   10   |
|     sext_ln1118_2_reg_1344    |   11   |
|     sext_ln1118_3_reg_1354    |   10   |
|      sext_ln1118_reg_1334     |   10   |
|src_kernel_win_0_va_18_reg_1265|    8   |
|src_kernel_win_0_va_19_reg_1271|    8   |
|src_kernel_win_0_va_20_reg_1277|    8   |
|src_kernel_win_0_va_21_reg_1283|    8   |
|src_kernel_win_0_va_22_reg_1290|    8   |
|src_kernel_win_0_va_23_reg_1481|    8   |
|src_kernel_win_0_va_24_reg_1488|    8   |
|src_kernel_win_0_va_25_reg_1494|    8   |
|  src_kernel_win_0_va_reg_1258 |    8   |
|         t_V_2_reg_319         |   11   |
|          t_V_reg_308          |   11   |
|        tmp_41_reg_1539        |    1   |
|      trunc_ln458_reg_1435     |    2   |
|           x_reg_1430          |   14   |
|       xor_ln457_reg_1377      |    1   |
|      xor_ln493_1_reg_1402     |    2   |
|      xor_ln493_2_reg_1407     |    2   |
|      xor_ln493_3_reg_1412     |    2   |
|       xor_ln493_reg_1462      |    2   |
|     zext_ln1118_4_reg_1349    |   12   |
|     zext_ln1118_5_reg_1359    |   11   |
+-------------------------------+--------+
|             Total             |   363  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_259 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_271 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_283 |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1236    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1250    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   98   ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   785  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   363  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |    8   |   363  |   830  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
