-----------------------------------------------------------------------------------------------------
Reference: 1
data from address 0 in DRAM successfully loaded into index 0 in way 0
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
0 0x0        0        1               3     0    1    2    1    1         0           0.000000
--------------------------------------------------------------------------------------------------
Reference: 2
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
0 0x0        1        1               3     0    1    2    1    2         0           0.500000
--------------------------------------------------------------------------------------------------
Reference: 3
data from address 0 writing to DRAM

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
1 0x0        2        1               3     0    1    2    1    2         1           0.666667
--------------------------------------------------------------------------------------------------
Reference: 4
data writing from address 0 to snooped other processor
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
4 0x0        3        1               3     0    1    2    2    3         1           0.750000
--------------------------------------------------------------------------------------------------
Reference: 5
data from address 0 writing to DRAM

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
1 0x0        4        1               3     0    1    2    1    3         2           0.800000
--------------------------------------------------------------------------------------------------
Reference: 6
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
0 0x0        5        1               3     0    1    2    1    4         2           0.833333
--------------------------------------------------------------------------------------------------
Reference: 7
data writing from address 0 to snooped other processor
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
4 0x0        6        1               3     0    1    2    2    5         2           0.857143
--------------------------------------------------------------------------------------------------
Reference: 8
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
0 0x0        7        1               3     0    1    2    2    6         2           0.875000
--------------------------------------------------------------------------------------------------
Reference: 9

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
3 0x0        8        1               3     0    1    2    3    6         2           0.888889
--------------------------------------------------------------------------------------------------
Reference: 10
data from L1 was successfully written to index 0 at way 0 in lower 32 bytes of L2 cache
data from address 0 writing to DRAM

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
1 0x0        8        2               3     0    1    2    1    6         3           0.800000
--------------------------------------------------------------------------------------------------
Reference: 11
data writing from address 0 to snooped other processor
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
4 0x0        9        2               3     0    1    2    2    7         3           0.818182
--------------------------------------------------------------------------------------------------
Reference: 12
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
0 0x0        10       2               3     0    1    2    2    8         3           0.833333
--------------------------------------------------------------------------------------------------
Reference: 13
data from address 0 writing to DRAM

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
1 0x0        11       2               3     0    1    2    1    8         4           0.846154
--------------------------------------------------------------------------------------------------
Reference: 14
data writing from address 0 to snooped other processor
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
4 0x0        12       2               3     0    1    2    2    9         4           0.857143
--------------------------------------------------------------------------------------------------
Reference: 15
data writing from address 0 to snooped other processor
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
4 0x0        13       2               3     0    1    2    2    10        4           0.866667
--------------------------------------------------------------------------------------------------
Reference: 16
data writing from address 0 to snooped other processor
line 0 has MESI bits set to 0 in L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
6 0x0        14       2               3     0    1    2    3    11        4           0.875000
--------------------------------------------------------------------------------------------------
Reference: 17
data from address 0 in DRAM successfully loaded into index 0 in way 0
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
0 0x0        14       3               3     0    1    2    1    12        4           0.823529
--------------------------------------------------------------------------------------------------
Reference: 18
data writing from address 0 to snooped other processor
line 0 has MESI bits set to 0 in L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
6 0x0        15       3               3     0    1    2    3    13        4           0.833333
--------------------------------------------------------------------------------------------------
Reference: 19
data from address 0 in DRAM successfully loaded into index 0 in way 0
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
0 0x0        15       4               3     0    1    2    1    14        4           0.789474
--------------------------------------------------------------------------------------------------
Reference: 20
data writing from address 0 to snooped other processor
lower 32 bytes of tag 0 at index 0 from way 0 successfully written to the L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
4 0x0        16       4               3     0    1    2    2    15        4           0.800000
--------------------------------------------------------------------------------------------------
Reference: 21
data writing from address 0 to snooped other processor
line 0 has MESI bits set to 0 in L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
6 0x0        17       4               3     0    1    2    3    16        4           0.809524
--------------------------------------------------------------------------------------------------
Reference: 22

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
3 0x0        17       5               3     0    1    2    3    16        4           0.772727
--------------------------------------------------------------------------------------------------
Reference: 23
data from L1 was successfully written to index 0 at way 0 in lower 32 bytes of L2 cache
data from address 0 writing to DRAM

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
1 0x0        17       6               3     0    1    2    1    16        5           0.739130
--------------------------------------------------------------------------------------------------
Reference: 24
data writing from address 0 to snooped other processor
line 0 has MESI bits set to 0 in L1 cache

tag 0 stored in index 0 at way 0
n address    hitCount missCount LRU: way0  way1 way2 way3 MESI  readCount writeCount hitRatio
6 0x0        18       6               3     0    1    2    3    17        5           0.750000
--------------------------------------------------------------------------------------------------
