<annotationInfo>
<item  id="12" filename="a1.c" linenumber="6" name="tmp_2" contextFuncName="mul" moduleName="mul" rtlName="c" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="/home/sam-admin/Desktop/iith/Module-2/sampractrice/verilog"><\/item>
</annotationInfo>
