/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/mux8_NbitTMR.v                                                                *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:54                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: mux8_Nbit.v                                                                            *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-28 18:40:40                                                *
 *           File Size         : 1109                                                               *
 *           MD5 hash          : 1f99770d1fd5d361a197503f44ed89f0                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module mux8_NbitTMR(
  input wire [1:0] data0A ,
  input wire [1:0] data0B ,
  input wire [1:0] data0C ,
  input wire [1:0] data1A ,
  input wire [1:0] data1B ,
  input wire [1:0] data1C ,
  input wire [1:0] data2A ,
  input wire [1:0] data2B ,
  input wire [1:0] data2C ,
  input wire [1:0] data3A ,
  input wire [1:0] data3B ,
  input wire [1:0] data3C ,
  input wire [1:0] data4A ,
  input wire [1:0] data4B ,
  input wire [1:0] data4C ,
  input wire [1:0] data5A ,
  input wire [1:0] data5B ,
  input wire [1:0] data5C ,
  input wire [1:0] data6A ,
  input wire [1:0] data6B ,
  input wire [1:0] data6C ,
  input wire [1:0] data7A ,
  input wire [1:0] data7B ,
  input wire [1:0] data7C ,
  input wire [2:0] selA ,
  input wire [2:0] selB ,
  input wire [2:0] selC ,
  output wire [1:0] data_outA ,
  output wire [1:0] data_outB ,
  output wire [1:0] data_outC 
);
reg  [1:0] data_out_rA ;
reg  [1:0] data_out_rB ;
reg  [1:0] data_out_rC ;
initial
  data_out_rA =  0;
initial
  data_out_rB =  0;
initial
  data_out_rC =  0;
assign data_outA =  data_out_rA;
assign data_outB =  data_out_rB;
assign data_outC =  data_out_rC;

always @( data0A or data1A or data2A or data3A or data4A or data5A or data6A or data7A or selA )
  begin
    case (selA)
      3'b000 : data_out_rA =  data0A;
      3'b001 : data_out_rA =  data1A;
      3'b010 : data_out_rA =  data2A;
      3'b011 : data_out_rA =  data3A;
      3'b100 : data_out_rA =  data4A;
      3'b101 : data_out_rA =  data5A;
      3'b110 : data_out_rA =  data6A;
      3'b111 : data_out_rA =  data7A;
      default : data_out_rA =  0;
    endcase
  end

always @( data0B or data1B or data2B or data3B or data4B or data5B or data6B or data7B or selB )
  begin
    case (selB)
      3'b000 : data_out_rB =  data0B;
      3'b001 : data_out_rB =  data1B;
      3'b010 : data_out_rB =  data2B;
      3'b011 : data_out_rB =  data3B;
      3'b100 : data_out_rB =  data4B;
      3'b101 : data_out_rB =  data5B;
      3'b110 : data_out_rB =  data6B;
      3'b111 : data_out_rB =  data7B;
      default : data_out_rB =  0;
    endcase
  end

always @( data0C or data1C or data2C or data3C or data4C or data5C or data6C or data7C or selC )
  begin
    case (selC)
      3'b000 : data_out_rC =  data0C;
      3'b001 : data_out_rC =  data1C;
      3'b010 : data_out_rC =  data2C;
      3'b011 : data_out_rC =  data3C;
      3'b100 : data_out_rC =  data4C;
      3'b101 : data_out_rC =  data5C;
      3'b110 : data_out_rC =  data6C;
      3'b111 : data_out_rC =  data7C;
      default : data_out_rC =  0;
    endcase
  end
endmodule

