{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634586248688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634586248689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 18 16:44:08 2021 " "Processing started: Mon Oct 18 16:44:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634586248689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634586248689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634586248689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1634586249121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-comportamento " "Found design unit 1: DataPath-comportamento" {  } { { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249570 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634586249570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_subtrator_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_subtrator_nbits-comportamento " "Found design unit 1: somador_subtrator_nbits-comportamento" {  } { { "somador_subtrator_nbits.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/somador_subtrator_nbits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249573 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator_nbits " "Found entity 1: somador_subtrator_nbits" {  } { { "somador_subtrator_nbits.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/somador_subtrator_nbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634586249573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/somador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249576 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634586249576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2pra1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2pra1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2pra1-comportamento " "Found design unit 1: mux2pra1-comportamento" {  } { { "mux2pra1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/mux2pra1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249578 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2pra1 " "Found entity 1: mux2pra1" {  } { { "mux2pra1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/mux2pra1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634586249578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8pra1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8pra1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8pra1-comportamento " "Found design unit 1: mux8pra1-comportamento" {  } { { "mux8pra1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/mux8pra1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249581 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8pra1 " "Found entity 1: mux8pra1" {  } { { "mux8pra1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/mux8pra1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634586249581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA2-comportamento " "Found design unit 1: ULA2-comportamento" {  } { { "ULA2.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249583 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA2 " "Found entity 1: ULA2" {  } { { "ULA2.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634586249583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1-comportamento " "Found design unit 1: ULA1-comportamento" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249586 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1 " "Found entity 1: ULA1" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634586249586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registernbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registernbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerNbits-description " "Found design unit 1: registerNbits-description" {  } { { "registerNbits.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/registerNbits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249588 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerNbits " "Found entity 1: registerNbits" {  } { { "registerNbits.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/registerNbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634586249588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-comportament " "Found design unit 1: tb-comportament" {  } { { "tb.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/tb.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249591 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/tb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634586249591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634586249591 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "text tb.vhd(52) " "VHDL error at tb.vhd(52): object \"text\" is used but not declared" {  } { { "tb.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/tb.vhd" 52 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1634586249592 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634586249726 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 18 16:44:09 2021 " "Processing ended: Mon Oct 18 16:44:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634586249726 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634586249726 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634586249726 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634586249726 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634586250328 ""}
