Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 30 11:37:02 2026
| Host         : E10-E21C6500 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/array_mult_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 1.657ns (22.611%)  route 5.671ns (77.389%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg/Q
                         net (fo=18, routed)          0.922     2.373    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.329     2.702 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_6__0/O
                         net (fo=2, routed)           0.906     3.607    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_6
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.326     3.933 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_20/O
                         net (fo=1, routed)           0.686     4.619    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_2_0
    SLICE_X26Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.743 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_6/O
                         net (fo=1, routed)           0.449     5.192    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.316 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_2/O
                         net (fo=32, routed)          1.521     6.837    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/A0
    SLICE_X34Y23         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     6.961 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/SP/O
                         net (fo=1, routed)           1.188     8.149    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22_n_0
    SLICE_X31Y21         LUT3 (Prop_lut3_I0_O)        0.152     8.301 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[11]_i_1/O
                         net (fo=1, routed)           0.000     8.301    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[11]
    SLICE_X31Y21         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X31Y21         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.621ns (22.598%)  route 5.553ns (77.402%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y33         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=19, routed)          1.049     2.540    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[2]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.150     2.690 f  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[15]_i_10/O
                         net (fo=8, routed)           0.721     3.411    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_6_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I4_O)        0.332     3.743 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22/O
                         net (fo=1, routed)           0.888     4.630    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124     4.754 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=1, routed)           0.441     5.195    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.319 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.299     6.618    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__26/A1
    SLICE_X34Y23         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.221     6.840 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__26/SP/O
                         net (fo=1, routed)           1.155     7.995    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__26_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.152     8.147 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[13]_i_1/O
                         net (fo=1, routed)           0.000     8.147    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[13]
    SLICE_X33Y23         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y23         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 1.375ns (19.377%)  route 5.721ns (80.623%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.291     6.954    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__13/A3
    SLICE_X32Y20         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107     7.061 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__13/SP/O
                         net (fo=1, routed)           0.856     7.917    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__13_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     8.069 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[7]_i_1/O
                         net (fo=1, routed)           0.000     8.069    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[7]
    SLICE_X33Y20         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y20         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y20         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  2.895    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 1.375ns (19.673%)  route 5.614ns (80.327%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.184     6.847    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__29/A3
    SLICE_X32Y23         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107     6.954 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__29/SP/O
                         net (fo=1, routed)           0.856     7.810    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__29_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I2_O)        0.152     7.962 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[15]_i_2/O
                         net (fo=1, routed)           0.000     7.962    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[15]
    SLICE_X33Y23         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y23         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 1.347ns (19.398%)  route 5.597ns (80.602%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.208     6.870    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__8/A3
    SLICE_X34Y22         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107     6.977 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__8/SP/O
                         net (fo=1, routed)           0.815     7.793    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__8_n_0
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.917 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[4]_i_1/O
                         net (fo=1, routed)           0.000     7.917    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[4]
    SLICE_X33Y22         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y22         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[4]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 1.097ns (15.780%)  route 5.853ns (84.220%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.333     6.996    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__5/A3
    SLICE_X32Y22         RAMS32 (Prop_rams32_ADR3_O)
                                                     -0.171     6.825 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__5/SP/O
                         net (fo=1, routed)           0.946     7.770    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__5_n_0
    SLICE_X33Y22         LUT3 (Prop_lut3_I2_O)        0.152     7.922 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[3]_i_1/O
                         net (fo=1, routed)           0.000     7.922    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[3]
    SLICE_X33Y22         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y22         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 1.278ns (18.390%)  route 5.671ns (81.610%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.291     6.954    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__1/A3
    SLICE_X32Y20         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.010     6.964 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__1/SP/O
                         net (fo=1, routed)           0.806     7.770    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__1_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.922 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000     7.922    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[1]
    SLICE_X33Y20         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y20         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y20         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 1.364ns (19.798%)  route 5.526ns (80.202%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.317     6.980    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__0/A3
    SLICE_X32Y21         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124     7.104 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__0/SP/O
                         net (fo=1, routed)           0.634     7.739    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__0_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.863 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[0]_i_1/O
                         net (fo=1, routed)           0.000     7.863    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[0]
    SLICE_X33Y20         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y20         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y20         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 1.375ns (19.841%)  route 5.555ns (80.159%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.333     6.996    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__9/A3
    SLICE_X32Y22         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107     7.103 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__9/SP/O
                         net (fo=1, routed)           0.648     7.751    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__9_n_0
    SLICE_X33Y22         LUT3 (Prop_lut3_I2_O)        0.152     7.903 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[5]_i_1/O
                         net (fo=1, routed)           0.000     7.903    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[5]
    SLICE_X33Y22         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y22         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__15/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.269ns (21.095%)  route 4.747ns (78.905%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           0.794     3.984    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.328     4.312 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/q0[15]_i_21/O
                         net (fo=1, routed)           0.716     5.027    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432/flow_control_loop_pipe_sequential_init_U/q0_reg[0]_2
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.151 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432/flow_control_loop_pipe_sequential_init_U/q0[15]_i_9/O
                         net (fo=18, routed)          0.950     6.101    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/address0[0]
    SLICE_X33Y23         LUT3 (Prop_lut3_I2_O)        0.153     6.254 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/ram_reg_0_15_0_0_i_1/O
                         net (fo=16, routed)          0.735     6.989    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__15/WE
    SLICE_X30Y21         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__15/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__15/WCLK
    SLICE_X30Y21         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__15/SP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y21         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.736    10.153    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__15/SP
  -------------------------------------------------------------------
                         required time                         10.153    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  3.164    




