<h1 align="center">Hi 👋, I'm Oshi Teotia</h1>

🎓 **Electronics & Communication Engineering undergrad at Nirma University**  
🔧 Passionate about **real-time systems**, digital design, and hardware-software integration  
💡 Former Intern at **Institute for Plasma Research**, Gandhinagar  
🚀 Currently working on FPGA + Python-based projects for practical innovation

---

### 🛠️ Projects & Interests
- ✅ FPGA-based waveform generators (Verilog + DAC)
- 🖥️ Python GUIs to control hardware (Tkinter + UART)
- 📡 Digital logic, timing analysis, and embedded design
- 💬 Signal modulation and communication systems

---

### 🌱 Currently Exploring
- SystemVerilog & VHDL  
- Git & version control workflows  
- PCB design & hardware debugging

---

### 📫 Connect with me
- [LinkedIn](https://www.linkedin.com/in/oshi-teotia)  
- [GitHub](https://github.com/OshiTeotia)

---

> “Build. Break. Learn. Repeat.” 💡
