$date
	Thu May 18 19:35:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 8 ! out [7:0] $end
$var reg 4 " datain1 [3:0] $end
$var reg 4 # datain2 [3:0] $end
$var reg 4 $ op_mode [3:0] $end
$scope module t $end
$var wire 4 % datain1 [3:0] $end
$var wire 4 & datain2 [3:0] $end
$var wire 4 ' op_mode [3:0] $end
$var reg 8 ( out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 (
b11 '
b10 &
b11 %
b11 $
b10 #
b11 "
b101 !
$end
#100000
b1 !
b1 (
b100 $
b100 '
#300000
b110 !
b110 (
b101 $
b101 '
#600000
