// Seed: 1183048561
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  assign id_10 = id_11;
  assign id_3[-1] = 1;
  assign id_7 = id_7;
  initial $signed(81);
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd71,
    parameter id_9 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout logic [7:0] id_10;
  output wire _id_9;
  output wire id_8;
  output wire id_7;
  input wire _id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_10[id_6] = id_10;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_10,
      id_1,
      id_11,
      id_2,
      id_11,
      id_1,
      id_11,
      id_11,
      id_11,
      id_1,
      id_1,
      id_5,
      id_2,
      id_1,
      id_11
  );
endmodule
