{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 17:03:54 2011 " "Info: Processing started: Fri Jun 10 17:03:54 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ccpu -c exp_cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ccpu -c exp_cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[15\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[15\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[14\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[14\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[13\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[13\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[10\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[10\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[6\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[6\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[7\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[7\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[12\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[12\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[9\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[9\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[8\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[8\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[11\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[11\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[5\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[5\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[1\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[1\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[3\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[3\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[2\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[2\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[0\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[0\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[4\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[4\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[11\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[11\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[8\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[8\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[9\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[9\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[10\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[10\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[13\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[13\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[12\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[12\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[14\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[14\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "decoder_unit:G_DECODER\|Mux~67 " "Info: Detected gated clock \"decoder_unit:G_DECODER\|Mux~67\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "decoder_unit:G_DECODER\|Mux~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "rtl~133 " "Info: Detected gated clock \"rtl~133\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "rtl~133" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "memory_unit:G_MEMORY\|R_W_Memory_proc~82 " "Info: Detected gated clock \"memory_unit:G_MEMORY\|R_W_Memory_proc~82\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|R_W_Memory_proc~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[15\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[15\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|t2 " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|t2\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|t2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|t3 " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|t3\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|t3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register instru_fetch:G_INSTRU_FETCH\|IR\[0\] register regfile:G_REGFILE\|reg:Areg02\|q_output\[12\] 16.86 MHz 59.322 ns Internal " "Info: Clock \"clk\" has Internal fmax of 16.86 MHz between source register \"instru_fetch:G_INSTRU_FETCH\|IR\[0\]\" and destination register \"regfile:G_REGFILE\|reg:Areg02\|q_output\[12\]\" (period= 59.322 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.720 ns + Longest register register " "Info: + Longest register to register delay is 29.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instru_fetch:G_INSTRU_FETCH\|IR\[0\] 1 REG LCFF_X23_Y17_N23 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y17_N23; Fanout = 31; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.774 ns) + CELL(0.615 ns) 3.389 ns regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[2\]~827 2 COMB LCCOMB_X22_Y16_N2 1 " "Info: 2: + IC(2.774 ns) + CELL(0.615 ns) = 3.389 ns; Loc. = LCCOMB_X22_Y16_N2; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[2\]~827'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "3.389 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~827 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/ccpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.835 ns) + CELL(0.206 ns) 8.430 ns regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[2\]~828 3 COMB LCCOMB_X22_Y16_N12 5 " "Info: 3: + IC(4.835 ns) + CELL(0.206 ns) = 8.430 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 5; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[2\]~828'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "5.041 ns" { regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~827 regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~828 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/ccpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.206 ns) 9.330 ns regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[2\]~829 4 COMB LCCOMB_X23_Y16_N6 9 " "Info: 4: + IC(0.694 ns) + CELL(0.206 ns) = 9.330 ns; Loc. = LCCOMB_X23_Y16_N6; Fanout = 9; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[2\]~829'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.900 ns" { regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~828 regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~829 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/ccpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(0.621 ns) 12.182 ns exe_unit:G_EXE\|add~6963 5 COMB LCCOMB_X24_Y17_N20 2 " "Info: 5: + IC(2.231 ns) + CELL(0.621 ns) = 12.182 ns; Loc. = LCCOMB_X24_Y17_N20; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~6963'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.852 ns" { regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~829 exe_unit:G_EXE|add~6963 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.688 ns exe_unit:G_EXE\|add~6972 6 COMB LCCOMB_X24_Y17_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 12.688 ns; Loc. = LCCOMB_X24_Y17_N22; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~6972'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.506 ns" { exe_unit:G_EXE|add~6963 exe_unit:G_EXE|add~6972 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.037 ns) + CELL(0.366 ns) 16.091 ns exe_unit:G_EXE\|add~6974 7 COMB LCCOMB_X26_Y17_N6 1 " "Info: 7: + IC(3.037 ns) + CELL(0.366 ns) = 16.091 ns; Loc. = LCCOMB_X26_Y17_N6; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|add~6974'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "3.403 ns" { exe_unit:G_EXE|add~6972 exe_unit:G_EXE|add~6974 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.651 ns) 18.021 ns exe_unit:G_EXE\|add~6975 8 COMB LCCOMB_X25_Y16_N4 2 " "Info: 8: + IC(1.279 ns) + CELL(0.651 ns) = 18.021 ns; Loc. = LCCOMB_X25_Y16_N4; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~6975'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.930 ns" { exe_unit:G_EXE|add~6974 exe_unit:G_EXE|add~6975 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.621 ns) 19.367 ns exe_unit:G_EXE\|add~6977 9 COMB LCCOMB_X25_Y16_N22 2 " "Info: 9: + IC(0.725 ns) + CELL(0.621 ns) = 19.367 ns; Loc. = LCCOMB_X25_Y16_N22; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~6977'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.346 ns" { exe_unit:G_EXE|add~6975 exe_unit:G_EXE|add~6977 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.453 ns exe_unit:G_EXE\|add~6991 10 COMB LCCOMB_X25_Y16_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 19.453 ns; Loc. = LCCOMB_X25_Y16_N24; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~6991'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~6977 exe_unit:G_EXE|add~6991 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.539 ns exe_unit:G_EXE\|add~7001 11 COMB LCCOMB_X25_Y16_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 19.539 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~7001'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~6991 exe_unit:G_EXE|add~7001 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.625 ns exe_unit:G_EXE\|add~7015 12 COMB LCCOMB_X25_Y16_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 19.625 ns; Loc. = LCCOMB_X25_Y16_N28; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~7015'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~7001 exe_unit:G_EXE|add~7015 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 19.800 ns exe_unit:G_EXE\|add~7025 13 COMB LCCOMB_X25_Y16_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.175 ns) = 19.800 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~7025'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.175 ns" { exe_unit:G_EXE|add~7015 exe_unit:G_EXE|add~7025 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.886 ns exe_unit:G_EXE\|add~7039 14 COMB LCCOMB_X25_Y15_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 19.886 ns; Loc. = LCCOMB_X25_Y15_N0; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~7039'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~7025 exe_unit:G_EXE|add~7039 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.972 ns exe_unit:G_EXE\|add~7049 15 COMB LCCOMB_X25_Y15_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 19.972 ns; Loc. = LCCOMB_X25_Y15_N2; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~7049'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~7039 exe_unit:G_EXE|add~7049 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.058 ns exe_unit:G_EXE\|add~7063 16 COMB LCCOMB_X25_Y15_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 20.058 ns; Loc. = LCCOMB_X25_Y15_N4; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~7063'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~7049 exe_unit:G_EXE|add~7063 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.144 ns exe_unit:G_EXE\|add~7073 17 COMB LCCOMB_X25_Y15_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 20.144 ns; Loc. = LCCOMB_X25_Y15_N6; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~7073'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~7063 exe_unit:G_EXE|add~7073 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 20.650 ns exe_unit:G_EXE\|add~7086 18 COMB LCCOMB_X25_Y15_N8 1 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 20.650 ns; Loc. = LCCOMB_X25_Y15_N8; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|add~7086'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.506 ns" { exe_unit:G_EXE|add~7073 exe_unit:G_EXE|add~7086 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.624 ns) 22.370 ns exe_unit:G_EXE\|result\[12\]~3346 19 COMB LCCOMB_X24_Y14_N26 2 " "Info: 19: + IC(1.096 ns) + CELL(0.624 ns) = 22.370 ns; Loc. = LCCOMB_X24_Y14_N26; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|result\[12\]~3346'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.720 ns" { exe_unit:G_EXE|add~7086 exe_unit:G_EXE|result[12]~3346 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/ccpu/exe_unit.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.370 ns) 24.932 ns memory_unit:G_MEMORY\|DR_data_out\[12\]~1258 20 COMB LCCOMB_X20_Y18_N2 1 " "Info: 20: + IC(2.192 ns) + CELL(0.370 ns) = 24.932 ns; Loc. = LCCOMB_X20_Y18_N2; Fanout = 1; COMB Node = 'memory_unit:G_MEMORY\|DR_data_out\[12\]~1258'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.562 ns" { exe_unit:G_EXE|result[12]~3346 memory_unit:G_MEMORY|DR_data_out[12]~1258 } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 25.501 ns memory_unit:G_MEMORY\|DR_data_out\[12\]~1259 21 COMB LCCOMB_X20_Y18_N16 4 " "Info: 21: + IC(0.363 ns) + CELL(0.206 ns) = 25.501 ns; Loc. = LCCOMB_X20_Y18_N16; Fanout = 4; COMB Node = 'memory_unit:G_MEMORY\|DR_data_out\[12\]~1259'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.569 ns" { memory_unit:G_MEMORY|DR_data_out[12]~1258 memory_unit:G_MEMORY|DR_data_out[12]~1259 } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.759 ns) + CELL(0.460 ns) 29.720 ns regfile:G_REGFILE\|reg:Areg02\|q_output\[12\] 22 REG LCFF_X25_Y14_N31 3 " "Info: 22: + IC(3.759 ns) + CELL(0.460 ns) = 29.720 ns; Loc. = LCFF_X25_Y14_N31; Fanout = 3; REG Node = 'regfile:G_REGFILE\|reg:Areg02\|q_output\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "4.219 ns" { memory_unit:G_MEMORY|DR_data_out[12]~1259 regfile:G_REGFILE|reg:Areg02|q_output[12] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/ccpu/reg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.735 ns ( 22.66 % ) " "Info: Total cell delay = 6.735 ns ( 22.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "22.985 ns ( 77.34 % ) " "Info: Total interconnect delay = 22.985 ns ( 77.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "29.720 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~827 regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~828 regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~829 exe_unit:G_EXE|add~6963 exe_unit:G_EXE|add~6972 exe_unit:G_EXE|add~6974 exe_unit:G_EXE|add~6975 exe_unit:G_EXE|add~6977 exe_unit:G_EXE|add~6991 exe_unit:G_EXE|add~7001 exe_unit:G_EXE|add~7015 exe_unit:G_EXE|add~7025 exe_unit:G_EXE|add~7039 exe_unit:G_EXE|add~7049 exe_unit:G_EXE|add~7063 exe_unit:G_EXE|add~7073 exe_unit:G_EXE|add~7086 exe_unit:G_EXE|result[12]~3346 memory_unit:G_MEMORY|DR_data_out[12]~1258 memory_unit:G_MEMORY|DR_data_out[12]~1259 regfile:G_REGFILE|reg:Areg02|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "29.720 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~827 regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~828 regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~829 exe_unit:G_EXE|add~6963 exe_unit:G_EXE|add~6972 exe_unit:G_EXE|add~6974 exe_unit:G_EXE|add~6975 exe_unit:G_EXE|add~6977 exe_unit:G_EXE|add~6991 exe_unit:G_EXE|add~7001 exe_unit:G_EXE|add~7015 exe_unit:G_EXE|add~7025 exe_unit:G_EXE|add~7039 exe_unit:G_EXE|add~7049 exe_unit:G_EXE|add~7063 exe_unit:G_EXE|add~7073 exe_unit:G_EXE|add~7086 exe_unit:G_EXE|result[12]~3346 memory_unit:G_MEMORY|DR_data_out[12]~1258 memory_unit:G_MEMORY|DR_data_out[12]~1259 regfile:G_REGFILE|reg:Areg02|q_output[12] } { 0.000ns 2.774ns 4.835ns 0.694ns 2.231ns 0.000ns 3.037ns 1.279ns 0.725ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.096ns 2.192ns 0.363ns 3.759ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.621ns 0.506ns 0.366ns 0.651ns 0.621ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.370ns 0.206ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.323 ns - Smallest " "Info: - Smallest clock skew is 0.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.530 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.970 ns) 3.189 ns instru_fetch:G_INSTRU_FETCH\|t3 3 REG LCFF_X22_Y14_N25 5 " "Info: 3: + IC(1.060 ns) + CELL(0.970 ns) = 3.189 ns; Loc. = LCFF_X22_Y14_N25; Fanout = 5; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.030 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.603 ns) + CELL(0.000 ns) 5.792 ns instru_fetch:G_INSTRU_FETCH\|t3~clkctrl 4 COMB CLKCTRL_G11 84 " "Info: 4: + IC(2.603 ns) + CELL(0.000 ns) = 5.792 ns; Loc. = CLKCTRL_G11; Fanout = 84; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t3~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.603 ns" { instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.666 ns) 7.530 ns regfile:G_REGFILE\|reg:Areg02\|q_output\[12\] 5 REG LCFF_X25_Y14_N31 3 " "Info: 5: + IC(1.072 ns) + CELL(0.666 ns) = 7.530 ns; Loc. = LCFF_X25_Y14_N31; Fanout = 3; REG Node = 'regfile:G_REGFILE\|reg:Areg02\|q_output\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.738 ns" { instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[12] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/ccpu/reg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 35.27 % ) " "Info: Total cell delay = 2.656 ns ( 35.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.874 ns ( 64.73 % ) " "Info: Total interconnect delay = 4.874 ns ( 64.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.530 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.530 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[12] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.603ns 1.072ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.207 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.970 ns) 3.189 ns instru_fetch:G_INSTRU_FETCH\|t2 3 REG LCFF_X22_Y14_N21 3 " "Info: 3: + IC(1.060 ns) + CELL(0.970 ns) = 3.189 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.030 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.281 ns) + CELL(0.000 ns) 5.470 ns instru_fetch:G_INSTRU_FETCH\|t2~clkctrl 4 COMB CLKCTRL_G0 16 " "Info: 4: + IC(2.281 ns) + CELL(0.000 ns) = 5.470 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.281 ns" { instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.666 ns) 7.207 ns instru_fetch:G_INSTRU_FETCH\|IR\[0\] 5 REG LCFF_X23_Y17_N23 31 " "Info: 5: + IC(1.071 ns) + CELL(0.666 ns) = 7.207 ns; Loc. = LCFF_X23_Y17_N23; Fanout = 31; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.737 ns" { instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 36.85 % ) " "Info: Total cell delay = 2.656 ns ( 36.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.551 ns ( 63.15 % ) " "Info: Total interconnect delay = 4.551 ns ( 63.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.207 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.207 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.281ns 1.071ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.530 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.530 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[12] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.603ns 1.072ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.207 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.207 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.281ns 1.071ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg.vhd" "" { Text "D:/ccpu/reg.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "reg.vhd" "" { Text "D:/ccpu/reg.vhd" 15 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "29.720 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~827 regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~828 regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~829 exe_unit:G_EXE|add~6963 exe_unit:G_EXE|add~6972 exe_unit:G_EXE|add~6974 exe_unit:G_EXE|add~6975 exe_unit:G_EXE|add~6977 exe_unit:G_EXE|add~6991 exe_unit:G_EXE|add~7001 exe_unit:G_EXE|add~7015 exe_unit:G_EXE|add~7025 exe_unit:G_EXE|add~7039 exe_unit:G_EXE|add~7049 exe_unit:G_EXE|add~7063 exe_unit:G_EXE|add~7073 exe_unit:G_EXE|add~7086 exe_unit:G_EXE|result[12]~3346 memory_unit:G_MEMORY|DR_data_out[12]~1258 memory_unit:G_MEMORY|DR_data_out[12]~1259 regfile:G_REGFILE|reg:Areg02|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "29.720 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~827 regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~828 regfile:G_REGFILE|mux_4_to_1:muxA|output[2]~829 exe_unit:G_EXE|add~6963 exe_unit:G_EXE|add~6972 exe_unit:G_EXE|add~6974 exe_unit:G_EXE|add~6975 exe_unit:G_EXE|add~6977 exe_unit:G_EXE|add~6991 exe_unit:G_EXE|add~7001 exe_unit:G_EXE|add~7015 exe_unit:G_EXE|add~7025 exe_unit:G_EXE|add~7039 exe_unit:G_EXE|add~7049 exe_unit:G_EXE|add~7063 exe_unit:G_EXE|add~7073 exe_unit:G_EXE|add~7086 exe_unit:G_EXE|result[12]~3346 memory_unit:G_MEMORY|DR_data_out[12]~1258 memory_unit:G_MEMORY|DR_data_out[12]~1259 regfile:G_REGFILE|reg:Areg02|q_output[12] } { 0.000ns 2.774ns 4.835ns 0.694ns 2.231ns 0.000ns 3.037ns 1.279ns 0.725ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.096ns 2.192ns 0.363ns 3.759ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.621ns 0.506ns 0.366ns 0.651ns 0.621ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.370ns 0.206ns 0.460ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.530 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.530 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[12] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.603ns 1.072ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.207 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.207 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.281ns 1.071ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "memory_unit:G_MEMORY\|data_read\[2\] instru_fetch:G_INSTRU_FETCH\|IR\[2\] clk 290 ps " "Info: Found hold time violation between source  pin or register \"memory_unit:G_MEMORY\|data_read\[2\]\" and destination pin or register \"instru_fetch:G_INSTRU_FETCH\|IR\[2\]\" for clock \"clk\" (Hold time is 290 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.092 ns + Largest " "Info: + Largest clock skew is 0.092 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.198 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.970 ns) 3.189 ns instru_fetch:G_INSTRU_FETCH\|t2 3 REG LCFF_X22_Y14_N21 3 " "Info: 3: + IC(1.060 ns) + CELL(0.970 ns) = 3.189 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.030 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.281 ns) + CELL(0.000 ns) 5.470 ns instru_fetch:G_INSTRU_FETCH\|t2~clkctrl 4 COMB CLKCTRL_G0 16 " "Info: 4: + IC(2.281 ns) + CELL(0.000 ns) = 5.470 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.281 ns" { instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.666 ns) 7.198 ns instru_fetch:G_INSTRU_FETCH\|IR\[2\] 5 REG LCFF_X18_Y18_N17 21 " "Info: 5: + IC(1.062 ns) + CELL(0.666 ns) = 7.198 ns; Loc. = LCFF_X18_Y18_N17; Fanout = 21; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.728 ns" { instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[2] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 36.90 % ) " "Info: Total cell delay = 2.656 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.542 ns ( 63.10 % ) " "Info: Total interconnect delay = 4.542 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.198 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.198 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[2] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.281ns 1.062ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.106 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.970 ns) 3.189 ns instru_fetch:G_INSTRU_FETCH\|t3 3 REG LCFF_X22_Y14_N25 5 " "Info: 3: + IC(1.060 ns) + CELL(0.970 ns) = 3.189 ns; Loc. = LCFF_X22_Y14_N25; Fanout = 5; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.030 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 3.582 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82 4 COMB LCCOMB_X22_Y14_N24 1 " "Info: 4: + IC(0.000 ns) + CELL(0.393 ns) = 3.582 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 1; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.393 ns" { instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.000 ns) 5.358 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl 5 COMB CLKCTRL_G6 16 " "Info: 5: + IC(1.776 ns) + CELL(0.000 ns) = 5.358 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.776 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.206 ns) 7.106 ns memory_unit:G_MEMORY\|data_read\[2\] 6 REG LCCOMB_X18_Y18_N16 3 " "Info: 6: + IC(1.542 ns) + CELL(0.206 ns) = 7.106 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.748 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[2] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.589 ns ( 36.43 % ) " "Info: Total cell delay = 2.589 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.517 ns ( 63.57 % ) " "Info: Total interconnect delay = 4.517 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.106 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.106 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[2] } { 0.000ns 0.000ns 0.139ns 1.060ns 0.000ns 1.776ns 1.542ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.393ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.198 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.198 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[2] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.281ns 1.062ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.106 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.106 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[2] } { 0.000ns 0.000ns 0.139ns 1.060ns 0.000ns 1.776ns 1.542ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.393ns 0.000ns 0.206ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.108 ns - Shortest register register " "Info: - Shortest register to register delay is 0.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory_unit:G_MEMORY\|data_read\[2\] 1 REG LCCOMB_X18_Y18_N16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { memory_unit:G_MEMORY|data_read[2] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.108 ns instru_fetch:G_INSTRU_FETCH\|IR\[2\] 2 REG LCFF_X18_Y18_N17 21 " "Info: 2: + IC(0.000 ns) + CELL(0.108 ns) = 0.108 ns; Loc. = LCFF_X18_Y18_N17; Fanout = 21; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.108 ns" { memory_unit:G_MEMORY|data_read[2] instru_fetch:G_INSTRU_FETCH|IR[2] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.108 ns ( 100.00 % ) " "Info: Total cell delay = 0.108 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.108 ns" { memory_unit:G_MEMORY|data_read[2] instru_fetch:G_INSTRU_FETCH|IR[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.108 ns" { memory_unit:G_MEMORY|data_read[2] instru_fetch:G_INSTRU_FETCH|IR[2] } { 0.000ns 0.000ns } { 0.000ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.198 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.198 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[2] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.281ns 1.062ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.106 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.106 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[2] } { 0.000ns 0.000ns 0.139ns 1.060ns 0.000ns 1.776ns 1.542ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.393ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.108 ns" { memory_unit:G_MEMORY|data_read[2] instru_fetch:G_INSTRU_FETCH|IR[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.108 ns" { memory_unit:G_MEMORY|data_read[2] instru_fetch:G_INSTRU_FETCH|IR[2] } { 0.000ns 0.000ns } { 0.000ns 0.108ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "memory_unit:G_MEMORY\|data_read\[4\] OB\[4\] reset 3.178 ns register " "Info: tsu for register \"memory_unit:G_MEMORY\|data_read\[4\]\" (data pin = \"OB\[4\]\", clock pin = \"reset\") is 3.178 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.009 ns + Longest pin register " "Info: + Longest pin to register delay is 9.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OB\[4\] 1 PIN PIN_234 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_234; Fanout = 1; PIN Node = 'OB\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { OB[4] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns OB\[4\]~11 2 COMB IOC_X3_Y27_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = IOC_X3_Y27_N1; Fanout = 1; COMB Node = 'OB\[4\]~11'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.914 ns" { OB[4] OB[4]~11 } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.729 ns) + CELL(0.366 ns) 9.009 ns memory_unit:G_MEMORY\|data_read\[4\] 3 REG LCCOMB_X23_Y17_N18 3 " "Info: 3: + IC(7.729 ns) + CELL(0.366 ns) = 9.009 ns; Loc. = LCCOMB_X23_Y17_N18; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "8.095 ns" { OB[4]~11 memory_unit:G_MEMORY|data_read[4] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.280 ns ( 14.21 % ) " "Info: Total cell delay = 1.280 ns ( 14.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.729 ns ( 85.79 % ) " "Info: Total interconnect delay = 7.729 ns ( 85.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "9.009 ns" { OB[4] OB[4]~11 memory_unit:G_MEMORY|data_read[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.009 ns" { OB[4] OB[4]~11 memory_unit:G_MEMORY|data_read[4] } { 0.000ns 0.000ns 7.729ns } { 0.000ns 0.914ns 0.366ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.221 ns + " "Info: + Micro setup delay of destination is 1.221 ns" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 7.052 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to destination register is 7.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns reset 1 CLK PIN_94 6 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_94; Fanout = 6; CLK Node = 'reset'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { reset } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.651 ns) 3.463 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82 2 COMB LCCOMB_X22_Y14_N24 1 " "Info: 2: + IC(1.732 ns) + CELL(0.651 ns) = 3.463 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 1; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.383 ns" { reset memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.000 ns) 5.239 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl 3 COMB CLKCTRL_G6 16 " "Info: 3: + IC(1.776 ns) + CELL(0.000 ns) = 5.239 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.776 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.206 ns) 7.052 ns memory_unit:G_MEMORY\|data_read\[4\] 4 REG LCCOMB_X23_Y17_N18 3 " "Info: 4: + IC(1.607 ns) + CELL(0.206 ns) = 7.052 ns; Loc. = LCCOMB_X23_Y17_N18; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.813 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[4] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.937 ns ( 27.47 % ) " "Info: Total cell delay = 1.937 ns ( 27.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.115 ns ( 72.53 % ) " "Info: Total interconnect delay = 5.115 ns ( 72.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.052 ns" { reset memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.052 ns" { reset reset~combout memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[4] } { 0.000ns 0.000ns 1.732ns 1.776ns 1.607ns } { 0.000ns 1.080ns 0.651ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "9.009 ns" { OB[4] OB[4]~11 memory_unit:G_MEMORY|data_read[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.009 ns" { OB[4] OB[4]~11 memory_unit:G_MEMORY|data_read[4] } { 0.000ns 0.000ns 7.729ns } { 0.000ns 0.914ns 0.366ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.052 ns" { reset memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.052 ns" { reset reset~combout memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[4] } { 0.000ns 0.000ns 1.732ns 1.776ns 1.607ns } { 0.000ns 1.080ns 0.651ns 0.000ns 0.206ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk AR\[10\] instru_fetch:G_INSTRU_FETCH\|IR\[12\] 27.566 ns register " "Info: tco from clock \"clk\" to destination pin \"AR\[10\]\" through register \"instru_fetch:G_INSTRU_FETCH\|IR\[12\]\" is 27.566 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.207 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.970 ns) 3.189 ns instru_fetch:G_INSTRU_FETCH\|t2 3 REG LCFF_X22_Y14_N21 3 " "Info: 3: + IC(1.060 ns) + CELL(0.970 ns) = 3.189 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.030 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.281 ns) + CELL(0.000 ns) 5.470 ns instru_fetch:G_INSTRU_FETCH\|t2~clkctrl 4 COMB CLKCTRL_G0 16 " "Info: 4: + IC(2.281 ns) + CELL(0.000 ns) = 5.470 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.281 ns" { instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.666 ns) 7.207 ns instru_fetch:G_INSTRU_FETCH\|IR\[12\] 5 REG LCFF_X23_Y17_N13 14 " "Info: 5: + IC(1.071 ns) + CELL(0.666 ns) = 7.207 ns; Loc. = LCFF_X23_Y17_N13; Fanout = 14; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.737 ns" { instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 36.85 % ) " "Info: Total cell delay = 2.656 ns ( 36.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.551 ns ( 63.15 % ) " "Info: Total interconnect delay = 4.551 ns ( 63.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.207 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.207 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.281ns 1.071ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.055 ns + Longest register pin " "Info: + Longest register to pin delay is 20.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instru_fetch:G_INSTRU_FETCH\|IR\[12\] 1 REG LCFF_X23_Y17_N13 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y17_N13; Fanout = 14; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.615 ns) 1.090 ns decoder_unit:G_DECODER\|SR\[0\]~40 2 COMB LCCOMB_X23_Y17_N22 24 " "Info: 2: + IC(0.475 ns) + CELL(0.615 ns) = 1.090 ns; Loc. = LCCOMB_X23_Y17_N22; Fanout = 24; COMB Node = 'decoder_unit:G_DECODER\|SR\[0\]~40'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.090 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] decoder_unit:G_DECODER|SR[0]~40 } "NODE_NAME" } "" } } { "decoder_unit.vhd" "" { Text "D:/ccpu/decoder_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.118 ns) + CELL(0.615 ns) 4.823 ns regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[10\]~1356 3 COMB LCCOMB_X25_Y14_N4 1 " "Info: 3: + IC(3.118 ns) + CELL(0.615 ns) = 4.823 ns; Loc. = LCCOMB_X25_Y14_N4; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[10\]~1356'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "3.733 ns" { decoder_unit:G_DECODER|SR[0]~40 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1356 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/ccpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.206 ns) 7.038 ns regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[10\]~1357 4 COMB LCCOMB_X26_Y14_N4 2 " "Info: 4: + IC(2.009 ns) + CELL(0.206 ns) = 7.038 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 2; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[10\]~1357'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.215 ns" { regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1356 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1357 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/ccpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.574 ns) + CELL(0.206 ns) 9.818 ns regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[10\]~1358 5 COMB LCCOMB_X26_Y14_N16 9 " "Info: 5: + IC(2.574 ns) + CELL(0.206 ns) = 9.818 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 9; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[10\]~1358'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.780 ns" { regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1357 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1358 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/ccpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.425 ns) + CELL(0.370 ns) 12.613 ns exe_unit:G_EXE\|Mem_Addr\[10\]~242 6 COMB LCCOMB_X21_Y17_N4 1 " "Info: 6: + IC(2.425 ns) + CELL(0.370 ns) = 12.613 ns; Loc. = LCCOMB_X21_Y17_N4; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|Mem_Addr\[10\]~242'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.795 ns" { regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1358 exe_unit:G_EXE|Mem_Addr[10]~242 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/ccpu/exe_unit.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.206 ns) 14.245 ns exe_unit:G_EXE\|Mem_Addr\[10\]~243 7 COMB LCCOMB_X19_Y16_N8 1 " "Info: 7: + IC(1.426 ns) + CELL(0.206 ns) = 14.245 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|Mem_Addr\[10\]~243'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.632 ns" { exe_unit:G_EXE|Mem_Addr[10]~242 exe_unit:G_EXE|Mem_Addr[10]~243 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/ccpu/exe_unit.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.844 ns) + CELL(2.966 ns) 20.055 ns AR\[10\] 8 PIN PIN_37 0 " "Info: 8: + IC(2.844 ns) + CELL(2.966 ns) = 20.055 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'AR\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "5.810 ns" { exe_unit:G_EXE|Mem_Addr[10]~243 AR[10] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.184 ns ( 25.85 % ) " "Info: Total cell delay = 5.184 ns ( 25.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.871 ns ( 74.15 % ) " "Info: Total interconnect delay = 14.871 ns ( 74.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "20.055 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] decoder_unit:G_DECODER|SR[0]~40 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1356 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1357 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1358 exe_unit:G_EXE|Mem_Addr[10]~242 exe_unit:G_EXE|Mem_Addr[10]~243 AR[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "20.055 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] decoder_unit:G_DECODER|SR[0]~40 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1356 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1357 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1358 exe_unit:G_EXE|Mem_Addr[10]~242 exe_unit:G_EXE|Mem_Addr[10]~243 AR[10] } { 0.000ns 0.475ns 3.118ns 2.009ns 2.574ns 2.425ns 1.426ns 2.844ns } { 0.000ns 0.615ns 0.615ns 0.206ns 0.206ns 0.370ns 0.206ns 2.966ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.207 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.207 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.281ns 1.071ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "20.055 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] decoder_unit:G_DECODER|SR[0]~40 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1356 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1357 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1358 exe_unit:G_EXE|Mem_Addr[10]~242 exe_unit:G_EXE|Mem_Addr[10]~243 AR[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "20.055 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] decoder_unit:G_DECODER|SR[0]~40 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1356 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1357 regfile:G_REGFILE|mux_4_to_1:muxB|output[10]~1358 exe_unit:G_EXE|Mem_Addr[10]~242 exe_unit:G_EXE|Mem_Addr[10]~243 AR[10] } { 0.000ns 0.475ns 3.118ns 2.009ns 2.574ns 2.425ns 1.426ns 2.844ns } { 0.000ns 0.615ns 0.615ns 0.206ns 0.206ns 0.370ns 0.206ns 2.966ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reg_sel\[0\] reg_content\[12\] 23.101 ns Longest " "Info: Longest tpd from source pin \"reg_sel\[0\]\" to destination pin \"reg_content\[12\]\" is 23.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns reg_sel\[0\] 1 PIN PIN_113 32 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_113; Fanout = 32; PIN Node = 'reg_sel\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { reg_sel[0] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.577 ns) + CELL(0.647 ns) 9.078 ns Mux~5721 2 COMB LCCOMB_X23_Y14_N14 6 " "Info: 2: + IC(7.577 ns) + CELL(0.647 ns) = 9.078 ns; Loc. = LCCOMB_X23_Y14_N14; Fanout = 6; COMB Node = 'Mux~5721'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "8.224 ns" { reg_sel[0] Mux~5721 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.650 ns) 11.405 ns Mux~5788 3 COMB LCCOMB_X20_Y15_N20 2 " "Info: 3: + IC(1.677 ns) + CELL(0.650 ns) = 11.405 ns; Loc. = LCCOMB_X20_Y15_N20; Fanout = 2; COMB Node = 'Mux~5788'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.327 ns" { Mux~5721 Mux~5788 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.275 ns) + CELL(0.206 ns) 13.886 ns Mux~5789 4 COMB LCCOMB_X20_Y15_N12 1 " "Info: 4: + IC(2.275 ns) + CELL(0.206 ns) = 13.886 ns; Loc. = LCCOMB_X20_Y15_N12; Fanout = 1; COMB Node = 'Mux~5789'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.481 ns" { Mux~5788 Mux~5789 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 14.457 ns Mux~5790 5 COMB LCCOMB_X20_Y15_N28 1 " "Info: 5: + IC(0.365 ns) + CELL(0.206 ns) = 14.457 ns; Loc. = LCCOMB_X20_Y15_N28; Fanout = 1; COMB Node = 'Mux~5790'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.571 ns" { Mux~5789 Mux~5790 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.206 ns) 15.731 ns Mux~5791 6 COMB LCCOMB_X20_Y16_N24 1 " "Info: 6: + IC(1.068 ns) + CELL(0.206 ns) = 15.731 ns; Loc. = LCCOMB_X20_Y16_N24; Fanout = 1; COMB Node = 'Mux~5791'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.274 ns" { Mux~5790 Mux~5791 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.164 ns) + CELL(3.206 ns) 23.101 ns reg_content\[12\] 7 PIN PIN_65 0 " "Info: 7: + IC(4.164 ns) + CELL(3.206 ns) = 23.101 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'reg_content\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.370 ns" { Mux~5791 reg_content[12] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.975 ns ( 25.86 % ) " "Info: Total cell delay = 5.975 ns ( 25.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.126 ns ( 74.14 % ) " "Info: Total interconnect delay = 17.126 ns ( 74.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "23.101 ns" { reg_sel[0] Mux~5721 Mux~5788 Mux~5789 Mux~5790 Mux~5791 reg_content[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "23.101 ns" { reg_sel[0] reg_sel[0]~combout Mux~5721 Mux~5788 Mux~5789 Mux~5790 Mux~5791 reg_content[12] } { 0.000ns 0.000ns 7.577ns 1.677ns 2.275ns 0.365ns 1.068ns 4.164ns } { 0.000ns 0.854ns 0.647ns 0.650ns 0.206ns 0.206ns 0.206ns 3.206ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "memory_unit:G_MEMORY\|data_read\[15\] OB\[15\] clk 6.031 ns register " "Info: th for register \"memory_unit:G_MEMORY\|data_read\[15\]\" (data pin = \"OB\[15\]\", clock pin = \"clk\") is 6.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.901 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.970 ns) 3.189 ns instru_fetch:G_INSTRU_FETCH\|t2 3 REG LCFF_X22_Y14_N21 3 " "Info: 3: + IC(1.060 ns) + CELL(0.970 ns) = 3.189 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.030 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.281 ns) + CELL(0.000 ns) 5.470 ns instru_fetch:G_INSTRU_FETCH\|t2~clkctrl 4 COMB CLKCTRL_G0 16 " "Info: 4: + IC(2.281 ns) + CELL(0.000 ns) = 5.470 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.281 ns" { instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.970 ns) 7.511 ns instru_fetch:G_INSTRU_FETCH\|IR\[12\] 5 REG LCFF_X23_Y17_N13 14 " "Info: 5: + IC(1.071 ns) + CELL(0.970 ns) = 7.511 ns; Loc. = LCFF_X23_Y17_N13; Fanout = 14; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.041 ns" { instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.616 ns) 9.317 ns rtl~133 6 COMB LCCOMB_X22_Y14_N18 36 " "Info: 6: + IC(1.190 ns) + CELL(0.616 ns) = 9.317 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 36; COMB Node = 'rtl~133'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.806 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] rtl~133 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 10.313 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82 7 COMB LCCOMB_X22_Y14_N24 1 " "Info: 7: + IC(0.373 ns) + CELL(0.623 ns) = 10.313 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 1; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.996 ns" { rtl~133 memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.000 ns) 12.089 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl 8 COMB CLKCTRL_G6 16 " "Info: 8: + IC(1.776 ns) + CELL(0.000 ns) = 12.089 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.776 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.206 ns) 13.901 ns memory_unit:G_MEMORY\|data_read\[15\] 9 REG LCCOMB_X21_Y14_N30 3 " "Info: 9: + IC(1.606 ns) + CELL(0.206 ns) = 13.901 ns; Loc. = LCCOMB_X21_Y14_N30; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[15\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.812 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[15] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.405 ns ( 31.69 % ) " "Info: Total cell delay = 4.405 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.496 ns ( 68.31 % ) " "Info: Total interconnect delay = 9.496 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "13.901 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] rtl~133 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "13.901 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] rtl~133 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[15] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.281ns 1.071ns 1.190ns 0.373ns 1.776ns 1.606ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.970ns 0.616ns 0.623ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.870 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OB\[15\] 1 PIN PIN_214 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_214; Fanout = 1; PIN Node = 'OB\[15\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { OB[15] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns OB\[15\]~0 2 COMB IOC_X22_Y27_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = IOC_X22_Y27_N0; Fanout = 1; COMB Node = 'OB\[15\]~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.854 ns" { OB[15] OB[15]~0 } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.392 ns) + CELL(0.624 ns) 7.870 ns memory_unit:G_MEMORY\|data_read\[15\] 3 REG LCCOMB_X21_Y14_N30 3 " "Info: 3: + IC(6.392 ns) + CELL(0.624 ns) = 7.870 ns; Loc. = LCCOMB_X21_Y14_N30; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[15\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.016 ns" { OB[15]~0 memory_unit:G_MEMORY|data_read[15] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.478 ns ( 18.78 % ) " "Info: Total cell delay = 1.478 ns ( 18.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.392 ns ( 81.22 % ) " "Info: Total interconnect delay = 6.392 ns ( 81.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.870 ns" { OB[15] OB[15]~0 memory_unit:G_MEMORY|data_read[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.870 ns" { OB[15] OB[15]~0 memory_unit:G_MEMORY|data_read[15] } { 0.000ns 0.000ns 6.392ns } { 0.000ns 0.854ns 0.624ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "13.901 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] rtl~133 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "13.901 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] rtl~133 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[15] } { 0.000ns 0.000ns 0.139ns 1.060ns 2.281ns 1.071ns 1.190ns 0.373ns 1.776ns 1.606ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.970ns 0.616ns 0.623ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.870 ns" { OB[15] OB[15]~0 memory_unit:G_MEMORY|data_read[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.870 ns" { OB[15] OB[15]~0 memory_unit:G_MEMORY|data_read[15] } { 0.000ns 0.000ns 6.392ns } { 0.000ns 0.854ns 0.624ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 17:03:56 2011 " "Info: Processing ended: Fri Jun 10 17:03:56 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
