

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jan 20 21:01:26 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fir128_optimized3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  257|  257|  257|  257|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- SHIFT_ACCUM_LOOP  |  255|  255|         4|          2|          2|   127|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    151|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       5|     10|    0|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        -|      -|     130|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|     135|    260|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U          |fir_c          |        0|  5|  10|    0|   128|    5|     1|          640|
    |shift_reg_U  |fir_shift_reg  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |               |        1|  5|  10|    0|   256|   37|     2|         4736|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_fu_147_p2   |     *    |      2|  0|  20|          32|           5|
    |add_ln30_fu_167_p2   |     +    |      0|  0|  32|          32|          32|
    |i_fu_128_p2          |     +    |      0|  0|  15|           7|           2|
    |sum_fu_152_p2        |     +    |      0|  0|  39|          32|          32|
    |y                    |     +    |      0|  0|  32|          32|          32|
    |icmp_ln25_fu_122_p2  |   icmp   |      0|  0|  11|           7|           1|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      2|  0| 151|         143|         106|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_115_p4  |   9|          2|    7|         14|
    |i_0_reg_111                   |   9|          2|    7|         14|
    |shift_reg_address0            |  21|          4|    7|         28|
    |shift_reg_d0                  |  15|          3|   32|         96|
    |sum_0_reg_99                  |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  99|         20|   87|        223|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_load_reg_216                   |   5|   0|    5|          0|
    |i_0_reg_111                      |   7|   0|    7|          0|
    |i_reg_191                        |   7|   0|    7|          0|
    |icmp_ln25_reg_187                |   1|   0|    1|          0|
    |icmp_ln25_reg_187_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln28_reg_221                 |  32|   0|   32|          0|
    |shift_reg_load_reg_211           |  32|   0|   32|          0|
    |sum_0_reg_99                     |  32|   0|   32|          0|
    |zext_ln27_1_reg_201              |   7|   0|   64|         57|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 130|   0|  187|         57|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

