%
\cvsection{Education}
%
\cvevent{M.Eng.\ in Electrical Engineering - Embedded Systems}{Warsaw University of Technology}{Feb 2020 -- Ongoing}{Warsaw, PL}
%
\divider
%
\cvevent{B.Eng.\ in Electrical Engineering - Electronic Systems}{Hochschule Bonn-Rhein-Sieg}{Oct 2017 -- Jan 2020}{St. Augustin, DE}
\small{\faBook\hspace{0.5em} Thesis: Analysis and evaluation of automated workflows for the\\~~~~~~~~ mapping of Deep Learning applications on FPGAs}\par
\small{\faGraduationCap\hspace{0.5em} 1.6 / "good"}\par
\medskip
%