#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Jan 20 20:28:46 2026
# Process ID         : 447790
# Current directory  : /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1
# Command line       : vivado -log hdmi_phy_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_phy_wrapper.tcl
# Log file           : /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1/hdmi_phy_wrapper.vds
# Journal file       : /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1/vivado.jou
# Running On         : dan-alencar
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.2
# Processor Detail   : Intel(R) Core(TM) 5 210H
# CPU Frequency      : 1972.136 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 24783 MB
# Swap memory        : 2147 MB
# Total Virtual      : 26931 MB
# Available Virtual  : 15918 MB
#-----------------------------------------------------------
source hdmi_phy_wrapper.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/utils_1/imports/synth_1/hdmi_phy_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/utils_1/imports/synth_1/hdmi_phy_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top hdmi_phy_wrapper -part xcau15p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-ffvb676-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 447842
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2447.562 ; gain = 451.688 ; free physical = 5304 ; free virtual = 13566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_phy_wrapper' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:11]
INFO: [Synth 8-6157] synthesizing module 'video_pipeline_top' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_pipeline_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'video_timing_gen' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_timing_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_timing_gen' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_timing_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'video_pattern_gen' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_pattern_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_pattern_gen' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_pattern_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder_top' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/tmds_encoder_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/tmds_encoder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/tmds_encoder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder_top' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/tmds_encoder_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'video_pipeline_top' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_pipeline_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tmds_packer_4px' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/tmds_packer_4px.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'tmds_packer_4px' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/tmds_packer_4px.sv:9]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_0' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1/.Xil/Vivado-447790-dan-alencar/realtime/vid_phy_controller_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_0' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1/.Xil/Vivado-447790-dan-alencar/realtime/vid_phy_controller_0_stub.v:6]
WARNING: [Synth 8-7071] port 'txoutclk' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'irq' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_status_sb_tx_tdata' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_status_sb_tx_tvalid' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_status_sb_tx_tready' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_awaddr' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_awprot' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_awvalid' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_awready' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_wdata' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_wstrb' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_wvalid' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_wready' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_bresp' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_bvalid' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_bready' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_araddr' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_arprot' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_arvalid' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_arready' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_rdata' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_rresp' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_rvalid' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_rready' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_aclk' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_aresetn' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
WARNING: [Synth 8-7023] instance 'phy_inst' of module 'vid_phy_controller_0' has 50 connections declared, but only 24 given [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:103]
INFO: [Synth 8-6157] synthesizing module 'phy_axilite_init' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/phy_axilite_init.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/phy_axilite_init.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'phy_axilite_init' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/phy_axilite_init.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_phy_wrapper' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:11]
WARNING: [Synth 8-7137] Register m_axi_awaddr_reg in module phy_axilite_init has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/phy_axilite_init.sv:60]
WARNING: [Synth 8-7137] Register m_axi_wdata_reg in module phy_axilite_init has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/phy_axilite_init.sv:61]
WARNING: [Synth 8-7137] Register m_axi_araddr_reg in module phy_axilite_init has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/phy_axilite_init.sv:83]
WARNING: [Synth 8-7129] Port m_axi_bvalid in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_arready in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[31] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[30] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[29] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[28] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[27] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[26] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[25] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[24] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[23] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[22] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[21] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[20] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[19] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[18] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[17] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[16] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[15] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[14] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[13] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[12] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[11] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[10] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[9] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[8] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[7] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[6] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[5] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[4] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[3] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[2] in module phy_axilite_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[1] in module phy_axilite_init is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2544.531 ; gain = 548.656 ; free physical = 5301 ; free virtual = 13555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2562.344 ; gain = 566.469 ; free physical = 5301 ; free virtual = 13555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2562.344 ; gain = 566.469 ; free physical = 5301 ; free virtual = 13555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.344 ; gain = 0.000 ; free physical = 5301 ; free virtual = 13555
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0/vid_phy_controller_0_in_context.xdc] for cell 'phy_inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.145 ; gain = 22.812 ; free physical = 5288 ; free virtual = 13541
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0/vid_phy_controller_0_in_context.xdc] for cell 'phy_inst'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_phy_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_phy_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2666.145 ; gain = 0.000 ; free physical = 5288 ; free virtual = 13541
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2666.180 ; gain = 0.000 ; free physical = 5287 ; free virtual = 13540
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'phy_inst' at clock pin 'drpclk' is different from the actual clock period '6.734', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.180 ; gain = 670.305 ; free physical = 5287 ; free virtual = 13549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2674.148 ; gain = 678.273 ; free physical = 5287 ; free virtual = 13549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2674.148 ; gain = 678.273 ; free physical = 5287 ; free virtual = 13549
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'phy_axilite_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                       0000000001 |                             0000
                S_REFCLK |                       0000000010 |                             0001
               S_PLL_RST |                       0000000100 |                             0010
               S_PLL_REL |                       0000001000 |                             0011
              S_PLL_WAIT |                       0000010000 |                             0100
               S_TX_INIT |                       0000100000 |                             0101
               S_TX_WAIT |                       0001000000 |                             0110
                 S_TX_EN |                       0010000000 |                             0111
               S_TMDS_EN |                       0100000000 |                             1000
                  iSTATE |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'phy_axilite_init'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2674.148 ; gain = 678.273 ; free physical = 5289 ; free virtual = 13552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   4 Input    6 Bit       Adders := 3     
	   3 Input    6 Bit       Adders := 3     
	   5 Input    6 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  10 Input   32 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 6     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 15    
	   2 Input    4 Bit        Muxes := 3     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 6     
	  10 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port tx_tmds_clk in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_video_clk in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txn_out[3] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txn_out[2] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txn_out[1] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txn_out[0] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txp_out[3] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txp_out[2] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txp_out[1] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txp_out[0] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port txoutclk in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tready in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch1_tready in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch2_tready in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_status_sb_tx_tdata[7] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_status_sb_tx_tdata[6] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_status_sb_tx_tdata[5] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_status_sb_tx_tdata[4] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_status_sb_tx_tdata[3] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_status_sb_tx_tdata[2] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_status_sb_tx_tdata[1] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_status_sb_tx_tdata[0] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_status_sb_tx_tvalid in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_axi4lite_bresp[1] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_axi4lite_bresp[0] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_axi4lite_rresp[1] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_axi4lite_rresp[0] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_refclk_rdy in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mgtrefclk1_pad_p_in in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mgtrefclk1_pad_n_in in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_aclk in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_aresetn in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[39] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[38] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[37] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[36] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[35] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[34] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[33] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[32] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[31] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[30] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[29] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[28] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[27] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[26] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[25] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[24] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[23] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[22] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[21] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[20] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[19] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[18] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[17] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[16] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[15] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[14] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[13] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[12] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[11] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[10] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[9] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[8] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[7] in module vid_phy_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_phy_tx_axi4s_ch0_tdata[6] in module vid_phy_controller_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (phy_init/FSM_onehot_state_reg[9]) is unused and will be removed from module hdmi_phy_wrapper.
WARNING: [Synth 8-3332] Sequential element (phy_init/FSM_onehot_state_reg[8]) is unused and will be removed from module hdmi_phy_wrapper.
WARNING: [Synth 8-3332] Sequential element (phy_init/FSM_onehot_state_reg[7]) is unused and will be removed from module hdmi_phy_wrapper.
WARNING: [Synth 8-3332] Sequential element (phy_init/FSM_onehot_state_reg[6]) is unused and will be removed from module hdmi_phy_wrapper.
WARNING: [Synth 8-3332] Sequential element (phy_init/FSM_onehot_state_reg[5]) is unused and will be removed from module hdmi_phy_wrapper.
WARNING: [Synth 8-3332] Sequential element (phy_init/FSM_onehot_state_reg[4]) is unused and will be removed from module hdmi_phy_wrapper.
WARNING: [Synth 8-3332] Sequential element (phy_init/FSM_onehot_state_reg[3]) is unused and will be removed from module hdmi_phy_wrapper.
WARNING: [Synth 8-3332] Sequential element (phy_init/FSM_onehot_state_reg[2]) is unused and will be removed from module hdmi_phy_wrapper.
WARNING: [Synth 8-3332] Sequential element (phy_init/FSM_onehot_state_reg[1]) is unused and will be removed from module hdmi_phy_wrapper.
WARNING: [Synth 8-3332] Sequential element (phy_init/FSM_onehot_state_reg[0]) is unused and will be removed from module hdmi_phy_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2674.148 ; gain = 678.273 ; free physical = 5282 ; free virtual = 13551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 1 of /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0/vid_phy_controller_0_in_context.xdc. [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0/vid_phy_controller_0_in_context.xdc:1]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 2 of /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0/vid_phy_controller_0_in_context.xdc. [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0/vid_phy_controller_0_in_context.xdc:2]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 3 of /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0/vid_phy_controller_0_in_context.xdc. [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0/vid_phy_controller_0_in_context.xdc:3]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2922.793 ; gain = 926.918 ; free physical = 5097 ; free virtual = 13365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2922.793 ; gain = 926.918 ; free physical = 5097 ; free virtual = 13365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2931.809 ; gain = 935.934 ; free physical = 5097 ; free virtual = 13365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3119.621 ; gain = 1123.746 ; free physical = 4934 ; free virtual = 13203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3119.621 ; gain = 1123.746 ; free physical = 4934 ; free virtual = 13203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3119.621 ; gain = 1123.746 ; free physical = 4934 ; free virtual = 13203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3119.621 ; gain = 1123.746 ; free physical = 4934 ; free virtual = 13203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3119.621 ; gain = 1123.746 ; free physical = 4934 ; free virtual = 13203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3119.621 ; gain = 1123.746 ; free physical = 4934 ; free virtual = 13203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |IBUF  |     1|
|3     |OBUF  |     1|
|4     |OBUFT |     3|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3119.621 ; gain = 1123.746 ; free physical = 4934 ; free virtual = 13203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 181 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3119.621 ; gain = 1019.910 ; free physical = 4934 ; free virtual = 13203
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3119.621 ; gain = 1123.746 ; free physical = 4934 ; free virtual = 13203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.621 ; gain = 0.000 ; free physical = 4988 ; free virtual = 13257
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.621 ; gain = 0.000 ; free physical = 5053 ; free virtual = 13322
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete | Checksum: 739b69c
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 141 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 3119.621 ; gain = 1493.965 ; free physical = 5052 ; free virtual = 13321
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2156.105; main = 2156.105; forked = 281.847
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3661.391; main = 3028.074; forked = 995.242
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.621 ; gain = 0.000 ; free physical = 5052 ; free virtual = 13321
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1/hdmi_phy_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file hdmi_phy_wrapper_utilization_synth.rpt -pb hdmi_phy_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 20:29:12 2026...
