-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
-- Date        : Thu Mar 20 20:19:45 2025
-- Host        : DESKTOP-B66BQ5K running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_axi_perf_mon_0_0_sim_netlist.vhdl
-- Design      : top_axi_perf_mon_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr is
  port (
    Acc_OF_reg_0 : out STD_LOGIC;
    \Accum_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Incrementer_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \Accum_i_reg[32]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Accum_i_reg[0]_0\ : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Incr_by_1_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aresetn : in STD_LOGIC;
    Incr_by_1_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Incr_by_1_reg_i_2__1_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \incrementer_input_reg_val_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr is
  signal Acc_OF0 : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \Accum_i[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[32]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[32]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \^accum_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Accum_i_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal Incr_by_1 : STD_LOGIC;
  signal Incr_by_122_in : STD_LOGIC;
  signal \Incr_by_1_i_10__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_11__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_12__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_1__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_22__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_23__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_24__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_25__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_26__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_27__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_28__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_29__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_5__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_6__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_7__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_8__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_9__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_2__1_n_1\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_2__1_n_3\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_4__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_4__1_n_1\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_4__1_n_2\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_4__1_n_3\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_5__1_n_0\ : STD_LOGIC;
  signal Incrementer_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Incrementer_i_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal Overflow : STD_LOGIC;
  signal Overflow_D1 : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i_reg[32]_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Accum_i_reg[32]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Incr_by_1_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incr_by_1_reg_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incrementer_i_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \Incr_by_1_reg_i_2__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Incr_by_1_reg_i_4__1\ : label is 11;
begin
  \Accum_i_reg[31]_0\(31 downto 0) <= \^accum_i_reg[31]_0\(31 downto 0);
\Acc_OF_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Overflow,
      I1 => Overflow_D1,
      O => Acc_OF0
    );
Acc_OF_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Acc_OF0,
      Q => Acc_OF_reg_0,
      R => SR(0)
    );
\Accum_i[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(11),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(11),
      O => \Accum_i[11]_i_2__1_n_0\
    );
\Accum_i[11]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(10),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(10),
      O => \Accum_i[11]_i_3__1_n_0\
    );
\Accum_i[11]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(9),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(9),
      O => \Accum_i[11]_i_4__1_n_0\
    );
\Accum_i[11]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(8),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(8),
      O => \Accum_i[11]_i_5__1_n_0\
    );
\Accum_i[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(15),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(15),
      O => \Accum_i[15]_i_2__1_n_0\
    );
\Accum_i[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(14),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(14),
      O => \Accum_i[15]_i_3__1_n_0\
    );
\Accum_i[15]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(13),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(13),
      O => \Accum_i[15]_i_4__1_n_0\
    );
\Accum_i[15]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(12),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(12),
      O => \Accum_i[15]_i_5__1_n_0\
    );
\Accum_i[19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(19),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(19),
      O => \Accum_i[19]_i_2__1_n_0\
    );
\Accum_i[19]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(18),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(18),
      O => \Accum_i[19]_i_3__1_n_0\
    );
\Accum_i[19]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(17),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(17),
      O => \Accum_i[19]_i_4__1_n_0\
    );
\Accum_i[19]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(16),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(16),
      O => \Accum_i[19]_i_5__1_n_0\
    );
\Accum_i[23]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(23),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(23),
      O => \Accum_i[23]_i_2__1_n_0\
    );
\Accum_i[23]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(22),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(22),
      O => \Accum_i[23]_i_3__1_n_0\
    );
\Accum_i[23]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(21),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(21),
      O => \Accum_i[23]_i_4__1_n_0\
    );
\Accum_i[23]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(20),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(20),
      O => \Accum_i[23]_i_5__1_n_0\
    );
\Accum_i[27]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(27),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(27),
      O => \Accum_i[27]_i_2__1_n_0\
    );
\Accum_i[27]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(26),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(26),
      O => \Accum_i[27]_i_3__1_n_0\
    );
\Accum_i[27]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(25),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(25),
      O => \Accum_i[27]_i_4__1_n_0\
    );
\Accum_i[27]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(24),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(24),
      O => \Accum_i[27]_i_5__1_n_0\
    );
\Accum_i[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(31),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(31),
      O => \Accum_i[31]_i_2__0_n_0\
    );
\Accum_i[31]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(30),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(30),
      O => \Accum_i[31]_i_3__1_n_0\
    );
\Accum_i[31]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(29),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(29),
      O => \Accum_i[31]_i_4__1_n_0\
    );
\Accum_i[31]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(28),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(28),
      O => \Accum_i[31]_i_5__1_n_0\
    );
\Accum_i[32]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C0"
    )
        port map (
      I0 => \Accum_i_reg[0]_0\,
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      O => \Accum_i[32]_i_2__1_n_0\
    );
\Accum_i[32]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \Accum_i_reg[0]_0\,
      I1 => Metrics_Cnt_En,
      I2 => Incr_by_1_reg_0,
      I3 => Overflow,
      O => \Accum_i[32]_i_4__1_n_0\
    );
\Accum_i[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(3),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(3),
      O => \Accum_i[3]_i_2__1_n_0\
    );
\Accum_i[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(2),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(2),
      O => \Accum_i[3]_i_3__1_n_0\
    );
\Accum_i[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(1),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(1),
      O => \Accum_i[3]_i_4__1_n_0\
    );
\Accum_i[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(0),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(0),
      O => \Accum_i[3]_i_5__1_n_0\
    );
\Accum_i[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(7),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(7),
      O => \Accum_i[7]_i_2__1_n_0\
    );
\Accum_i[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(6),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(6),
      O => \Accum_i[7]_i_3__1_n_0\
    );
\Accum_i[7]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(5),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(5),
      O => \Accum_i[7]_i_4__1_n_0\
    );
\Accum_i[7]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(4),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(4),
      O => \Accum_i[7]_i_5__1_n_0\
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(0),
      Q => \^accum_i_reg[31]_0\(0),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(10),
      Q => \^accum_i_reg[31]_0\(10),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(11),
      Q => \^accum_i_reg[31]_0\(11),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[7]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[11]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[11]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[11]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => Accum_i1_in(11 downto 8),
      S(3) => \Accum_i[11]_i_2__1_n_0\,
      S(2) => \Accum_i[11]_i_3__1_n_0\,
      S(1) => \Accum_i[11]_i_4__1_n_0\,
      S(0) => \Accum_i[11]_i_5__1_n_0\
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(12),
      Q => \^accum_i_reg[31]_0\(12),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(13),
      Q => \^accum_i_reg[31]_0\(13),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(14),
      Q => \^accum_i_reg[31]_0\(14),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(15),
      Q => \^accum_i_reg[31]_0\(15),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[11]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[15]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[15]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[15]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => Accum_i1_in(15 downto 12),
      S(3) => \Accum_i[15]_i_2__1_n_0\,
      S(2) => \Accum_i[15]_i_3__1_n_0\,
      S(1) => \Accum_i[15]_i_4__1_n_0\,
      S(0) => \Accum_i[15]_i_5__1_n_0\
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(16),
      Q => \^accum_i_reg[31]_0\(16),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(17),
      Q => \^accum_i_reg[31]_0\(17),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(18),
      Q => \^accum_i_reg[31]_0\(18),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(19),
      Q => \^accum_i_reg[31]_0\(19),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[15]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[19]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[19]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[19]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[19]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => Accum_i1_in(19 downto 16),
      S(3) => \Accum_i[19]_i_2__1_n_0\,
      S(2) => \Accum_i[19]_i_3__1_n_0\,
      S(1) => \Accum_i[19]_i_4__1_n_0\,
      S(0) => \Accum_i[19]_i_5__1_n_0\
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(1),
      Q => \^accum_i_reg[31]_0\(1),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(20),
      Q => \^accum_i_reg[31]_0\(20),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(21),
      Q => \^accum_i_reg[31]_0\(21),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(22),
      Q => \^accum_i_reg[31]_0\(22),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(23),
      Q => \^accum_i_reg[31]_0\(23),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[23]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[19]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[23]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[23]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[23]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[23]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => Accum_i1_in(23 downto 20),
      S(3) => \Accum_i[23]_i_2__1_n_0\,
      S(2) => \Accum_i[23]_i_3__1_n_0\,
      S(1) => \Accum_i[23]_i_4__1_n_0\,
      S(0) => \Accum_i[23]_i_5__1_n_0\
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(24),
      Q => \^accum_i_reg[31]_0\(24),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(25),
      Q => \^accum_i_reg[31]_0\(25),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(26),
      Q => \^accum_i_reg[31]_0\(26),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(27),
      Q => \^accum_i_reg[31]_0\(27),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[27]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[23]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[27]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[27]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[27]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[27]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => Accum_i1_in(27 downto 24),
      S(3) => \Accum_i[27]_i_2__1_n_0\,
      S(2) => \Accum_i[27]_i_3__1_n_0\,
      S(1) => \Accum_i[27]_i_4__1_n_0\,
      S(0) => \Accum_i[27]_i_5__1_n_0\
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(28),
      Q => \^accum_i_reg[31]_0\(28),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(29),
      Q => \^accum_i_reg[31]_0\(29),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(2),
      Q => \^accum_i_reg[31]_0\(2),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(30),
      Q => \^accum_i_reg[31]_0\(30),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(31),
      Q => \^accum_i_reg[31]_0\(31),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[27]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[31]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[31]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[31]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(31 downto 28),
      O(3 downto 0) => Accum_i1_in(31 downto 28),
      S(3) => \Accum_i[31]_i_2__0_n_0\,
      S(2) => \Accum_i[31]_i_3__1_n_0\,
      S(1) => \Accum_i[31]_i_4__1_n_0\,
      S(0) => \Accum_i[31]_i_5__1_n_0\
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(32),
      Q => Overflow,
      R => \Accum_i_reg[32]_0\(1)
    );
\Accum_i_reg[32]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[31]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_Accum_i_reg[32]_i_3__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Accum_i_reg[32]_i_3__1_O_UNCONNECTED\(3 downto 1),
      O(0) => Accum_i1_in(32),
      S(3 downto 1) => B"000",
      S(0) => \Accum_i[32]_i_4__1_n_0\
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(3),
      Q => \^accum_i_reg[31]_0\(3),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i_reg[3]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[3]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[3]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => Accum_i1_in(3 downto 0),
      S(3) => \Accum_i[3]_i_2__1_n_0\,
      S(2) => \Accum_i[3]_i_3__1_n_0\,
      S(1) => \Accum_i[3]_i_4__1_n_0\,
      S(0) => \Accum_i[3]_i_5__1_n_0\
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(4),
      Q => \^accum_i_reg[31]_0\(4),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(5),
      Q => \^accum_i_reg[31]_0\(5),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(6),
      Q => \^accum_i_reg[31]_0\(6),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(7),
      Q => \^accum_i_reg[31]_0\(7),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[3]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[7]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[7]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[7]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => Accum_i1_in(7 downto 4),
      S(3) => \Accum_i[7]_i_2__1_n_0\,
      S(2) => \Accum_i[7]_i_3__1_n_0\,
      S(1) => \Accum_i[7]_i_4__1_n_0\,
      S(0) => \Accum_i[7]_i_5__1_n_0\
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(8),
      Q => \^accum_i_reg[31]_0\(8),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__1_n_0\,
      D => Accum_i1_in(9),
      Q => \^accum_i_reg[31]_0\(9),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incr_by_1_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(12),
      I1 => \Incr_by_1_reg_i_2__1_0\(12),
      I2 => Q(13),
      I3 => \Incr_by_1_reg_i_2__1_0\(13),
      O => \Incr_by_1_i_10__1_n_0\
    );
\Incr_by_1_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(10),
      I1 => \Incr_by_1_reg_i_2__1_0\(10),
      I2 => Q(11),
      I3 => \Incr_by_1_reg_i_2__1_0\(11),
      O => \Incr_by_1_i_11__1_n_0\
    );
\Incr_by_1_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(8),
      I1 => \Incr_by_1_reg_i_2__1_0\(8),
      I2 => Q(9),
      I3 => \Incr_by_1_reg_i_2__1_0\(9),
      O => \Incr_by_1_i_12__1_n_0\
    );
\Incr_by_1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Incr_by_1_reg_0,
      I1 => Metrics_Cnt_En,
      I2 => core_aresetn,
      I3 => Incr_by_122_in,
      I4 => Incr_by_1_reg_1(0),
      O => \Incr_by_1_i_1__1_n_0\
    );
\Incr_by_1_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(6),
      I1 => \Incr_by_1_reg_i_2__1_0\(6),
      I2 => \Incr_by_1_reg_i_2__1_0\(7),
      I3 => Q(7),
      O => \Incr_by_1_i_22__1_n_0\
    );
\Incr_by_1_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(4),
      I1 => \Incr_by_1_reg_i_2__1_0\(4),
      I2 => \Incr_by_1_reg_i_2__1_0\(5),
      I3 => Q(5),
      O => \Incr_by_1_i_23__1_n_0\
    );
\Incr_by_1_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(2),
      I1 => \Incr_by_1_reg_i_2__1_0\(2),
      I2 => \Incr_by_1_reg_i_2__1_0\(3),
      I3 => Q(3),
      O => \Incr_by_1_i_24__1_n_0\
    );
\Incr_by_1_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(0),
      I1 => \Incr_by_1_reg_i_2__1_0\(0),
      I2 => \Incr_by_1_reg_i_2__1_0\(1),
      I3 => Q(1),
      O => \Incr_by_1_i_25__1_n_0\
    );
\Incr_by_1_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(6),
      I1 => \Incr_by_1_reg_i_2__1_0\(6),
      I2 => Q(7),
      I3 => \Incr_by_1_reg_i_2__1_0\(7),
      O => \Incr_by_1_i_26__1_n_0\
    );
\Incr_by_1_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(4),
      I1 => \Incr_by_1_reg_i_2__1_0\(4),
      I2 => Q(5),
      I3 => \Incr_by_1_reg_i_2__1_0\(5),
      O => \Incr_by_1_i_27__1_n_0\
    );
\Incr_by_1_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(2),
      I1 => \Incr_by_1_reg_i_2__1_0\(2),
      I2 => Q(3),
      I3 => \Incr_by_1_reg_i_2__1_0\(3),
      O => \Incr_by_1_i_28__1_n_0\
    );
\Incr_by_1_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(0),
      I1 => \Incr_by_1_reg_i_2__1_0\(0),
      I2 => Q(1),
      I3 => \Incr_by_1_reg_i_2__1_0\(1),
      O => \Incr_by_1_i_29__1_n_0\
    );
\Incr_by_1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(14),
      I1 => \Incr_by_1_reg_i_2__1_0\(14),
      I2 => \Incr_by_1_reg_i_2__1_0\(15),
      I3 => Q(15),
      O => \Incr_by_1_i_5__1_n_0\
    );
\Incr_by_1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(12),
      I1 => \Incr_by_1_reg_i_2__1_0\(12),
      I2 => \Incr_by_1_reg_i_2__1_0\(13),
      I3 => Q(13),
      O => \Incr_by_1_i_6__1_n_0\
    );
\Incr_by_1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(10),
      I1 => \Incr_by_1_reg_i_2__1_0\(10),
      I2 => \Incr_by_1_reg_i_2__1_0\(11),
      I3 => Q(11),
      O => \Incr_by_1_i_7__1_n_0\
    );
\Incr_by_1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(8),
      I1 => \Incr_by_1_reg_i_2__1_0\(8),
      I2 => \Incr_by_1_reg_i_2__1_0\(9),
      I3 => Q(9),
      O => \Incr_by_1_i_8__1_n_0\
    );
\Incr_by_1_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(14),
      I1 => \Incr_by_1_reg_i_2__1_0\(14),
      I2 => Q(15),
      I3 => \Incr_by_1_reg_i_2__1_0\(15),
      O => \Incr_by_1_i_9__1_n_0\
    );
Incr_by_1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Incr_by_1_i_1__1_n_0\,
      Q => Incr_by_1,
      R => '0'
    );
\Incr_by_1_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incr_by_1_reg_i_4__1_n_0\,
      CO(3) => Incr_by_122_in,
      CO(2) => \Incr_by_1_reg_i_2__1_n_1\,
      CO(1) => \Incr_by_1_reg_i_2__1_n_2\,
      CO(0) => \Incr_by_1_reg_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \Incr_by_1_i_5__1_n_0\,
      DI(2) => \Incr_by_1_i_6__1_n_0\,
      DI(1) => \Incr_by_1_i_7__1_n_0\,
      DI(0) => \Incr_by_1_i_8__1_n_0\,
      O(3 downto 0) => \NLW_Incr_by_1_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Incr_by_1_i_9__1_n_0\,
      S(2) => \Incr_by_1_i_10__1_n_0\,
      S(1) => \Incr_by_1_i_11__1_n_0\,
      S(0) => \Incr_by_1_i_12__1_n_0\
    );
\Incr_by_1_reg_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Incr_by_1_reg_i_4__1_n_0\,
      CO(2) => \Incr_by_1_reg_i_4__1_n_1\,
      CO(1) => \Incr_by_1_reg_i_4__1_n_2\,
      CO(0) => \Incr_by_1_reg_i_4__1_n_3\,
      CYINIT => '1',
      DI(3) => \Incr_by_1_i_22__1_n_0\,
      DI(2) => \Incr_by_1_i_23__1_n_0\,
      DI(1) => \Incr_by_1_i_24__1_n_0\,
      DI(0) => \Incr_by_1_i_25__1_n_0\,
      O(3 downto 0) => \NLW_Incr_by_1_reg_i_4__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Incr_by_1_i_26__1_n_0\,
      S(2) => \Incr_by_1_i_27__1_n_0\,
      S(1) => \Incr_by_1_i_28__1_n_0\,
      S(0) => \Incr_by_1_i_29__1_n_0\
    );
\Incrementer_i[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(3),
      I1 => Incrementer_i_reg(3),
      O => \Incrementer_i[0]_i_2__1_n_0\
    );
\Incrementer_i[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(2),
      I1 => Incrementer_i_reg(2),
      O => \Incrementer_i[0]_i_3__1_n_0\
    );
\Incrementer_i[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(1),
      I1 => Incrementer_i_reg(1),
      O => \Incrementer_i[0]_i_4__1_n_0\
    );
\Incrementer_i[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(0),
      I1 => Incrementer_i_reg(0),
      O => \Incrementer_i[0]_i_5__1_n_0\
    );
\Incrementer_i[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(15),
      I1 => Incrementer_i_reg(15),
      O => \Incrementer_i[12]_i_2__1_n_0\
    );
\Incrementer_i[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(14),
      I1 => Incrementer_i_reg(14),
      O => \Incrementer_i[12]_i_3__1_n_0\
    );
\Incrementer_i[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(13),
      I1 => Incrementer_i_reg(13),
      O => \Incrementer_i[12]_i_4__1_n_0\
    );
\Incrementer_i[12]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(12),
      I1 => Incrementer_i_reg(12),
      O => \Incrementer_i[12]_i_5__1_n_0\
    );
\Incrementer_i[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(19),
      I1 => Incrementer_i_reg(19),
      O => \Incrementer_i[16]_i_2__1_n_0\
    );
\Incrementer_i[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(18),
      I1 => Incrementer_i_reg(18),
      O => \Incrementer_i[16]_i_3__1_n_0\
    );
\Incrementer_i[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(17),
      I1 => Incrementer_i_reg(17),
      O => \Incrementer_i[16]_i_4__1_n_0\
    );
\Incrementer_i[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(16),
      I1 => Incrementer_i_reg(16),
      O => \Incrementer_i[16]_i_5__1_n_0\
    );
\Incrementer_i[20]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(23),
      I1 => Incrementer_i_reg(23),
      O => \Incrementer_i[20]_i_2__1_n_0\
    );
\Incrementer_i[20]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(22),
      I1 => Incrementer_i_reg(22),
      O => \Incrementer_i[20]_i_3__1_n_0\
    );
\Incrementer_i[20]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(21),
      I1 => Incrementer_i_reg(21),
      O => \Incrementer_i[20]_i_4__1_n_0\
    );
\Incrementer_i[20]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(20),
      I1 => Incrementer_i_reg(20),
      O => \Incrementer_i[20]_i_5__1_n_0\
    );
\Incrementer_i[24]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(27),
      I1 => Incrementer_i_reg(27),
      O => \Incrementer_i[24]_i_2__1_n_0\
    );
\Incrementer_i[24]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(26),
      I1 => Incrementer_i_reg(26),
      O => \Incrementer_i[24]_i_3__1_n_0\
    );
\Incrementer_i[24]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(25),
      I1 => Incrementer_i_reg(25),
      O => \Incrementer_i[24]_i_4__1_n_0\
    );
\Incrementer_i[24]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(24),
      I1 => Incrementer_i_reg(24),
      O => \Incrementer_i[24]_i_5__1_n_0\
    );
\Incrementer_i[28]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(31),
      I1 => Incrementer_i_reg(31),
      O => \Incrementer_i[28]_i_2__1_n_0\
    );
\Incrementer_i[28]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(30),
      I1 => Incrementer_i_reg(30),
      O => \Incrementer_i[28]_i_3__1_n_0\
    );
\Incrementer_i[28]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(29),
      I1 => Incrementer_i_reg(29),
      O => \Incrementer_i[28]_i_4__1_n_0\
    );
\Incrementer_i[28]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(28),
      I1 => Incrementer_i_reg(28),
      O => \Incrementer_i[28]_i_5__1_n_0\
    );
\Incrementer_i[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => Incrementer_i_reg(7),
      O => \Incrementer_i[4]_i_2__1_n_0\
    );
\Incrementer_i[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(6),
      I1 => Incrementer_i_reg(6),
      O => \Incrementer_i[4]_i_3__1_n_0\
    );
\Incrementer_i[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(5),
      I1 => Incrementer_i_reg(5),
      O => \Incrementer_i[4]_i_4__1_n_0\
    );
\Incrementer_i[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(4),
      I1 => Incrementer_i_reg(4),
      O => \Incrementer_i[4]_i_5__1_n_0\
    );
\Incrementer_i[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(11),
      I1 => Incrementer_i_reg(11),
      O => \Incrementer_i[8]_i_2__1_n_0\
    );
\Incrementer_i[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(10),
      I1 => Incrementer_i_reg(10),
      O => \Incrementer_i[8]_i_3__1_n_0\
    );
\Incrementer_i[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(9),
      I1 => Incrementer_i_reg(9),
      O => \Incrementer_i[8]_i_4__1_n_0\
    );
\Incrementer_i[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(8),
      I1 => Incrementer_i_reg(8),
      O => \Incrementer_i[8]_i_5__1_n_0\
    );
\Incrementer_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1__1_n_7\,
      Q => Incrementer_i_reg(0),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Incrementer_i_reg[0]_i_1__1_n_0\,
      CO(2) => \Incrementer_i_reg[0]_i_1__1_n_1\,
      CO(1) => \Incrementer_i_reg[0]_i_1__1_n_2\,
      CO(0) => \Incrementer_i_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \Incrementer_i_reg[0]_i_1__1_n_4\,
      O(2) => \Incrementer_i_reg[0]_i_1__1_n_5\,
      O(1) => \Incrementer_i_reg[0]_i_1__1_n_6\,
      O(0) => \Incrementer_i_reg[0]_i_1__1_n_7\,
      S(3) => \Incrementer_i[0]_i_2__1_n_0\,
      S(2) => \Incrementer_i[0]_i_3__1_n_0\,
      S(1) => \Incrementer_i[0]_i_4__1_n_0\,
      S(0) => \Incrementer_i[0]_i_5__1_n_0\
    );
\Incrementer_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1__1_n_5\,
      Q => Incrementer_i_reg(10),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1__1_n_4\,
      Q => Incrementer_i_reg(11),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1__1_n_7\,
      Q => Incrementer_i_reg(12),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[8]_i_1__1_n_0\,
      CO(3) => \Incrementer_i_reg[12]_i_1__1_n_0\,
      CO(2) => \Incrementer_i_reg[12]_i_1__1_n_1\,
      CO(1) => \Incrementer_i_reg[12]_i_1__1_n_2\,
      CO(0) => \Incrementer_i_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \Incrementer_i_reg[12]_i_1__1_n_4\,
      O(2) => \Incrementer_i_reg[12]_i_1__1_n_5\,
      O(1) => \Incrementer_i_reg[12]_i_1__1_n_6\,
      O(0) => \Incrementer_i_reg[12]_i_1__1_n_7\,
      S(3) => \Incrementer_i[12]_i_2__1_n_0\,
      S(2) => \Incrementer_i[12]_i_3__1_n_0\,
      S(1) => \Incrementer_i[12]_i_4__1_n_0\,
      S(0) => \Incrementer_i[12]_i_5__1_n_0\
    );
\Incrementer_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1__1_n_6\,
      Q => Incrementer_i_reg(13),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1__1_n_5\,
      Q => Incrementer_i_reg(14),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1__1_n_4\,
      Q => Incrementer_i_reg(15),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1__1_n_7\,
      Q => Incrementer_i_reg(16),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[12]_i_1__1_n_0\,
      CO(3) => \Incrementer_i_reg[16]_i_1__1_n_0\,
      CO(2) => \Incrementer_i_reg[16]_i_1__1_n_1\,
      CO(1) => \Incrementer_i_reg[16]_i_1__1_n_2\,
      CO(0) => \Incrementer_i_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \Incrementer_i_reg[16]_i_1__1_n_4\,
      O(2) => \Incrementer_i_reg[16]_i_1__1_n_5\,
      O(1) => \Incrementer_i_reg[16]_i_1__1_n_6\,
      O(0) => \Incrementer_i_reg[16]_i_1__1_n_7\,
      S(3) => \Incrementer_i[16]_i_2__1_n_0\,
      S(2) => \Incrementer_i[16]_i_3__1_n_0\,
      S(1) => \Incrementer_i[16]_i_4__1_n_0\,
      S(0) => \Incrementer_i[16]_i_5__1_n_0\
    );
\Incrementer_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1__1_n_6\,
      Q => Incrementer_i_reg(17),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1__1_n_5\,
      Q => Incrementer_i_reg(18),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1__1_n_4\,
      Q => Incrementer_i_reg(19),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1__1_n_6\,
      Q => Incrementer_i_reg(1),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1__1_n_7\,
      Q => Incrementer_i_reg(20),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[16]_i_1__1_n_0\,
      CO(3) => \Incrementer_i_reg[20]_i_1__1_n_0\,
      CO(2) => \Incrementer_i_reg[20]_i_1__1_n_1\,
      CO(1) => \Incrementer_i_reg[20]_i_1__1_n_2\,
      CO(0) => \Incrementer_i_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \Incrementer_i_reg[20]_i_1__1_n_4\,
      O(2) => \Incrementer_i_reg[20]_i_1__1_n_5\,
      O(1) => \Incrementer_i_reg[20]_i_1__1_n_6\,
      O(0) => \Incrementer_i_reg[20]_i_1__1_n_7\,
      S(3) => \Incrementer_i[20]_i_2__1_n_0\,
      S(2) => \Incrementer_i[20]_i_3__1_n_0\,
      S(1) => \Incrementer_i[20]_i_4__1_n_0\,
      S(0) => \Incrementer_i[20]_i_5__1_n_0\
    );
\Incrementer_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1__1_n_6\,
      Q => Incrementer_i_reg(21),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1__1_n_5\,
      Q => Incrementer_i_reg(22),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1__1_n_4\,
      Q => Incrementer_i_reg(23),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1__1_n_7\,
      Q => Incrementer_i_reg(24),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[20]_i_1__1_n_0\,
      CO(3) => \Incrementer_i_reg[24]_i_1__1_n_0\,
      CO(2) => \Incrementer_i_reg[24]_i_1__1_n_1\,
      CO(1) => \Incrementer_i_reg[24]_i_1__1_n_2\,
      CO(0) => \Incrementer_i_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \Incrementer_i_reg[24]_i_1__1_n_4\,
      O(2) => \Incrementer_i_reg[24]_i_1__1_n_5\,
      O(1) => \Incrementer_i_reg[24]_i_1__1_n_6\,
      O(0) => \Incrementer_i_reg[24]_i_1__1_n_7\,
      S(3) => \Incrementer_i[24]_i_2__1_n_0\,
      S(2) => \Incrementer_i[24]_i_3__1_n_0\,
      S(1) => \Incrementer_i[24]_i_4__1_n_0\,
      S(0) => \Incrementer_i[24]_i_5__1_n_0\
    );
\Incrementer_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1__1_n_6\,
      Q => Incrementer_i_reg(25),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1__1_n_5\,
      Q => Incrementer_i_reg(26),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1__1_n_4\,
      Q => Incrementer_i_reg(27),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1__1_n_7\,
      Q => Incrementer_i_reg(28),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[24]_i_1__1_n_0\,
      CO(3) => \NLW_Incrementer_i_reg[28]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \Incrementer_i_reg[28]_i_1__1_n_1\,
      CO(1) => \Incrementer_i_reg[28]_i_1__1_n_2\,
      CO(0) => \Incrementer_i_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \in\(30 downto 28),
      O(3) => \Incrementer_i_reg[28]_i_1__1_n_4\,
      O(2) => \Incrementer_i_reg[28]_i_1__1_n_5\,
      O(1) => \Incrementer_i_reg[28]_i_1__1_n_6\,
      O(0) => \Incrementer_i_reg[28]_i_1__1_n_7\,
      S(3) => \Incrementer_i[28]_i_2__1_n_0\,
      S(2) => \Incrementer_i[28]_i_3__1_n_0\,
      S(1) => \Incrementer_i[28]_i_4__1_n_0\,
      S(0) => \Incrementer_i[28]_i_5__1_n_0\
    );
\Incrementer_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1__1_n_6\,
      Q => Incrementer_i_reg(29),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1__1_n_5\,
      Q => Incrementer_i_reg(2),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1__1_n_5\,
      Q => Incrementer_i_reg(30),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1__1_n_4\,
      Q => Incrementer_i_reg(31),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1__1_n_4\,
      Q => Incrementer_i_reg(3),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1__1_n_7\,
      Q => Incrementer_i_reg(4),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[0]_i_1__1_n_0\,
      CO(3) => \Incrementer_i_reg[4]_i_1__1_n_0\,
      CO(2) => \Incrementer_i_reg[4]_i_1__1_n_1\,
      CO(1) => \Incrementer_i_reg[4]_i_1__1_n_2\,
      CO(0) => \Incrementer_i_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \Incrementer_i_reg[4]_i_1__1_n_4\,
      O(2) => \Incrementer_i_reg[4]_i_1__1_n_5\,
      O(1) => \Incrementer_i_reg[4]_i_1__1_n_6\,
      O(0) => \Incrementer_i_reg[4]_i_1__1_n_7\,
      S(3) => \Incrementer_i[4]_i_2__1_n_0\,
      S(2) => \Incrementer_i[4]_i_3__1_n_0\,
      S(1) => \Incrementer_i[4]_i_4__1_n_0\,
      S(0) => \Incrementer_i[4]_i_5__1_n_0\
    );
\Incrementer_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1__1_n_6\,
      Q => Incrementer_i_reg(5),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1__1_n_5\,
      Q => Incrementer_i_reg(6),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1__1_n_4\,
      Q => Incrementer_i_reg(7),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1__1_n_7\,
      Q => Incrementer_i_reg(8),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[4]_i_1__1_n_0\,
      CO(3) => \Incrementer_i_reg[8]_i_1__1_n_0\,
      CO(2) => \Incrementer_i_reg[8]_i_1__1_n_1\,
      CO(1) => \Incrementer_i_reg[8]_i_1__1_n_2\,
      CO(0) => \Incrementer_i_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \Incrementer_i_reg[8]_i_1__1_n_4\,
      O(2) => \Incrementer_i_reg[8]_i_1__1_n_5\,
      O(1) => \Incrementer_i_reg[8]_i_1__1_n_6\,
      O(0) => \Incrementer_i_reg[8]_i_1__1_n_7\,
      S(3) => \Incrementer_i[8]_i_2__1_n_0\,
      S(2) => \Incrementer_i[8]_i_3__1_n_0\,
      S(1) => \Incrementer_i[8]_i_4__1_n_0\,
      S(0) => \Incrementer_i[8]_i_5__1_n_0\
    );
\Incrementer_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1__1_n_6\,
      Q => Incrementer_i_reg(9),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(0),
      Q => \Incrementer_reg[31]_0\(0),
      R => SR(0)
    );
\Incrementer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(10),
      Q => \Incrementer_reg[31]_0\(10),
      R => SR(0)
    );
\Incrementer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(11),
      Q => \Incrementer_reg[31]_0\(11),
      R => SR(0)
    );
\Incrementer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(12),
      Q => \Incrementer_reg[31]_0\(12),
      R => SR(0)
    );
\Incrementer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(13),
      Q => \Incrementer_reg[31]_0\(13),
      R => SR(0)
    );
\Incrementer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(14),
      Q => \Incrementer_reg[31]_0\(14),
      R => SR(0)
    );
\Incrementer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(15),
      Q => \Incrementer_reg[31]_0\(15),
      R => SR(0)
    );
\Incrementer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(16),
      Q => \Incrementer_reg[31]_0\(16),
      R => SR(0)
    );
\Incrementer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(17),
      Q => \Incrementer_reg[31]_0\(17),
      R => SR(0)
    );
\Incrementer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(18),
      Q => \Incrementer_reg[31]_0\(18),
      R => SR(0)
    );
\Incrementer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(19),
      Q => \Incrementer_reg[31]_0\(19),
      R => SR(0)
    );
\Incrementer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(1),
      Q => \Incrementer_reg[31]_0\(1),
      R => SR(0)
    );
\Incrementer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(20),
      Q => \Incrementer_reg[31]_0\(20),
      R => SR(0)
    );
\Incrementer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(21),
      Q => \Incrementer_reg[31]_0\(21),
      R => SR(0)
    );
\Incrementer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(22),
      Q => \Incrementer_reg[31]_0\(22),
      R => SR(0)
    );
\Incrementer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(23),
      Q => \Incrementer_reg[31]_0\(23),
      R => SR(0)
    );
\Incrementer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(24),
      Q => \Incrementer_reg[31]_0\(24),
      R => SR(0)
    );
\Incrementer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(25),
      Q => \Incrementer_reg[31]_0\(25),
      R => SR(0)
    );
\Incrementer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(26),
      Q => \Incrementer_reg[31]_0\(26),
      R => SR(0)
    );
\Incrementer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(27),
      Q => \Incrementer_reg[31]_0\(27),
      R => SR(0)
    );
\Incrementer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(28),
      Q => \Incrementer_reg[31]_0\(28),
      R => SR(0)
    );
\Incrementer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(29),
      Q => \Incrementer_reg[31]_0\(29),
      R => SR(0)
    );
\Incrementer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(2),
      Q => \Incrementer_reg[31]_0\(2),
      R => SR(0)
    );
\Incrementer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(30),
      Q => \Incrementer_reg[31]_0\(30),
      R => SR(0)
    );
\Incrementer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(31),
      Q => \Incrementer_reg[31]_0\(31),
      R => SR(0)
    );
\Incrementer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(3),
      Q => \Incrementer_reg[31]_0\(3),
      R => SR(0)
    );
\Incrementer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(4),
      Q => \Incrementer_reg[31]_0\(4),
      R => SR(0)
    );
\Incrementer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(5),
      Q => \Incrementer_reg[31]_0\(5),
      R => SR(0)
    );
\Incrementer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(6),
      Q => \Incrementer_reg[31]_0\(6),
      R => SR(0)
    );
\Incrementer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(7),
      Q => \Incrementer_reg[31]_0\(7),
      R => SR(0)
    );
\Incrementer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(8),
      Q => \Incrementer_reg[31]_0\(8),
      R => SR(0)
    );
\Incrementer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(9),
      Q => \Incrementer_reg[31]_0\(9),
      R => SR(0)
    );
Overflow_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Overflow,
      Q => Overflow_D1,
      R => SR(0)
    );
\incrementer_input_reg_val_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(0),
      Q => \in\(0),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(10),
      Q => \in\(10),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(11),
      Q => \in\(11),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(12),
      Q => \in\(12),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(13),
      Q => \in\(13),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(14),
      Q => \in\(14),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(15),
      Q => \in\(15),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(16),
      Q => \in\(16),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(17),
      Q => \in\(17),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(18),
      Q => \in\(18),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(19),
      Q => \in\(19),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(1),
      Q => \in\(1),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(20),
      Q => \in\(20),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(21),
      Q => \in\(21),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(22),
      Q => \in\(22),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(23),
      Q => \in\(23),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(24),
      Q => \in\(24),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(25),
      Q => \in\(25),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(26),
      Q => \in\(26),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(27),
      Q => \in\(27),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(28),
      Q => \in\(28),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(29),
      Q => \in\(29),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(2),
      Q => \in\(2),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(30),
      Q => \in\(30),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(31),
      Q => \in\(31),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(3),
      Q => \in\(3),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(4),
      Q => \in\(4),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(5),
      Q => \in\(5),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(6),
      Q => \in\(6),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(7),
      Q => \in\(7),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(8),
      Q => \in\(8),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(9),
      Q => \in\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_12 is
  port (
    Acc_OF : out STD_LOGIC;
    \Accum_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Incrementer_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \Accum_i_reg[32]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Accum_i_reg[0]_0\ : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Incr_by_1_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aresetn : in STD_LOGIC;
    Incr_by_1_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Incr_by_1_reg_i_2__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \incrementer_input_reg_val_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_12 : entity is "axi_perf_mon_v5_0_31_acc_n_incr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_12 is
  signal Acc_OF0 : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \Accum_i[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \^accum_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Accum_i_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal Incr_by_1 : STD_LOGIC;
  signal Incr_by_122_in : STD_LOGIC;
  signal \Incr_by_1_i_10__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_11__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_12__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_1__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_22__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_23__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_24__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_25__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_26__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_27__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_28__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_29__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_5__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_6__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_7__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_8__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_9__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_4__0_n_1\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_4__0_n_2\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_4__0_n_3\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_5__0_n_0\ : STD_LOGIC;
  signal Incrementer_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Incrementer_i_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal Overflow : STD_LOGIC;
  signal Overflow_D1 : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i_reg[32]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Accum_i_reg[32]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Incr_by_1_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incr_by_1_reg_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incrementer_i_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \Incr_by_1_reg_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Incr_by_1_reg_i_4__0\ : label is 11;
begin
  \Accum_i_reg[31]_0\(31 downto 0) <= \^accum_i_reg[31]_0\(31 downto 0);
\Acc_OF_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Overflow,
      I1 => Overflow_D1,
      O => Acc_OF0
    );
Acc_OF_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Acc_OF0,
      Q => Acc_OF,
      R => SR(0)
    );
\Accum_i[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(11),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(11),
      O => \Accum_i[11]_i_2__0_n_0\
    );
\Accum_i[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(10),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(10),
      O => \Accum_i[11]_i_3__0_n_0\
    );
\Accum_i[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(9),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(9),
      O => \Accum_i[11]_i_4__0_n_0\
    );
\Accum_i[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(8),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(8),
      O => \Accum_i[11]_i_5__0_n_0\
    );
\Accum_i[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(15),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(15),
      O => \Accum_i[15]_i_2__0_n_0\
    );
\Accum_i[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(14),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(14),
      O => \Accum_i[15]_i_3__0_n_0\
    );
\Accum_i[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(13),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(13),
      O => \Accum_i[15]_i_4__0_n_0\
    );
\Accum_i[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(12),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(12),
      O => \Accum_i[15]_i_5__0_n_0\
    );
\Accum_i[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(19),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(19),
      O => \Accum_i[19]_i_2__0_n_0\
    );
\Accum_i[19]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(18),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(18),
      O => \Accum_i[19]_i_3__0_n_0\
    );
\Accum_i[19]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(17),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(17),
      O => \Accum_i[19]_i_4__0_n_0\
    );
\Accum_i[19]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(16),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(16),
      O => \Accum_i[19]_i_5__0_n_0\
    );
\Accum_i[23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(23),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(23),
      O => \Accum_i[23]_i_2__0_n_0\
    );
\Accum_i[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(22),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(22),
      O => \Accum_i[23]_i_3__0_n_0\
    );
\Accum_i[23]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(21),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(21),
      O => \Accum_i[23]_i_4__0_n_0\
    );
\Accum_i[23]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(20),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(20),
      O => \Accum_i[23]_i_5__0_n_0\
    );
\Accum_i[27]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(27),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(27),
      O => \Accum_i[27]_i_2__0_n_0\
    );
\Accum_i[27]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(26),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(26),
      O => \Accum_i[27]_i_3__0_n_0\
    );
\Accum_i[27]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(25),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(25),
      O => \Accum_i[27]_i_4__0_n_0\
    );
\Accum_i[27]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(24),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(24),
      O => \Accum_i[27]_i_5__0_n_0\
    );
\Accum_i[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(31),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(31),
      O => \Accum_i[31]_i_2_n_0\
    );
\Accum_i[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(30),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(30),
      O => \Accum_i[31]_i_3__0_n_0\
    );
\Accum_i[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(29),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(29),
      O => \Accum_i[31]_i_4__0_n_0\
    );
\Accum_i[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(28),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(28),
      O => \Accum_i[31]_i_5__0_n_0\
    );
\Accum_i[32]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C0"
    )
        port map (
      I0 => \Accum_i_reg[0]_0\,
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      O => \Accum_i[32]_i_2__0_n_0\
    );
\Accum_i[32]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \Accum_i_reg[0]_0\,
      I1 => Metrics_Cnt_En,
      I2 => Incr_by_1_reg_0,
      I3 => Overflow,
      O => \Accum_i[32]_i_4__0_n_0\
    );
\Accum_i[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(3),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(3),
      O => \Accum_i[3]_i_2__0_n_0\
    );
\Accum_i[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(2),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(2),
      O => \Accum_i[3]_i_3__0_n_0\
    );
\Accum_i[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(1),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(1),
      O => \Accum_i[3]_i_4__0_n_0\
    );
\Accum_i[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(0),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(0),
      O => \Accum_i[3]_i_5__0_n_0\
    );
\Accum_i[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(7),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(7),
      O => \Accum_i[7]_i_2__0_n_0\
    );
\Accum_i[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(6),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(6),
      O => \Accum_i[7]_i_3__0_n_0\
    );
\Accum_i[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(5),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(5),
      O => \Accum_i[7]_i_4__0_n_0\
    );
\Accum_i[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(4),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(4),
      O => \Accum_i[7]_i_5__0_n_0\
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(0),
      Q => \^accum_i_reg[31]_0\(0),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(10),
      Q => \^accum_i_reg[31]_0\(10),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(11),
      Q => \^accum_i_reg[31]_0\(11),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[7]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[11]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[11]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[11]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => Accum_i1_in(11 downto 8),
      S(3) => \Accum_i[11]_i_2__0_n_0\,
      S(2) => \Accum_i[11]_i_3__0_n_0\,
      S(1) => \Accum_i[11]_i_4__0_n_0\,
      S(0) => \Accum_i[11]_i_5__0_n_0\
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(12),
      Q => \^accum_i_reg[31]_0\(12),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(13),
      Q => \^accum_i_reg[31]_0\(13),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(14),
      Q => \^accum_i_reg[31]_0\(14),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(15),
      Q => \^accum_i_reg[31]_0\(15),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[11]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[15]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[15]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[15]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => Accum_i1_in(15 downto 12),
      S(3) => \Accum_i[15]_i_2__0_n_0\,
      S(2) => \Accum_i[15]_i_3__0_n_0\,
      S(1) => \Accum_i[15]_i_4__0_n_0\,
      S(0) => \Accum_i[15]_i_5__0_n_0\
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(16),
      Q => \^accum_i_reg[31]_0\(16),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(17),
      Q => \^accum_i_reg[31]_0\(17),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(18),
      Q => \^accum_i_reg[31]_0\(18),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(19),
      Q => \^accum_i_reg[31]_0\(19),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[15]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[19]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[19]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[19]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => Accum_i1_in(19 downto 16),
      S(3) => \Accum_i[19]_i_2__0_n_0\,
      S(2) => \Accum_i[19]_i_3__0_n_0\,
      S(1) => \Accum_i[19]_i_4__0_n_0\,
      S(0) => \Accum_i[19]_i_5__0_n_0\
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(1),
      Q => \^accum_i_reg[31]_0\(1),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(20),
      Q => \^accum_i_reg[31]_0\(20),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(21),
      Q => \^accum_i_reg[31]_0\(21),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(22),
      Q => \^accum_i_reg[31]_0\(22),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(23),
      Q => \^accum_i_reg[31]_0\(23),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[19]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[23]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[23]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[23]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => Accum_i1_in(23 downto 20),
      S(3) => \Accum_i[23]_i_2__0_n_0\,
      S(2) => \Accum_i[23]_i_3__0_n_0\,
      S(1) => \Accum_i[23]_i_4__0_n_0\,
      S(0) => \Accum_i[23]_i_5__0_n_0\
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(24),
      Q => \^accum_i_reg[31]_0\(24),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(25),
      Q => \^accum_i_reg[31]_0\(25),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(26),
      Q => \^accum_i_reg[31]_0\(26),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(27),
      Q => \^accum_i_reg[31]_0\(27),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[23]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[27]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[27]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[27]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => Accum_i1_in(27 downto 24),
      S(3) => \Accum_i[27]_i_2__0_n_0\,
      S(2) => \Accum_i[27]_i_3__0_n_0\,
      S(1) => \Accum_i[27]_i_4__0_n_0\,
      S(0) => \Accum_i[27]_i_5__0_n_0\
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(28),
      Q => \^accum_i_reg[31]_0\(28),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(29),
      Q => \^accum_i_reg[31]_0\(29),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(2),
      Q => \^accum_i_reg[31]_0\(2),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(30),
      Q => \^accum_i_reg[31]_0\(30),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(31),
      Q => \^accum_i_reg[31]_0\(31),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[27]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[31]_i_1_n_0\,
      CO(2) => \Accum_i_reg[31]_i_1_n_1\,
      CO(1) => \Accum_i_reg[31]_i_1_n_2\,
      CO(0) => \Accum_i_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(31 downto 28),
      O(3 downto 0) => Accum_i1_in(31 downto 28),
      S(3) => \Accum_i[31]_i_2_n_0\,
      S(2) => \Accum_i[31]_i_3__0_n_0\,
      S(1) => \Accum_i[31]_i_4__0_n_0\,
      S(0) => \Accum_i[31]_i_5__0_n_0\
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(32),
      Q => Overflow,
      R => \Accum_i_reg[32]_0\(1)
    );
\Accum_i_reg[32]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[31]_i_1_n_0\,
      CO(3 downto 0) => \NLW_Accum_i_reg[32]_i_3__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Accum_i_reg[32]_i_3__0_O_UNCONNECTED\(3 downto 1),
      O(0) => Accum_i1_in(32),
      S(3 downto 1) => B"000",
      S(0) => \Accum_i[32]_i_4__0_n_0\
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(3),
      Q => \^accum_i_reg[31]_0\(3),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i_reg[3]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[3]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[3]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => Accum_i1_in(3 downto 0),
      S(3) => \Accum_i[3]_i_2__0_n_0\,
      S(2) => \Accum_i[3]_i_3__0_n_0\,
      S(1) => \Accum_i[3]_i_4__0_n_0\,
      S(0) => \Accum_i[3]_i_5__0_n_0\
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(4),
      Q => \^accum_i_reg[31]_0\(4),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(5),
      Q => \^accum_i_reg[31]_0\(5),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(6),
      Q => \^accum_i_reg[31]_0\(6),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(7),
      Q => \^accum_i_reg[31]_0\(7),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[3]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[7]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[7]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[7]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => Accum_i1_in(7 downto 4),
      S(3) => \Accum_i[7]_i_2__0_n_0\,
      S(2) => \Accum_i[7]_i_3__0_n_0\,
      S(1) => \Accum_i[7]_i_4__0_n_0\,
      S(0) => \Accum_i[7]_i_5__0_n_0\
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(8),
      Q => \^accum_i_reg[31]_0\(8),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2__0_n_0\,
      D => Accum_i1_in(9),
      Q => \^accum_i_reg[31]_0\(9),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incr_by_1_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(12),
      I1 => \Incr_by_1_reg_i_2__0_0\(12),
      I2 => Q(13),
      I3 => \Incr_by_1_reg_i_2__0_0\(13),
      O => \Incr_by_1_i_10__0_n_0\
    );
\Incr_by_1_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(10),
      I1 => \Incr_by_1_reg_i_2__0_0\(10),
      I2 => Q(11),
      I3 => \Incr_by_1_reg_i_2__0_0\(11),
      O => \Incr_by_1_i_11__0_n_0\
    );
\Incr_by_1_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(8),
      I1 => \Incr_by_1_reg_i_2__0_0\(8),
      I2 => Q(9),
      I3 => \Incr_by_1_reg_i_2__0_0\(9),
      O => \Incr_by_1_i_12__0_n_0\
    );
\Incr_by_1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Incr_by_1_reg_0,
      I1 => Metrics_Cnt_En,
      I2 => core_aresetn,
      I3 => Incr_by_122_in,
      I4 => Incr_by_1_reg_1(0),
      O => \Incr_by_1_i_1__0_n_0\
    );
\Incr_by_1_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(6),
      I1 => \Incr_by_1_reg_i_2__0_0\(6),
      I2 => \Incr_by_1_reg_i_2__0_0\(7),
      I3 => Q(7),
      O => \Incr_by_1_i_22__0_n_0\
    );
\Incr_by_1_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(4),
      I1 => \Incr_by_1_reg_i_2__0_0\(4),
      I2 => \Incr_by_1_reg_i_2__0_0\(5),
      I3 => Q(5),
      O => \Incr_by_1_i_23__0_n_0\
    );
\Incr_by_1_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(2),
      I1 => \Incr_by_1_reg_i_2__0_0\(2),
      I2 => \Incr_by_1_reg_i_2__0_0\(3),
      I3 => Q(3),
      O => \Incr_by_1_i_24__0_n_0\
    );
\Incr_by_1_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(0),
      I1 => \Incr_by_1_reg_i_2__0_0\(0),
      I2 => \Incr_by_1_reg_i_2__0_0\(1),
      I3 => Q(1),
      O => \Incr_by_1_i_25__0_n_0\
    );
\Incr_by_1_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(6),
      I1 => \Incr_by_1_reg_i_2__0_0\(6),
      I2 => Q(7),
      I3 => \Incr_by_1_reg_i_2__0_0\(7),
      O => \Incr_by_1_i_26__0_n_0\
    );
\Incr_by_1_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(4),
      I1 => \Incr_by_1_reg_i_2__0_0\(4),
      I2 => Q(5),
      I3 => \Incr_by_1_reg_i_2__0_0\(5),
      O => \Incr_by_1_i_27__0_n_0\
    );
\Incr_by_1_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(2),
      I1 => \Incr_by_1_reg_i_2__0_0\(2),
      I2 => Q(3),
      I3 => \Incr_by_1_reg_i_2__0_0\(3),
      O => \Incr_by_1_i_28__0_n_0\
    );
\Incr_by_1_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(0),
      I1 => \Incr_by_1_reg_i_2__0_0\(0),
      I2 => Q(1),
      I3 => \Incr_by_1_reg_i_2__0_0\(1),
      O => \Incr_by_1_i_29__0_n_0\
    );
\Incr_by_1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(14),
      I1 => \Incr_by_1_reg_i_2__0_0\(14),
      I2 => \Incr_by_1_reg_i_2__0_0\(15),
      I3 => Q(15),
      O => \Incr_by_1_i_5__0_n_0\
    );
\Incr_by_1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(12),
      I1 => \Incr_by_1_reg_i_2__0_0\(12),
      I2 => \Incr_by_1_reg_i_2__0_0\(13),
      I3 => Q(13),
      O => \Incr_by_1_i_6__0_n_0\
    );
\Incr_by_1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(10),
      I1 => \Incr_by_1_reg_i_2__0_0\(10),
      I2 => \Incr_by_1_reg_i_2__0_0\(11),
      I3 => Q(11),
      O => \Incr_by_1_i_7__0_n_0\
    );
\Incr_by_1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(8),
      I1 => \Incr_by_1_reg_i_2__0_0\(8),
      I2 => \Incr_by_1_reg_i_2__0_0\(9),
      I3 => Q(9),
      O => \Incr_by_1_i_8__0_n_0\
    );
\Incr_by_1_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(14),
      I1 => \Incr_by_1_reg_i_2__0_0\(14),
      I2 => Q(15),
      I3 => \Incr_by_1_reg_i_2__0_0\(15),
      O => \Incr_by_1_i_9__0_n_0\
    );
Incr_by_1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Incr_by_1_i_1__0_n_0\,
      Q => Incr_by_1,
      R => '0'
    );
\Incr_by_1_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incr_by_1_reg_i_4__0_n_0\,
      CO(3) => Incr_by_122_in,
      CO(2) => \Incr_by_1_reg_i_2__0_n_1\,
      CO(1) => \Incr_by_1_reg_i_2__0_n_2\,
      CO(0) => \Incr_by_1_reg_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \Incr_by_1_i_5__0_n_0\,
      DI(2) => \Incr_by_1_i_6__0_n_0\,
      DI(1) => \Incr_by_1_i_7__0_n_0\,
      DI(0) => \Incr_by_1_i_8__0_n_0\,
      O(3 downto 0) => \NLW_Incr_by_1_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Incr_by_1_i_9__0_n_0\,
      S(2) => \Incr_by_1_i_10__0_n_0\,
      S(1) => \Incr_by_1_i_11__0_n_0\,
      S(0) => \Incr_by_1_i_12__0_n_0\
    );
\Incr_by_1_reg_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Incr_by_1_reg_i_4__0_n_0\,
      CO(2) => \Incr_by_1_reg_i_4__0_n_1\,
      CO(1) => \Incr_by_1_reg_i_4__0_n_2\,
      CO(0) => \Incr_by_1_reg_i_4__0_n_3\,
      CYINIT => '1',
      DI(3) => \Incr_by_1_i_22__0_n_0\,
      DI(2) => \Incr_by_1_i_23__0_n_0\,
      DI(1) => \Incr_by_1_i_24__0_n_0\,
      DI(0) => \Incr_by_1_i_25__0_n_0\,
      O(3 downto 0) => \NLW_Incr_by_1_reg_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Incr_by_1_i_26__0_n_0\,
      S(2) => \Incr_by_1_i_27__0_n_0\,
      S(1) => \Incr_by_1_i_28__0_n_0\,
      S(0) => \Incr_by_1_i_29__0_n_0\
    );
\Incrementer_i[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(3),
      I1 => Incrementer_i_reg(3),
      O => \Incrementer_i[0]_i_2__0_n_0\
    );
\Incrementer_i[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(2),
      I1 => Incrementer_i_reg(2),
      O => \Incrementer_i[0]_i_3__0_n_0\
    );
\Incrementer_i[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(1),
      I1 => Incrementer_i_reg(1),
      O => \Incrementer_i[0]_i_4__0_n_0\
    );
\Incrementer_i[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(0),
      I1 => Incrementer_i_reg(0),
      O => \Incrementer_i[0]_i_5__0_n_0\
    );
\Incrementer_i[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(15),
      I1 => Incrementer_i_reg(15),
      O => \Incrementer_i[12]_i_2__0_n_0\
    );
\Incrementer_i[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(14),
      I1 => Incrementer_i_reg(14),
      O => \Incrementer_i[12]_i_3__0_n_0\
    );
\Incrementer_i[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(13),
      I1 => Incrementer_i_reg(13),
      O => \Incrementer_i[12]_i_4__0_n_0\
    );
\Incrementer_i[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(12),
      I1 => Incrementer_i_reg(12),
      O => \Incrementer_i[12]_i_5__0_n_0\
    );
\Incrementer_i[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(19),
      I1 => Incrementer_i_reg(19),
      O => \Incrementer_i[16]_i_2__0_n_0\
    );
\Incrementer_i[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(18),
      I1 => Incrementer_i_reg(18),
      O => \Incrementer_i[16]_i_3__0_n_0\
    );
\Incrementer_i[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(17),
      I1 => Incrementer_i_reg(17),
      O => \Incrementer_i[16]_i_4__0_n_0\
    );
\Incrementer_i[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(16),
      I1 => Incrementer_i_reg(16),
      O => \Incrementer_i[16]_i_5__0_n_0\
    );
\Incrementer_i[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(23),
      I1 => Incrementer_i_reg(23),
      O => \Incrementer_i[20]_i_2__0_n_0\
    );
\Incrementer_i[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(22),
      I1 => Incrementer_i_reg(22),
      O => \Incrementer_i[20]_i_3__0_n_0\
    );
\Incrementer_i[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(21),
      I1 => Incrementer_i_reg(21),
      O => \Incrementer_i[20]_i_4__0_n_0\
    );
\Incrementer_i[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(20),
      I1 => Incrementer_i_reg(20),
      O => \Incrementer_i[20]_i_5__0_n_0\
    );
\Incrementer_i[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(27),
      I1 => Incrementer_i_reg(27),
      O => \Incrementer_i[24]_i_2__0_n_0\
    );
\Incrementer_i[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(26),
      I1 => Incrementer_i_reg(26),
      O => \Incrementer_i[24]_i_3__0_n_0\
    );
\Incrementer_i[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(25),
      I1 => Incrementer_i_reg(25),
      O => \Incrementer_i[24]_i_4__0_n_0\
    );
\Incrementer_i[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(24),
      I1 => Incrementer_i_reg(24),
      O => \Incrementer_i[24]_i_5__0_n_0\
    );
\Incrementer_i[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(31),
      I1 => Incrementer_i_reg(31),
      O => \Incrementer_i[28]_i_2__0_n_0\
    );
\Incrementer_i[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(30),
      I1 => Incrementer_i_reg(30),
      O => \Incrementer_i[28]_i_3__0_n_0\
    );
\Incrementer_i[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(29),
      I1 => Incrementer_i_reg(29),
      O => \Incrementer_i[28]_i_4__0_n_0\
    );
\Incrementer_i[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(28),
      I1 => Incrementer_i_reg(28),
      O => \Incrementer_i[28]_i_5__0_n_0\
    );
\Incrementer_i[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => Incrementer_i_reg(7),
      O => \Incrementer_i[4]_i_2__0_n_0\
    );
\Incrementer_i[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(6),
      I1 => Incrementer_i_reg(6),
      O => \Incrementer_i[4]_i_3__0_n_0\
    );
\Incrementer_i[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(5),
      I1 => Incrementer_i_reg(5),
      O => \Incrementer_i[4]_i_4__0_n_0\
    );
\Incrementer_i[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(4),
      I1 => Incrementer_i_reg(4),
      O => \Incrementer_i[4]_i_5__0_n_0\
    );
\Incrementer_i[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(11),
      I1 => Incrementer_i_reg(11),
      O => \Incrementer_i[8]_i_2__0_n_0\
    );
\Incrementer_i[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(10),
      I1 => Incrementer_i_reg(10),
      O => \Incrementer_i[8]_i_3__0_n_0\
    );
\Incrementer_i[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(9),
      I1 => Incrementer_i_reg(9),
      O => \Incrementer_i[8]_i_4__0_n_0\
    );
\Incrementer_i[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(8),
      I1 => Incrementer_i_reg(8),
      O => \Incrementer_i[8]_i_5__0_n_0\
    );
\Incrementer_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1__0_n_7\,
      Q => Incrementer_i_reg(0),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Incrementer_i_reg[0]_i_1__0_n_0\,
      CO(2) => \Incrementer_i_reg[0]_i_1__0_n_1\,
      CO(1) => \Incrementer_i_reg[0]_i_1__0_n_2\,
      CO(0) => \Incrementer_i_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \Incrementer_i_reg[0]_i_1__0_n_4\,
      O(2) => \Incrementer_i_reg[0]_i_1__0_n_5\,
      O(1) => \Incrementer_i_reg[0]_i_1__0_n_6\,
      O(0) => \Incrementer_i_reg[0]_i_1__0_n_7\,
      S(3) => \Incrementer_i[0]_i_2__0_n_0\,
      S(2) => \Incrementer_i[0]_i_3__0_n_0\,
      S(1) => \Incrementer_i[0]_i_4__0_n_0\,
      S(0) => \Incrementer_i[0]_i_5__0_n_0\
    );
\Incrementer_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1__0_n_5\,
      Q => Incrementer_i_reg(10),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1__0_n_4\,
      Q => Incrementer_i_reg(11),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1__0_n_7\,
      Q => Incrementer_i_reg(12),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[8]_i_1__0_n_0\,
      CO(3) => \Incrementer_i_reg[12]_i_1__0_n_0\,
      CO(2) => \Incrementer_i_reg[12]_i_1__0_n_1\,
      CO(1) => \Incrementer_i_reg[12]_i_1__0_n_2\,
      CO(0) => \Incrementer_i_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \Incrementer_i_reg[12]_i_1__0_n_4\,
      O(2) => \Incrementer_i_reg[12]_i_1__0_n_5\,
      O(1) => \Incrementer_i_reg[12]_i_1__0_n_6\,
      O(0) => \Incrementer_i_reg[12]_i_1__0_n_7\,
      S(3) => \Incrementer_i[12]_i_2__0_n_0\,
      S(2) => \Incrementer_i[12]_i_3__0_n_0\,
      S(1) => \Incrementer_i[12]_i_4__0_n_0\,
      S(0) => \Incrementer_i[12]_i_5__0_n_0\
    );
\Incrementer_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1__0_n_6\,
      Q => Incrementer_i_reg(13),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1__0_n_5\,
      Q => Incrementer_i_reg(14),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1__0_n_4\,
      Q => Incrementer_i_reg(15),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1__0_n_7\,
      Q => Incrementer_i_reg(16),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[12]_i_1__0_n_0\,
      CO(3) => \Incrementer_i_reg[16]_i_1__0_n_0\,
      CO(2) => \Incrementer_i_reg[16]_i_1__0_n_1\,
      CO(1) => \Incrementer_i_reg[16]_i_1__0_n_2\,
      CO(0) => \Incrementer_i_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \Incrementer_i_reg[16]_i_1__0_n_4\,
      O(2) => \Incrementer_i_reg[16]_i_1__0_n_5\,
      O(1) => \Incrementer_i_reg[16]_i_1__0_n_6\,
      O(0) => \Incrementer_i_reg[16]_i_1__0_n_7\,
      S(3) => \Incrementer_i[16]_i_2__0_n_0\,
      S(2) => \Incrementer_i[16]_i_3__0_n_0\,
      S(1) => \Incrementer_i[16]_i_4__0_n_0\,
      S(0) => \Incrementer_i[16]_i_5__0_n_0\
    );
\Incrementer_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1__0_n_6\,
      Q => Incrementer_i_reg(17),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1__0_n_5\,
      Q => Incrementer_i_reg(18),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1__0_n_4\,
      Q => Incrementer_i_reg(19),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1__0_n_6\,
      Q => Incrementer_i_reg(1),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1__0_n_7\,
      Q => Incrementer_i_reg(20),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[16]_i_1__0_n_0\,
      CO(3) => \Incrementer_i_reg[20]_i_1__0_n_0\,
      CO(2) => \Incrementer_i_reg[20]_i_1__0_n_1\,
      CO(1) => \Incrementer_i_reg[20]_i_1__0_n_2\,
      CO(0) => \Incrementer_i_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \Incrementer_i_reg[20]_i_1__0_n_4\,
      O(2) => \Incrementer_i_reg[20]_i_1__0_n_5\,
      O(1) => \Incrementer_i_reg[20]_i_1__0_n_6\,
      O(0) => \Incrementer_i_reg[20]_i_1__0_n_7\,
      S(3) => \Incrementer_i[20]_i_2__0_n_0\,
      S(2) => \Incrementer_i[20]_i_3__0_n_0\,
      S(1) => \Incrementer_i[20]_i_4__0_n_0\,
      S(0) => \Incrementer_i[20]_i_5__0_n_0\
    );
\Incrementer_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1__0_n_6\,
      Q => Incrementer_i_reg(21),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1__0_n_5\,
      Q => Incrementer_i_reg(22),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1__0_n_4\,
      Q => Incrementer_i_reg(23),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1__0_n_7\,
      Q => Incrementer_i_reg(24),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[20]_i_1__0_n_0\,
      CO(3) => \Incrementer_i_reg[24]_i_1__0_n_0\,
      CO(2) => \Incrementer_i_reg[24]_i_1__0_n_1\,
      CO(1) => \Incrementer_i_reg[24]_i_1__0_n_2\,
      CO(0) => \Incrementer_i_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \Incrementer_i_reg[24]_i_1__0_n_4\,
      O(2) => \Incrementer_i_reg[24]_i_1__0_n_5\,
      O(1) => \Incrementer_i_reg[24]_i_1__0_n_6\,
      O(0) => \Incrementer_i_reg[24]_i_1__0_n_7\,
      S(3) => \Incrementer_i[24]_i_2__0_n_0\,
      S(2) => \Incrementer_i[24]_i_3__0_n_0\,
      S(1) => \Incrementer_i[24]_i_4__0_n_0\,
      S(0) => \Incrementer_i[24]_i_5__0_n_0\
    );
\Incrementer_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1__0_n_6\,
      Q => Incrementer_i_reg(25),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1__0_n_5\,
      Q => Incrementer_i_reg(26),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1__0_n_4\,
      Q => Incrementer_i_reg(27),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1__0_n_7\,
      Q => Incrementer_i_reg(28),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_Incrementer_i_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \Incrementer_i_reg[28]_i_1__0_n_1\,
      CO(1) => \Incrementer_i_reg[28]_i_1__0_n_2\,
      CO(0) => \Incrementer_i_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \in\(30 downto 28),
      O(3) => \Incrementer_i_reg[28]_i_1__0_n_4\,
      O(2) => \Incrementer_i_reg[28]_i_1__0_n_5\,
      O(1) => \Incrementer_i_reg[28]_i_1__0_n_6\,
      O(0) => \Incrementer_i_reg[28]_i_1__0_n_7\,
      S(3) => \Incrementer_i[28]_i_2__0_n_0\,
      S(2) => \Incrementer_i[28]_i_3__0_n_0\,
      S(1) => \Incrementer_i[28]_i_4__0_n_0\,
      S(0) => \Incrementer_i[28]_i_5__0_n_0\
    );
\Incrementer_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1__0_n_6\,
      Q => Incrementer_i_reg(29),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1__0_n_5\,
      Q => Incrementer_i_reg(2),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1__0_n_5\,
      Q => Incrementer_i_reg(30),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1__0_n_4\,
      Q => Incrementer_i_reg(31),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1__0_n_4\,
      Q => Incrementer_i_reg(3),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1__0_n_7\,
      Q => Incrementer_i_reg(4),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[0]_i_1__0_n_0\,
      CO(3) => \Incrementer_i_reg[4]_i_1__0_n_0\,
      CO(2) => \Incrementer_i_reg[4]_i_1__0_n_1\,
      CO(1) => \Incrementer_i_reg[4]_i_1__0_n_2\,
      CO(0) => \Incrementer_i_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \Incrementer_i_reg[4]_i_1__0_n_4\,
      O(2) => \Incrementer_i_reg[4]_i_1__0_n_5\,
      O(1) => \Incrementer_i_reg[4]_i_1__0_n_6\,
      O(0) => \Incrementer_i_reg[4]_i_1__0_n_7\,
      S(3) => \Incrementer_i[4]_i_2__0_n_0\,
      S(2) => \Incrementer_i[4]_i_3__0_n_0\,
      S(1) => \Incrementer_i[4]_i_4__0_n_0\,
      S(0) => \Incrementer_i[4]_i_5__0_n_0\
    );
\Incrementer_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1__0_n_6\,
      Q => Incrementer_i_reg(5),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1__0_n_5\,
      Q => Incrementer_i_reg(6),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1__0_n_4\,
      Q => Incrementer_i_reg(7),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1__0_n_7\,
      Q => Incrementer_i_reg(8),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[4]_i_1__0_n_0\,
      CO(3) => \Incrementer_i_reg[8]_i_1__0_n_0\,
      CO(2) => \Incrementer_i_reg[8]_i_1__0_n_1\,
      CO(1) => \Incrementer_i_reg[8]_i_1__0_n_2\,
      CO(0) => \Incrementer_i_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \Incrementer_i_reg[8]_i_1__0_n_4\,
      O(2) => \Incrementer_i_reg[8]_i_1__0_n_5\,
      O(1) => \Incrementer_i_reg[8]_i_1__0_n_6\,
      O(0) => \Incrementer_i_reg[8]_i_1__0_n_7\,
      S(3) => \Incrementer_i[8]_i_2__0_n_0\,
      S(2) => \Incrementer_i[8]_i_3__0_n_0\,
      S(1) => \Incrementer_i[8]_i_4__0_n_0\,
      S(0) => \Incrementer_i[8]_i_5__0_n_0\
    );
\Incrementer_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1__0_n_6\,
      Q => Incrementer_i_reg(9),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(0),
      Q => \Incrementer_reg[31]_0\(0),
      R => SR(0)
    );
\Incrementer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(10),
      Q => \Incrementer_reg[31]_0\(10),
      R => SR(0)
    );
\Incrementer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(11),
      Q => \Incrementer_reg[31]_0\(11),
      R => SR(0)
    );
\Incrementer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(12),
      Q => \Incrementer_reg[31]_0\(12),
      R => SR(0)
    );
\Incrementer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(13),
      Q => \Incrementer_reg[31]_0\(13),
      R => SR(0)
    );
\Incrementer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(14),
      Q => \Incrementer_reg[31]_0\(14),
      R => SR(0)
    );
\Incrementer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(15),
      Q => \Incrementer_reg[31]_0\(15),
      R => SR(0)
    );
\Incrementer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(16),
      Q => \Incrementer_reg[31]_0\(16),
      R => SR(0)
    );
\Incrementer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(17),
      Q => \Incrementer_reg[31]_0\(17),
      R => SR(0)
    );
\Incrementer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(18),
      Q => \Incrementer_reg[31]_0\(18),
      R => SR(0)
    );
\Incrementer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(19),
      Q => \Incrementer_reg[31]_0\(19),
      R => SR(0)
    );
\Incrementer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(1),
      Q => \Incrementer_reg[31]_0\(1),
      R => SR(0)
    );
\Incrementer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(20),
      Q => \Incrementer_reg[31]_0\(20),
      R => SR(0)
    );
\Incrementer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(21),
      Q => \Incrementer_reg[31]_0\(21),
      R => SR(0)
    );
\Incrementer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(22),
      Q => \Incrementer_reg[31]_0\(22),
      R => SR(0)
    );
\Incrementer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(23),
      Q => \Incrementer_reg[31]_0\(23),
      R => SR(0)
    );
\Incrementer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(24),
      Q => \Incrementer_reg[31]_0\(24),
      R => SR(0)
    );
\Incrementer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(25),
      Q => \Incrementer_reg[31]_0\(25),
      R => SR(0)
    );
\Incrementer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(26),
      Q => \Incrementer_reg[31]_0\(26),
      R => SR(0)
    );
\Incrementer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(27),
      Q => \Incrementer_reg[31]_0\(27),
      R => SR(0)
    );
\Incrementer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(28),
      Q => \Incrementer_reg[31]_0\(28),
      R => SR(0)
    );
\Incrementer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(29),
      Q => \Incrementer_reg[31]_0\(29),
      R => SR(0)
    );
\Incrementer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(2),
      Q => \Incrementer_reg[31]_0\(2),
      R => SR(0)
    );
\Incrementer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(30),
      Q => \Incrementer_reg[31]_0\(30),
      R => SR(0)
    );
\Incrementer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(31),
      Q => \Incrementer_reg[31]_0\(31),
      R => SR(0)
    );
\Incrementer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(3),
      Q => \Incrementer_reg[31]_0\(3),
      R => SR(0)
    );
\Incrementer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(4),
      Q => \Incrementer_reg[31]_0\(4),
      R => SR(0)
    );
\Incrementer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(5),
      Q => \Incrementer_reg[31]_0\(5),
      R => SR(0)
    );
\Incrementer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(6),
      Q => \Incrementer_reg[31]_0\(6),
      R => SR(0)
    );
\Incrementer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(7),
      Q => \Incrementer_reg[31]_0\(7),
      R => SR(0)
    );
\Incrementer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(8),
      Q => \Incrementer_reg[31]_0\(8),
      R => SR(0)
    );
\Incrementer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(9),
      Q => \Incrementer_reg[31]_0\(9),
      R => SR(0)
    );
Overflow_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Overflow,
      Q => Overflow_D1,
      R => SR(0)
    );
\incrementer_input_reg_val_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(0),
      Q => \in\(0),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(10),
      Q => \in\(10),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(11),
      Q => \in\(11),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(12),
      Q => \in\(12),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(13),
      Q => \in\(13),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(14),
      Q => \in\(14),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(15),
      Q => \in\(15),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(16),
      Q => \in\(16),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(17),
      Q => \in\(17),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(18),
      Q => \in\(18),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(19),
      Q => \in\(19),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(1),
      Q => \in\(1),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(20),
      Q => \in\(20),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(21),
      Q => \in\(21),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(22),
      Q => \in\(22),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(23),
      Q => \in\(23),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(24),
      Q => \in\(24),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(25),
      Q => \in\(25),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(26),
      Q => \in\(26),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(27),
      Q => \in\(27),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(28),
      Q => \in\(28),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(29),
      Q => \in\(29),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(2),
      Q => \in\(2),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(30),
      Q => \in\(30),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(31),
      Q => \in\(31),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(3),
      Q => \in\(3),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(4),
      Q => \in\(4),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(5),
      Q => \in\(5),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(6),
      Q => \in\(6),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(7),
      Q => \in\(7),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(8),
      Q => \in\(8),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(9),
      Q => \in\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_13 is
  port (
    Acc_OF_reg_0 : out STD_LOGIC;
    \Accum_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Incrementer_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \Accum_i_reg[32]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Accum_i_reg[0]_0\ : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Incr_by_1_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aresetn : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Incr_by_1_reg_i_2_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \incrementer_input_reg_val_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_13 : entity is "axi_perf_mon_v5_0_31_acc_n_incr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_13 is
  signal Acc_OF0 : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \Accum_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[32]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[32]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \^accum_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Accum_i_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal Incr_by_1 : STD_LOGIC;
  signal Incr_by_122_in : STD_LOGIC;
  signal Incr_by_1_i_10_n_0 : STD_LOGIC;
  signal Incr_by_1_i_11_n_0 : STD_LOGIC;
  signal Incr_by_1_i_12_n_0 : STD_LOGIC;
  signal Incr_by_1_i_1_n_0 : STD_LOGIC;
  signal Incr_by_1_i_22_n_0 : STD_LOGIC;
  signal Incr_by_1_i_23_n_0 : STD_LOGIC;
  signal Incr_by_1_i_24_n_0 : STD_LOGIC;
  signal Incr_by_1_i_25_n_0 : STD_LOGIC;
  signal Incr_by_1_i_26_n_0 : STD_LOGIC;
  signal Incr_by_1_i_27_n_0 : STD_LOGIC;
  signal Incr_by_1_i_28_n_0 : STD_LOGIC;
  signal Incr_by_1_i_29_n_0 : STD_LOGIC;
  signal Incr_by_1_i_5_n_0 : STD_LOGIC;
  signal Incr_by_1_i_6_n_0 : STD_LOGIC;
  signal Incr_by_1_i_7_n_0 : STD_LOGIC;
  signal Incr_by_1_i_8_n_0 : STD_LOGIC;
  signal Incr_by_1_i_9_n_0 : STD_LOGIC;
  signal Incr_by_1_reg_i_2_n_1 : STD_LOGIC;
  signal Incr_by_1_reg_i_2_n_2 : STD_LOGIC;
  signal Incr_by_1_reg_i_2_n_3 : STD_LOGIC;
  signal Incr_by_1_reg_i_4_n_0 : STD_LOGIC;
  signal Incr_by_1_reg_i_4_n_1 : STD_LOGIC;
  signal Incr_by_1_reg_i_4_n_2 : STD_LOGIC;
  signal Incr_by_1_reg_i_4_n_3 : STD_LOGIC;
  signal \Incrementer_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_5_n_0\ : STD_LOGIC;
  signal Incrementer_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Incrementer_i_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal Overflow : STD_LOGIC;
  signal Overflow_D1 : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i_reg[32]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Accum_i_reg[32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Incr_by_1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Incr_by_1_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incrementer_i_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of Incr_by_1_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of Incr_by_1_reg_i_4 : label is 11;
begin
  \Accum_i_reg[31]_0\(31 downto 0) <= \^accum_i_reg[31]_0\(31 downto 0);
Acc_OF_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Overflow,
      I1 => Overflow_D1,
      O => Acc_OF0
    );
Acc_OF_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Acc_OF0,
      Q => Acc_OF_reg_0,
      R => SR(0)
    );
\Accum_i[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(11),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(11),
      O => \Accum_i[11]_i_2_n_0\
    );
\Accum_i[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(10),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(10),
      O => \Accum_i[11]_i_3_n_0\
    );
\Accum_i[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(9),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(9),
      O => \Accum_i[11]_i_4_n_0\
    );
\Accum_i[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(8),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(8),
      O => \Accum_i[11]_i_5_n_0\
    );
\Accum_i[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(15),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(15),
      O => \Accum_i[15]_i_2_n_0\
    );
\Accum_i[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(14),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(14),
      O => \Accum_i[15]_i_3_n_0\
    );
\Accum_i[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(13),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(13),
      O => \Accum_i[15]_i_4_n_0\
    );
\Accum_i[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(12),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(12),
      O => \Accum_i[15]_i_5_n_0\
    );
\Accum_i[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(19),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(19),
      O => \Accum_i[19]_i_2_n_0\
    );
\Accum_i[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(18),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(18),
      O => \Accum_i[19]_i_3_n_0\
    );
\Accum_i[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(17),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(17),
      O => \Accum_i[19]_i_4_n_0\
    );
\Accum_i[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(16),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(16),
      O => \Accum_i[19]_i_5_n_0\
    );
\Accum_i[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(23),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(23),
      O => \Accum_i[23]_i_2_n_0\
    );
\Accum_i[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(22),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(22),
      O => \Accum_i[23]_i_3_n_0\
    );
\Accum_i[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(21),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(21),
      O => \Accum_i[23]_i_4_n_0\
    );
\Accum_i[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(20),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(20),
      O => \Accum_i[23]_i_5_n_0\
    );
\Accum_i[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(27),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(27),
      O => \Accum_i[27]_i_2_n_0\
    );
\Accum_i[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(26),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(26),
      O => \Accum_i[27]_i_3_n_0\
    );
\Accum_i[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(25),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(25),
      O => \Accum_i[27]_i_4_n_0\
    );
\Accum_i[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(24),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(24),
      O => \Accum_i[27]_i_5_n_0\
    );
\Accum_i[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(31),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(31),
      O => \Accum_i[31]_i_3_n_0\
    );
\Accum_i[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(30),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(30),
      O => \Accum_i[31]_i_4_n_0\
    );
\Accum_i[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(29),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(29),
      O => \Accum_i[31]_i_5_n_0\
    );
\Accum_i[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(28),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(28),
      O => \Accum_i[31]_i_6_n_0\
    );
\Accum_i[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C0"
    )
        port map (
      I0 => \Accum_i_reg[0]_0\,
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      O => \Accum_i[32]_i_2_n_0\
    );
\Accum_i[32]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \Accum_i_reg[0]_0\,
      I1 => Metrics_Cnt_En,
      I2 => Incr_by_1_reg_0,
      I3 => Overflow,
      O => \Accum_i[32]_i_4_n_0\
    );
\Accum_i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(3),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(3),
      O => \Accum_i[3]_i_2_n_0\
    );
\Accum_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(2),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(2),
      O => \Accum_i[3]_i_3_n_0\
    );
\Accum_i[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(1),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(1),
      O => \Accum_i[3]_i_4_n_0\
    );
\Accum_i[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(0),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(0),
      O => \Accum_i[3]_i_5_n_0\
    );
\Accum_i[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(7),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(7),
      O => \Accum_i[7]_i_2_n_0\
    );
\Accum_i[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(6),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(6),
      O => \Accum_i[7]_i_3_n_0\
    );
\Accum_i[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(5),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(5),
      O => \Accum_i[7]_i_4_n_0\
    );
\Accum_i[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^accum_i_reg[31]_0\(4),
      I1 => Incr_by_1_reg_0,
      I2 => Metrics_Cnt_En,
      I3 => \Accum_i_reg[0]_0\,
      I4 => Q(4),
      O => \Accum_i[7]_i_5_n_0\
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(0),
      Q => \^accum_i_reg[31]_0\(0),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(10),
      Q => \^accum_i_reg[31]_0\(10),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(11),
      Q => \^accum_i_reg[31]_0\(11),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[7]_i_1_n_0\,
      CO(3) => \Accum_i_reg[11]_i_1_n_0\,
      CO(2) => \Accum_i_reg[11]_i_1_n_1\,
      CO(1) => \Accum_i_reg[11]_i_1_n_2\,
      CO(0) => \Accum_i_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => Accum_i1_in(11 downto 8),
      S(3) => \Accum_i[11]_i_2_n_0\,
      S(2) => \Accum_i[11]_i_3_n_0\,
      S(1) => \Accum_i[11]_i_4_n_0\,
      S(0) => \Accum_i[11]_i_5_n_0\
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(12),
      Q => \^accum_i_reg[31]_0\(12),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(13),
      Q => \^accum_i_reg[31]_0\(13),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(14),
      Q => \^accum_i_reg[31]_0\(14),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(15),
      Q => \^accum_i_reg[31]_0\(15),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[11]_i_1_n_0\,
      CO(3) => \Accum_i_reg[15]_i_1_n_0\,
      CO(2) => \Accum_i_reg[15]_i_1_n_1\,
      CO(1) => \Accum_i_reg[15]_i_1_n_2\,
      CO(0) => \Accum_i_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => Accum_i1_in(15 downto 12),
      S(3) => \Accum_i[15]_i_2_n_0\,
      S(2) => \Accum_i[15]_i_3_n_0\,
      S(1) => \Accum_i[15]_i_4_n_0\,
      S(0) => \Accum_i[15]_i_5_n_0\
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(16),
      Q => \^accum_i_reg[31]_0\(16),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(17),
      Q => \^accum_i_reg[31]_0\(17),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(18),
      Q => \^accum_i_reg[31]_0\(18),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(19),
      Q => \^accum_i_reg[31]_0\(19),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[15]_i_1_n_0\,
      CO(3) => \Accum_i_reg[19]_i_1_n_0\,
      CO(2) => \Accum_i_reg[19]_i_1_n_1\,
      CO(1) => \Accum_i_reg[19]_i_1_n_2\,
      CO(0) => \Accum_i_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => Accum_i1_in(19 downto 16),
      S(3) => \Accum_i[19]_i_2_n_0\,
      S(2) => \Accum_i[19]_i_3_n_0\,
      S(1) => \Accum_i[19]_i_4_n_0\,
      S(0) => \Accum_i[19]_i_5_n_0\
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(1),
      Q => \^accum_i_reg[31]_0\(1),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(20),
      Q => \^accum_i_reg[31]_0\(20),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(21),
      Q => \^accum_i_reg[31]_0\(21),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(22),
      Q => \^accum_i_reg[31]_0\(22),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(23),
      Q => \^accum_i_reg[31]_0\(23),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[19]_i_1_n_0\,
      CO(3) => \Accum_i_reg[23]_i_1_n_0\,
      CO(2) => \Accum_i_reg[23]_i_1_n_1\,
      CO(1) => \Accum_i_reg[23]_i_1_n_2\,
      CO(0) => \Accum_i_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => Accum_i1_in(23 downto 20),
      S(3) => \Accum_i[23]_i_2_n_0\,
      S(2) => \Accum_i[23]_i_3_n_0\,
      S(1) => \Accum_i[23]_i_4_n_0\,
      S(0) => \Accum_i[23]_i_5_n_0\
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(24),
      Q => \^accum_i_reg[31]_0\(24),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(25),
      Q => \^accum_i_reg[31]_0\(25),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(26),
      Q => \^accum_i_reg[31]_0\(26),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(27),
      Q => \^accum_i_reg[31]_0\(27),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[23]_i_1_n_0\,
      CO(3) => \Accum_i_reg[27]_i_1_n_0\,
      CO(2) => \Accum_i_reg[27]_i_1_n_1\,
      CO(1) => \Accum_i_reg[27]_i_1_n_2\,
      CO(0) => \Accum_i_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => Accum_i1_in(27 downto 24),
      S(3) => \Accum_i[27]_i_2_n_0\,
      S(2) => \Accum_i[27]_i_3_n_0\,
      S(1) => \Accum_i[27]_i_4_n_0\,
      S(0) => \Accum_i[27]_i_5_n_0\
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(28),
      Q => \^accum_i_reg[31]_0\(28),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(29),
      Q => \^accum_i_reg[31]_0\(29),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(2),
      Q => \^accum_i_reg[31]_0\(2),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(30),
      Q => \^accum_i_reg[31]_0\(30),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(31),
      Q => \^accum_i_reg[31]_0\(31),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[27]_i_1_n_0\,
      CO(3) => \Accum_i_reg[31]_i_2_n_0\,
      CO(2) => \Accum_i_reg[31]_i_2_n_1\,
      CO(1) => \Accum_i_reg[31]_i_2_n_2\,
      CO(0) => \Accum_i_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(31 downto 28),
      O(3 downto 0) => Accum_i1_in(31 downto 28),
      S(3) => \Accum_i[31]_i_3_n_0\,
      S(2) => \Accum_i[31]_i_4_n_0\,
      S(1) => \Accum_i[31]_i_5_n_0\,
      S(0) => \Accum_i[31]_i_6_n_0\
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(32),
      Q => Overflow,
      R => \Accum_i_reg[32]_0\(1)
    );
\Accum_i_reg[32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[31]_i_2_n_0\,
      CO(3 downto 0) => \NLW_Accum_i_reg[32]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Accum_i_reg[32]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => Accum_i1_in(32),
      S(3 downto 1) => B"000",
      S(0) => \Accum_i[32]_i_4_n_0\
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(3),
      Q => \^accum_i_reg[31]_0\(3),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i_reg[3]_i_1_n_0\,
      CO(2) => \Accum_i_reg[3]_i_1_n_1\,
      CO(1) => \Accum_i_reg[3]_i_1_n_2\,
      CO(0) => \Accum_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => Accum_i1_in(3 downto 0),
      S(3) => \Accum_i[3]_i_2_n_0\,
      S(2) => \Accum_i[3]_i_3_n_0\,
      S(1) => \Accum_i[3]_i_4_n_0\,
      S(0) => \Accum_i[3]_i_5_n_0\
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(4),
      Q => \^accum_i_reg[31]_0\(4),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(5),
      Q => \^accum_i_reg[31]_0\(5),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(6),
      Q => \^accum_i_reg[31]_0\(6),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(7),
      Q => \^accum_i_reg[31]_0\(7),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[3]_i_1_n_0\,
      CO(3) => \Accum_i_reg[7]_i_1_n_0\,
      CO(2) => \Accum_i_reg[7]_i_1_n_1\,
      CO(1) => \Accum_i_reg[7]_i_1_n_2\,
      CO(0) => \Accum_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => Accum_i1_in(7 downto 4),
      S(3) => \Accum_i[7]_i_2_n_0\,
      S(2) => \Accum_i[7]_i_3_n_0\,
      S(1) => \Accum_i[7]_i_4_n_0\,
      S(0) => \Accum_i[7]_i_5_n_0\
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(8),
      Q => \^accum_i_reg[31]_0\(8),
      R => \Accum_i_reg[32]_0\(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_2_n_0\,
      D => Accum_i1_in(9),
      Q => \^accum_i_reg[31]_0\(9),
      R => \Accum_i_reg[32]_0\(0)
    );
Incr_by_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Incr_by_1_reg_0,
      I1 => Metrics_Cnt_En,
      I2 => core_aresetn,
      I3 => Incr_by_122_in,
      I4 => CO(0),
      O => Incr_by_1_i_1_n_0
    );
Incr_by_1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(12),
      I1 => Incr_by_1_reg_i_2_0(12),
      I2 => Q(13),
      I3 => Incr_by_1_reg_i_2_0(13),
      O => Incr_by_1_i_10_n_0
    );
Incr_by_1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(10),
      I1 => Incr_by_1_reg_i_2_0(10),
      I2 => Q(11),
      I3 => Incr_by_1_reg_i_2_0(11),
      O => Incr_by_1_i_11_n_0
    );
Incr_by_1_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(8),
      I1 => Incr_by_1_reg_i_2_0(8),
      I2 => Q(9),
      I3 => Incr_by_1_reg_i_2_0(9),
      O => Incr_by_1_i_12_n_0
    );
Incr_by_1_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(6),
      I1 => Incr_by_1_reg_i_2_0(6),
      I2 => Incr_by_1_reg_i_2_0(7),
      I3 => Q(7),
      O => Incr_by_1_i_22_n_0
    );
Incr_by_1_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(4),
      I1 => Incr_by_1_reg_i_2_0(4),
      I2 => Incr_by_1_reg_i_2_0(5),
      I3 => Q(5),
      O => Incr_by_1_i_23_n_0
    );
Incr_by_1_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(2),
      I1 => Incr_by_1_reg_i_2_0(2),
      I2 => Incr_by_1_reg_i_2_0(3),
      I3 => Q(3),
      O => Incr_by_1_i_24_n_0
    );
Incr_by_1_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(0),
      I1 => Incr_by_1_reg_i_2_0(0),
      I2 => Incr_by_1_reg_i_2_0(1),
      I3 => Q(1),
      O => Incr_by_1_i_25_n_0
    );
Incr_by_1_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(6),
      I1 => Incr_by_1_reg_i_2_0(6),
      I2 => Q(7),
      I3 => Incr_by_1_reg_i_2_0(7),
      O => Incr_by_1_i_26_n_0
    );
Incr_by_1_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(4),
      I1 => Incr_by_1_reg_i_2_0(4),
      I2 => Q(5),
      I3 => Incr_by_1_reg_i_2_0(5),
      O => Incr_by_1_i_27_n_0
    );
Incr_by_1_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(2),
      I1 => Incr_by_1_reg_i_2_0(2),
      I2 => Q(3),
      I3 => Incr_by_1_reg_i_2_0(3),
      O => Incr_by_1_i_28_n_0
    );
Incr_by_1_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(0),
      I1 => Incr_by_1_reg_i_2_0(0),
      I2 => Q(1),
      I3 => Incr_by_1_reg_i_2_0(1),
      O => Incr_by_1_i_29_n_0
    );
Incr_by_1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(14),
      I1 => Incr_by_1_reg_i_2_0(14),
      I2 => Incr_by_1_reg_i_2_0(15),
      I3 => Q(15),
      O => Incr_by_1_i_5_n_0
    );
Incr_by_1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(12),
      I1 => Incr_by_1_reg_i_2_0(12),
      I2 => Incr_by_1_reg_i_2_0(13),
      I3 => Q(13),
      O => Incr_by_1_i_6_n_0
    );
Incr_by_1_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(10),
      I1 => Incr_by_1_reg_i_2_0(10),
      I2 => Incr_by_1_reg_i_2_0(11),
      I3 => Q(11),
      O => Incr_by_1_i_7_n_0
    );
Incr_by_1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(8),
      I1 => Incr_by_1_reg_i_2_0(8),
      I2 => Incr_by_1_reg_i_2_0(9),
      I3 => Q(9),
      O => Incr_by_1_i_8_n_0
    );
Incr_by_1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(14),
      I1 => Incr_by_1_reg_i_2_0(14),
      I2 => Q(15),
      I3 => Incr_by_1_reg_i_2_0(15),
      O => Incr_by_1_i_9_n_0
    );
Incr_by_1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incr_by_1_i_1_n_0,
      Q => Incr_by_1,
      R => '0'
    );
Incr_by_1_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => Incr_by_1_reg_i_4_n_0,
      CO(3) => Incr_by_122_in,
      CO(2) => Incr_by_1_reg_i_2_n_1,
      CO(1) => Incr_by_1_reg_i_2_n_2,
      CO(0) => Incr_by_1_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => Incr_by_1_i_5_n_0,
      DI(2) => Incr_by_1_i_6_n_0,
      DI(1) => Incr_by_1_i_7_n_0,
      DI(0) => Incr_by_1_i_8_n_0,
      O(3 downto 0) => NLW_Incr_by_1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => Incr_by_1_i_9_n_0,
      S(2) => Incr_by_1_i_10_n_0,
      S(1) => Incr_by_1_i_11_n_0,
      S(0) => Incr_by_1_i_12_n_0
    );
Incr_by_1_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Incr_by_1_reg_i_4_n_0,
      CO(2) => Incr_by_1_reg_i_4_n_1,
      CO(1) => Incr_by_1_reg_i_4_n_2,
      CO(0) => Incr_by_1_reg_i_4_n_3,
      CYINIT => '1',
      DI(3) => Incr_by_1_i_22_n_0,
      DI(2) => Incr_by_1_i_23_n_0,
      DI(1) => Incr_by_1_i_24_n_0,
      DI(0) => Incr_by_1_i_25_n_0,
      O(3 downto 0) => NLW_Incr_by_1_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => Incr_by_1_i_26_n_0,
      S(2) => Incr_by_1_i_27_n_0,
      S(1) => Incr_by_1_i_28_n_0,
      S(0) => Incr_by_1_i_29_n_0
    );
\Incrementer_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(3),
      I1 => Incrementer_i_reg(3),
      O => \Incrementer_i[0]_i_2_n_0\
    );
\Incrementer_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(2),
      I1 => Incrementer_i_reg(2),
      O => \Incrementer_i[0]_i_3_n_0\
    );
\Incrementer_i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(1),
      I1 => Incrementer_i_reg(1),
      O => \Incrementer_i[0]_i_4_n_0\
    );
\Incrementer_i[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(0),
      I1 => Incrementer_i_reg(0),
      O => \Incrementer_i[0]_i_5_n_0\
    );
\Incrementer_i[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(15),
      I1 => Incrementer_i_reg(15),
      O => \Incrementer_i[12]_i_2_n_0\
    );
\Incrementer_i[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(14),
      I1 => Incrementer_i_reg(14),
      O => \Incrementer_i[12]_i_3_n_0\
    );
\Incrementer_i[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(13),
      I1 => Incrementer_i_reg(13),
      O => \Incrementer_i[12]_i_4_n_0\
    );
\Incrementer_i[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(12),
      I1 => Incrementer_i_reg(12),
      O => \Incrementer_i[12]_i_5_n_0\
    );
\Incrementer_i[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(19),
      I1 => Incrementer_i_reg(19),
      O => \Incrementer_i[16]_i_2_n_0\
    );
\Incrementer_i[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(18),
      I1 => Incrementer_i_reg(18),
      O => \Incrementer_i[16]_i_3_n_0\
    );
\Incrementer_i[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(17),
      I1 => Incrementer_i_reg(17),
      O => \Incrementer_i[16]_i_4_n_0\
    );
\Incrementer_i[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(16),
      I1 => Incrementer_i_reg(16),
      O => \Incrementer_i[16]_i_5_n_0\
    );
\Incrementer_i[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(23),
      I1 => Incrementer_i_reg(23),
      O => \Incrementer_i[20]_i_2_n_0\
    );
\Incrementer_i[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(22),
      I1 => Incrementer_i_reg(22),
      O => \Incrementer_i[20]_i_3_n_0\
    );
\Incrementer_i[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(21),
      I1 => Incrementer_i_reg(21),
      O => \Incrementer_i[20]_i_4_n_0\
    );
\Incrementer_i[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(20),
      I1 => Incrementer_i_reg(20),
      O => \Incrementer_i[20]_i_5_n_0\
    );
\Incrementer_i[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(27),
      I1 => Incrementer_i_reg(27),
      O => \Incrementer_i[24]_i_2_n_0\
    );
\Incrementer_i[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(26),
      I1 => Incrementer_i_reg(26),
      O => \Incrementer_i[24]_i_3_n_0\
    );
\Incrementer_i[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(25),
      I1 => Incrementer_i_reg(25),
      O => \Incrementer_i[24]_i_4_n_0\
    );
\Incrementer_i[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(24),
      I1 => Incrementer_i_reg(24),
      O => \Incrementer_i[24]_i_5_n_0\
    );
\Incrementer_i[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(31),
      I1 => Incrementer_i_reg(31),
      O => \Incrementer_i[28]_i_2_n_0\
    );
\Incrementer_i[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(30),
      I1 => Incrementer_i_reg(30),
      O => \Incrementer_i[28]_i_3_n_0\
    );
\Incrementer_i[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(29),
      I1 => Incrementer_i_reg(29),
      O => \Incrementer_i[28]_i_4_n_0\
    );
\Incrementer_i[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(28),
      I1 => Incrementer_i_reg(28),
      O => \Incrementer_i[28]_i_5_n_0\
    );
\Incrementer_i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => Incrementer_i_reg(7),
      O => \Incrementer_i[4]_i_2_n_0\
    );
\Incrementer_i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(6),
      I1 => Incrementer_i_reg(6),
      O => \Incrementer_i[4]_i_3_n_0\
    );
\Incrementer_i[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(5),
      I1 => Incrementer_i_reg(5),
      O => \Incrementer_i[4]_i_4_n_0\
    );
\Incrementer_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(4),
      I1 => Incrementer_i_reg(4),
      O => \Incrementer_i[4]_i_5_n_0\
    );
\Incrementer_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(11),
      I1 => Incrementer_i_reg(11),
      O => \Incrementer_i[8]_i_2_n_0\
    );
\Incrementer_i[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(10),
      I1 => Incrementer_i_reg(10),
      O => \Incrementer_i[8]_i_3_n_0\
    );
\Incrementer_i[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(9),
      I1 => Incrementer_i_reg(9),
      O => \Incrementer_i[8]_i_4_n_0\
    );
\Incrementer_i[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(8),
      I1 => Incrementer_i_reg(8),
      O => \Incrementer_i[8]_i_5_n_0\
    );
\Incrementer_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1_n_7\,
      Q => Incrementer_i_reg(0),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Incrementer_i_reg[0]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[0]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[0]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \Incrementer_i_reg[0]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[0]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[0]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[0]_i_1_n_7\,
      S(3) => \Incrementer_i[0]_i_2_n_0\,
      S(2) => \Incrementer_i[0]_i_3_n_0\,
      S(1) => \Incrementer_i[0]_i_4_n_0\,
      S(0) => \Incrementer_i[0]_i_5_n_0\
    );
\Incrementer_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1_n_5\,
      Q => Incrementer_i_reg(10),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1_n_4\,
      Q => Incrementer_i_reg(11),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1_n_7\,
      Q => Incrementer_i_reg(12),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[8]_i_1_n_0\,
      CO(3) => \Incrementer_i_reg[12]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[12]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[12]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \Incrementer_i_reg[12]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[12]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[12]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[12]_i_1_n_7\,
      S(3) => \Incrementer_i[12]_i_2_n_0\,
      S(2) => \Incrementer_i[12]_i_3_n_0\,
      S(1) => \Incrementer_i[12]_i_4_n_0\,
      S(0) => \Incrementer_i[12]_i_5_n_0\
    );
\Incrementer_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1_n_6\,
      Q => Incrementer_i_reg(13),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1_n_5\,
      Q => Incrementer_i_reg(14),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1_n_4\,
      Q => Incrementer_i_reg(15),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1_n_7\,
      Q => Incrementer_i_reg(16),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[12]_i_1_n_0\,
      CO(3) => \Incrementer_i_reg[16]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[16]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[16]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \Incrementer_i_reg[16]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[16]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[16]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[16]_i_1_n_7\,
      S(3) => \Incrementer_i[16]_i_2_n_0\,
      S(2) => \Incrementer_i[16]_i_3_n_0\,
      S(1) => \Incrementer_i[16]_i_4_n_0\,
      S(0) => \Incrementer_i[16]_i_5_n_0\
    );
\Incrementer_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1_n_6\,
      Q => Incrementer_i_reg(17),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1_n_5\,
      Q => Incrementer_i_reg(18),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1_n_4\,
      Q => Incrementer_i_reg(19),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1_n_6\,
      Q => Incrementer_i_reg(1),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1_n_7\,
      Q => Incrementer_i_reg(20),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[16]_i_1_n_0\,
      CO(3) => \Incrementer_i_reg[20]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[20]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[20]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \Incrementer_i_reg[20]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[20]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[20]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[20]_i_1_n_7\,
      S(3) => \Incrementer_i[20]_i_2_n_0\,
      S(2) => \Incrementer_i[20]_i_3_n_0\,
      S(1) => \Incrementer_i[20]_i_4_n_0\,
      S(0) => \Incrementer_i[20]_i_5_n_0\
    );
\Incrementer_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1_n_6\,
      Q => Incrementer_i_reg(21),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1_n_5\,
      Q => Incrementer_i_reg(22),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1_n_4\,
      Q => Incrementer_i_reg(23),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1_n_7\,
      Q => Incrementer_i_reg(24),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[20]_i_1_n_0\,
      CO(3) => \Incrementer_i_reg[24]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[24]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[24]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \Incrementer_i_reg[24]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[24]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[24]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[24]_i_1_n_7\,
      S(3) => \Incrementer_i[24]_i_2_n_0\,
      S(2) => \Incrementer_i[24]_i_3_n_0\,
      S(1) => \Incrementer_i[24]_i_4_n_0\,
      S(0) => \Incrementer_i[24]_i_5_n_0\
    );
\Incrementer_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1_n_6\,
      Q => Incrementer_i_reg(25),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1_n_5\,
      Q => Incrementer_i_reg(26),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1_n_4\,
      Q => Incrementer_i_reg(27),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1_n_7\,
      Q => Incrementer_i_reg(28),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[24]_i_1_n_0\,
      CO(3) => \NLW_Incrementer_i_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Incrementer_i_reg[28]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[28]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \in\(30 downto 28),
      O(3) => \Incrementer_i_reg[28]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[28]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[28]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[28]_i_1_n_7\,
      S(3) => \Incrementer_i[28]_i_2_n_0\,
      S(2) => \Incrementer_i[28]_i_3_n_0\,
      S(1) => \Incrementer_i[28]_i_4_n_0\,
      S(0) => \Incrementer_i[28]_i_5_n_0\
    );
\Incrementer_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1_n_6\,
      Q => Incrementer_i_reg(29),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1_n_5\,
      Q => Incrementer_i_reg(2),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1_n_5\,
      Q => Incrementer_i_reg(30),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1_n_4\,
      Q => Incrementer_i_reg(31),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1_n_4\,
      Q => Incrementer_i_reg(3),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1_n_7\,
      Q => Incrementer_i_reg(4),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[0]_i_1_n_0\,
      CO(3) => \Incrementer_i_reg[4]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[4]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[4]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \Incrementer_i_reg[4]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[4]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[4]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[4]_i_1_n_7\,
      S(3) => \Incrementer_i[4]_i_2_n_0\,
      S(2) => \Incrementer_i[4]_i_3_n_0\,
      S(1) => \Incrementer_i[4]_i_4_n_0\,
      S(0) => \Incrementer_i[4]_i_5_n_0\
    );
\Incrementer_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1_n_6\,
      Q => Incrementer_i_reg(5),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1_n_5\,
      Q => Incrementer_i_reg(6),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1_n_4\,
      Q => Incrementer_i_reg(7),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1_n_7\,
      Q => Incrementer_i_reg(8),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[4]_i_1_n_0\,
      CO(3) => \Incrementer_i_reg[8]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[8]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[8]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \Incrementer_i_reg[8]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[8]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[8]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[8]_i_1_n_7\,
      S(3) => \Incrementer_i[8]_i_2_n_0\,
      S(2) => \Incrementer_i[8]_i_3_n_0\,
      S(1) => \Incrementer_i[8]_i_4_n_0\,
      S(0) => \Incrementer_i[8]_i_5_n_0\
    );
\Incrementer_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1_n_6\,
      Q => Incrementer_i_reg(9),
      R => \Accum_i_reg[32]_0\(0)
    );
\Incrementer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(0),
      Q => \Incrementer_reg[31]_0\(0),
      R => SR(0)
    );
\Incrementer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(10),
      Q => \Incrementer_reg[31]_0\(10),
      R => SR(0)
    );
\Incrementer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(11),
      Q => \Incrementer_reg[31]_0\(11),
      R => SR(0)
    );
\Incrementer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(12),
      Q => \Incrementer_reg[31]_0\(12),
      R => SR(0)
    );
\Incrementer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(13),
      Q => \Incrementer_reg[31]_0\(13),
      R => SR(0)
    );
\Incrementer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(14),
      Q => \Incrementer_reg[31]_0\(14),
      R => SR(0)
    );
\Incrementer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(15),
      Q => \Incrementer_reg[31]_0\(15),
      R => SR(0)
    );
\Incrementer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(16),
      Q => \Incrementer_reg[31]_0\(16),
      R => SR(0)
    );
\Incrementer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(17),
      Q => \Incrementer_reg[31]_0\(17),
      R => SR(0)
    );
\Incrementer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(18),
      Q => \Incrementer_reg[31]_0\(18),
      R => SR(0)
    );
\Incrementer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(19),
      Q => \Incrementer_reg[31]_0\(19),
      R => SR(0)
    );
\Incrementer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(1),
      Q => \Incrementer_reg[31]_0\(1),
      R => SR(0)
    );
\Incrementer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(20),
      Q => \Incrementer_reg[31]_0\(20),
      R => SR(0)
    );
\Incrementer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(21),
      Q => \Incrementer_reg[31]_0\(21),
      R => SR(0)
    );
\Incrementer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(22),
      Q => \Incrementer_reg[31]_0\(22),
      R => SR(0)
    );
\Incrementer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(23),
      Q => \Incrementer_reg[31]_0\(23),
      R => SR(0)
    );
\Incrementer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(24),
      Q => \Incrementer_reg[31]_0\(24),
      R => SR(0)
    );
\Incrementer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(25),
      Q => \Incrementer_reg[31]_0\(25),
      R => SR(0)
    );
\Incrementer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(26),
      Q => \Incrementer_reg[31]_0\(26),
      R => SR(0)
    );
\Incrementer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(27),
      Q => \Incrementer_reg[31]_0\(27),
      R => SR(0)
    );
\Incrementer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(28),
      Q => \Incrementer_reg[31]_0\(28),
      R => SR(0)
    );
\Incrementer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(29),
      Q => \Incrementer_reg[31]_0\(29),
      R => SR(0)
    );
\Incrementer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(2),
      Q => \Incrementer_reg[31]_0\(2),
      R => SR(0)
    );
\Incrementer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(30),
      Q => \Incrementer_reg[31]_0\(30),
      R => SR(0)
    );
\Incrementer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(31),
      Q => \Incrementer_reg[31]_0\(31),
      R => SR(0)
    );
\Incrementer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(3),
      Q => \Incrementer_reg[31]_0\(3),
      R => SR(0)
    );
\Incrementer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(4),
      Q => \Incrementer_reg[31]_0\(4),
      R => SR(0)
    );
\Incrementer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(5),
      Q => \Incrementer_reg[31]_0\(5),
      R => SR(0)
    );
\Incrementer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(6),
      Q => \Incrementer_reg[31]_0\(6),
      R => SR(0)
    );
\Incrementer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(7),
      Q => \Incrementer_reg[31]_0\(7),
      R => SR(0)
    );
\Incrementer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(8),
      Q => \Incrementer_reg[31]_0\(8),
      R => SR(0)
    );
\Incrementer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(9),
      Q => \Incrementer_reg[31]_0\(9),
      R => SR(0)
    );
Overflow_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Overflow,
      Q => Overflow_D1,
      R => SR(0)
    );
\incrementer_input_reg_val_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(0),
      Q => \in\(0),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(10),
      Q => \in\(10),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(11),
      Q => \in\(11),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(12),
      Q => \in\(12),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(13),
      Q => \in\(13),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(14),
      Q => \in\(14),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(15),
      Q => \in\(15),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(16),
      Q => \in\(16),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(17),
      Q => \in\(17),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(18),
      Q => \in\(18),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(19),
      Q => \in\(19),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(1),
      Q => \in\(1),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(20),
      Q => \in\(20),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(21),
      Q => \in\(21),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(22),
      Q => \in\(22),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(23),
      Q => \in\(23),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(24),
      Q => \in\(24),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(25),
      Q => \in\(25),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(26),
      Q => \in\(26),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(27),
      Q => \in\(27),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(28),
      Q => \in\(28),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(29),
      Q => \in\(29),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(2),
      Q => \in\(2),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(30),
      Q => \in\(30),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(31),
      Q => \in\(31),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(3),
      Q => \in\(3),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(4),
      Q => \in\(4),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(5),
      Q => \in\(5),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(6),
      Q => \in\(6),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(7),
      Q => \in\(7),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(8),
      Q => \in\(8),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \incrementer_input_reg_val_i_reg[31]_0\(9),
      Q => \in\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_axi_interface is
  port (
    Bus2IP_RdCE : out STD_LOGIC;
    rvalid_reg_0 : out STD_LOGIC;
    arready_i_reg_0 : out STD_LOGIC;
    awready_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus2ip_addr_i_reg[3]_0\ : out STD_LOGIC;
    Intr_Reg_Set_Rd_En : out STD_LOGIC;
    \bus2ip_addr_i_reg[3]_1\ : out STD_LOGIC;
    \bus2ip_addr_i_reg[1]_0\ : out STD_LOGIC;
    \bus2ip_addr_i_reg[6]_0\ : out STD_LOGIC;
    \bus2ip_addr_i_reg[2]_0\ : out STD_LOGIC;
    \bus2ip_addr_i_reg[6]_1\ : out STD_LOGIC;
    Addr_3downto0_is_0x4 : out STD_LOGIC;
    \bus2ip_addr_i_reg[4]_0\ : out STD_LOGIC;
    \bus2ip_addr_i_reg[2]_1\ : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    Event_Log_Set_Rd_En : out STD_LOGIC;
    Addr_7downto4_is_0x0 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_in_d1_cdc_from_reg0 : out STD_LOGIC;
    Interval_Cnt_En0 : out STD_LOGIC;
    \bus2ip_addr_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Intr_Reg_ISR_Wr_En : out STD_LOGIC;
    \bus2ip_addr_i_reg[4]_2\ : out STD_LOGIC;
    Status_Reg_Set_Rd_En : out STD_LOGIC;
    \bus2ip_addr_i_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_25_in : out STD_LOGIC;
    Metric_Sel_Reg_0_Rd_En : out STD_LOGIC;
    Sel_Reg_Set_Rd_En : out STD_LOGIC;
    Global_Clk_Cnt_LSB_Rd_En : out STD_LOGIC;
    Global_Clk_Cnt_MSB_Rd_En : out STD_LOGIC;
    Global_Clk_Cnt_Set_Rd_En : out STD_LOGIC;
    Incr_Reg_Set_Rd_En : out STD_LOGIC;
    Metric_Cnt_Reg_Set_Rd_En : out STD_LOGIC;
    Enlog_Reg_Set_Rd_En : out STD_LOGIC;
    Rng_Reg_Set_Rd_En : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Samp_Incr_Reg_Set_Rd_En : out STD_LOGIC;
    Samp_Metric_Cnt_Reg_Set_Rd_En : out STD_LOGIC;
    Control_Set_Rd_En : out STD_LOGIC;
    Latency_ID_Rd_En : out STD_LOGIC;
    Latency_ID2_Rd_En : out STD_LOGIC;
    ID_Mask_Rd_En : out STD_LOGIC;
    ID2_Mask_Rd_En : out STD_LOGIC;
    \bus2ip_addr_i_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Control_Set_Wr_En : out STD_LOGIC;
    Addr_7downto4_is_0x1 : out STD_LOGIC;
    Addr_3downto0_is_0xC : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    rvalid_reg_1 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_axi_interface;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_axi_interface is
  signal \^addr_3downto0_is_0x4\ : STD_LOGIC;
  signal \^addr_7downto4_is_0x0\ : STD_LOGIC;
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^bus2ip_rdce\ : STD_LOGIC;
  signal Bus2IP_WrCE : STD_LOGIC;
  signal \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_2.Range_Reg_2_CDC[31]_i_2_n_0\ : STD_LOGIC;
  signal \^intr_reg_set_rd_en\ : STD_LOGIC;
  signal Lat_Event_Log_Set_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Lat_ID2_Mask_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Lat_Incr_Reg_Set_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Metrics_Cnt_En_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Sample_Interval_i_reg_CDC[31]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Interval_i_reg_CDC[31]_i_3_n_0\ : STD_LOGIC;
  signal arready_i0 : STD_LOGIC;
  signal arready_i_i_1_n_0 : STD_LOGIC;
  signal \^arready_i_reg_0\ : STD_LOGIC;
  signal awready_i_i_1_n_0 : STD_LOGIC;
  signal \^awready_i_reg_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \^bus2ip_addr_i_reg[2]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_i_reg[2]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_i_reg[4]_0\ : STD_LOGIC;
  signal bvalid_i_2_n_0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal rd_in_progress : STD_LOGIC;
  signal rd_in_progress_i_1_n_0 : STD_LOGIC;
  signal \^rvalid_reg_0\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal wr_req_pend : STD_LOGIC;
  signal wr_req_pend_addr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_req_pend_i_1_n_0 : STD_LOGIC;
  signal wr_req_pend_pulse : STD_LOGIC;
  signal write_req : STD_LOGIC;
  signal write_req_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \GEN_METRIC_1.Range_Reg_1_CDC[31]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \GEN_METRIC_2.Range_Reg_2_CDC[31]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \GEN_METRIC_2.Range_Reg_2_CDC[31]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of Global_Intr_En_i_2 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \IER[12]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of Lat_Addr_3downto0_is_0x4_i_1 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of Lat_Addr_3downto0_is_0x8_i_1 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of Lat_Addr_7downto4_is_0x0_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of Lat_Addr_7downto4_is_0x1_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of Lat_Addr_7downto4_is_0x2_i_1 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of Lat_Enlog_Reg_Set_Rd_En_i_1 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of Lat_Global_Clk_Cnt_MSB_Rd_En_i_3 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of Lat_Global_Clk_Cnt_Set_Rd_En_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of Lat_Incr_Reg_Set_Rd_En_i_1 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of Lat_Intr_Reg_GIE_Rd_En_i_1 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of Lat_Intr_Reg_IER_Rd_En_i_1 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of Lat_Intr_Reg_ISR_Rd_En_i_1 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of Lat_Intr_Reg_Set_Rd_En_i_1 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of Lat_Metric_Cnt_Reg_Set_Rd_En_i_1 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of Lat_Rng_Reg_Set_Rd_En_i_1 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of Lat_Samp_Incr_Reg_Set_Rd_En_i_1 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_1 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of Lat_Sample_Interval_Rd_En_i_1 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of Lat_Sel_Reg_Set_Rd_En_i_1 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of Lat_Status_Reg_Set_Rd_En_i_1 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Sample_Interval_i_reg_CDC[31]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Sample_Interval_i_reg_CDC[31]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of awready_i_i_2 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of bvalid_i_2 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of p_in_d1_cdc_from_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of rd_in_progress_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of write_req_i_1 : label is "soft_lutpair155";
begin
  Addr_3downto0_is_0x4 <= \^addr_3downto0_is_0x4\;
  Addr_7downto4_is_0x0 <= \^addr_7downto4_is_0x0\;
  Bus2IP_RdCE <= \^bus2ip_rdce\;
  Intr_Reg_Set_Rd_En <= \^intr_reg_set_rd_en\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  arready_i_reg_0 <= \^arready_i_reg_0\;
  awready_i_reg_0 <= \^awready_i_reg_0\;
  \bus2ip_addr_i_reg[2]_0\ <= \^bus2ip_addr_i_reg[2]_0\;
  \bus2ip_addr_i_reg[2]_1\ <= \^bus2ip_addr_i_reg[2]_1\;
  \bus2ip_addr_i_reg[4]_0\ <= \^bus2ip_addr_i_reg[4]_0\;
  rvalid_reg_0 <= \^rvalid_reg_0\;
  s_axi_bvalid <= \^s_axi_bvalid\;
\GEN_ISR_REG[0].ISR[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^bus2ip_addr_i_reg[2]_1\,
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \Sample_Interval_i_reg_CDC[31]_i_3_n_0\,
      O => Intr_Reg_ISR_Wr_En
    );
\GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \Sample_Interval_i_reg_CDC[31]_i_2_n_0\,
      O => \bus2ip_addr_i_reg[7]_0\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => Bus2IP_Addr(1),
      I1 => Bus2IP_Addr(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^addr_7downto4_is_0x0\,
      I5 => \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0\,
      O => \bus2ip_addr_i_reg[1]_1\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => Bus2IP_Addr(11),
      I1 => Bus2IP_Addr(10),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => Lat_Event_Log_Set_Rd_En_i_2_n_0,
      I5 => Bus2IP_WrCE,
      O => \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0\
    );
\GEN_METRIC_1.Range_Reg_1_CDC[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \GEN_METRIC_2.Range_Reg_2_CDC[31]_i_2_n_0\,
      O => \bus2ip_addr_i_reg[5]_0\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \GEN_METRIC_2.Range_Reg_2_CDC[31]_i_2_n_0\,
      O => \bus2ip_addr_i_reg[6]_3\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => Bus2IP_Addr(0),
      I3 => Bus2IP_Addr(1),
      I4 => \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0\,
      O => \GEN_METRIC_2.Range_Reg_2_CDC[31]_i_2_n_0\
    );
Global_Intr_En_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => \Sample_Interval_i_reg_CDC[31]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(3),
      O => \bus2ip_addr_i_reg[4]_2\
    );
\IER[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \Sample_Interval_i_reg_CDC[31]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(3),
      O => \bus2ip_addr_i_reg[4]_1\(0)
    );
\IP2Bus_Data_sampled_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => s_axi_rdata(0),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => s_axi_rdata(10),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => s_axi_rdata(11),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(12),
      Q => s_axi_rdata(12),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(13),
      Q => s_axi_rdata(13),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(14),
      Q => s_axi_rdata(14),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(15),
      Q => s_axi_rdata(15),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(16),
      Q => s_axi_rdata(16),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(17),
      Q => s_axi_rdata(17),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(18),
      Q => s_axi_rdata(18),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(19),
      Q => s_axi_rdata(19),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => s_axi_rdata(1),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(20),
      Q => s_axi_rdata(20),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(21),
      Q => s_axi_rdata(21),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(22),
      Q => s_axi_rdata(22),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(23),
      Q => s_axi_rdata(23),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(24),
      Q => s_axi_rdata(24),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(25),
      Q => s_axi_rdata(25),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(26),
      Q => s_axi_rdata(26),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(27),
      Q => s_axi_rdata(27),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(28),
      Q => s_axi_rdata(28),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(29),
      Q => s_axi_rdata(29),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => s_axi_rdata(2),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(30),
      Q => s_axi_rdata(30),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(31),
      Q => s_axi_rdata(31),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => s_axi_rdata(3),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => s_axi_rdata(4),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => s_axi_rdata(5),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => s_axi_rdata(6),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => s_axi_rdata(7),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => s_axi_rdata(8),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => s_axi_rdata(9),
      R => SR(0)
    );
Interval_Cnt_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \Sample_Interval_i_reg_CDC[31]_i_3_n_0\,
      I1 => \^bus2ip_addr_i_reg[2]_1\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => Interval_Cnt_En0
    );
Lat_Addr_3downto0_is_0x4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^q\(0),
      I1 => Bus2IP_Addr(0),
      I2 => Bus2IP_Addr(1),
      I3 => \^q\(1),
      O => \^addr_3downto0_is_0x4\
    );
Lat_Addr_3downto0_is_0x8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => Bus2IP_Addr(0),
      I3 => Bus2IP_Addr(1),
      O => \^bus2ip_addr_i_reg[2]_1\
    );
Lat_Addr_3downto0_is_0xC_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^q\(0),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(1),
      O => Addr_3downto0_is_0xC
    );
Lat_Addr_7downto4_is_0x0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \^addr_7downto4_is_0x0\
    );
Lat_Addr_7downto4_is_0x1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => Addr_7downto4_is_0x1
    );
Lat_Addr_7downto4_is_0x2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \^bus2ip_addr_i_reg[4]_0\
    );
Lat_Control_Set_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^bus2ip_addr_i_reg[2]_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => Lat_ID2_Mask_Rd_En_i_2_n_0,
      O => Control_Set_Rd_En
    );
Lat_Enlog_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(1),
      I4 => Lat_Incr_Reg_Set_Rd_En_i_2_n_0,
      O => Enlog_Reg_Set_Rd_En
    );
Lat_Event_Log_Set_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => Bus2IP_Addr(10),
      I3 => Bus2IP_Addr(11),
      I4 => \^addr_7downto4_is_0x0\,
      I5 => Lat_Event_Log_Set_Rd_En_i_2_n_0,
      O => Event_Log_Set_Rd_En
    );
Lat_Event_Log_Set_Rd_En_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(12),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      O => Lat_Event_Log_Set_Rd_En_i_2_n_0
    );
Lat_Global_Clk_Cnt_LSB_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0,
      I1 => \^addr_3downto0_is_0x4\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => Global_Clk_Cnt_LSB_Rd_En
    );
Lat_Global_Clk_Cnt_MSB_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0,
      I1 => \^bus2ip_addr_i_reg[2]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => Global_Clk_Cnt_MSB_Rd_En
    );
Lat_Global_Clk_Cnt_MSB_Rd_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^bus2ip_rdce\,
      I1 => Bus2IP_Addr(11),
      I2 => Bus2IP_Addr(10),
      I3 => \^q\(7),
      I4 => \^q\(6),
      I5 => Lat_Event_Log_Set_Rd_En_i_2_n_0,
      O => Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0
    );
Lat_Global_Clk_Cnt_MSB_Rd_En_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => Bus2IP_Addr(0),
      I2 => Bus2IP_Addr(1),
      I3 => \^q\(1),
      O => \^bus2ip_addr_i_reg[2]_0\
    );
Lat_Global_Clk_Cnt_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0,
      O => Global_Clk_Cnt_Set_Rd_En
    );
Lat_ID2_Mask_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^bus2ip_addr_i_reg[2]_0\,
      I5 => Lat_ID2_Mask_Rd_En_i_2_n_0,
      O => ID2_Mask_Rd_En
    );
Lat_ID2_Mask_Rd_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => \^bus2ip_rdce\,
      I1 => Lat_Event_Log_Set_Rd_En_i_2_n_0,
      I2 => \^q\(7),
      I3 => Bus2IP_Addr(10),
      I4 => Bus2IP_Addr(11),
      I5 => \^q\(6),
      O => Lat_ID2_Mask_Rd_En_i_2_n_0
    );
Lat_ID_Mask_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => Bus2IP_Addr(1),
      I1 => Bus2IP_Addr(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^addr_7downto4_is_0x0\,
      I5 => Lat_ID2_Mask_Rd_En_i_2_n_0,
      O => ID_Mask_Rd_En
    );
Lat_Incr_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(0),
      I4 => Lat_Incr_Reg_Set_Rd_En_i_2_n_0,
      O => Incr_Reg_Set_Rd_En
    );
Lat_Incr_Reg_Set_Rd_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => Bus2IP_Addr(11),
      I1 => Bus2IP_Addr(10),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => Lat_Event_Log_Set_Rd_En_i_2_n_0,
      I5 => \^bus2ip_rdce\,
      O => Lat_Incr_Reg_Set_Rd_En_i_2_n_0
    );
Lat_Intr_Reg_GIE_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(0),
      I4 => \^intr_reg_set_rd_en\,
      O => \bus2ip_addr_i_reg[3]_0\
    );
Lat_Intr_Reg_IER_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(0),
      I4 => \^intr_reg_set_rd_en\,
      O => \bus2ip_addr_i_reg[3]_1\
    );
Lat_Intr_Reg_ISR_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Bus2IP_Addr(1),
      I1 => Bus2IP_Addr(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^intr_reg_set_rd_en\,
      O => \bus2ip_addr_i_reg[1]_0\
    );
Lat_Intr_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(3),
      O => \^intr_reg_set_rd_en\
    );
Lat_Latency_ID2_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(0),
      I2 => Bus2IP_Addr(1),
      I3 => \^q\(0),
      I4 => \^addr_7downto4_is_0x0\,
      I5 => Lat_ID2_Mask_Rd_En_i_2_n_0,
      O => Latency_ID2_Rd_En
    );
Lat_Latency_ID_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^addr_3downto0_is_0x4\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => Lat_ID2_Mask_Rd_En_i_2_n_0,
      O => Latency_ID_Rd_En
    );
Lat_Metric_Cnt_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(0),
      I4 => Lat_Incr_Reg_Set_Rd_En_i_2_n_0,
      O => Metric_Cnt_Reg_Set_Rd_En
    );
Lat_Metric_Sel_Reg_0_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^addr_3downto0_is_0x4\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0,
      O => Metric_Sel_Reg_0_Rd_En
    );
Lat_Rng_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => Bus2IP_Addr(1),
      I1 => Bus2IP_Addr(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Lat_Incr_Reg_Set_Rd_En_i_2_n_0,
      O => Rng_Reg_Set_Rd_En
    );
Lat_Samp_Incr_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(0),
      I4 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0,
      O => Samp_Incr_Reg_Set_Rd_En
    );
Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(0),
      I4 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0,
      O => Samp_Metric_Cnt_Reg_Set_Rd_En
    );
Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^bus2ip_rdce\,
      I2 => Lat_Event_Log_Set_Rd_En_i_2_n_0,
      I3 => \^q\(7),
      I4 => Bus2IP_Addr(10),
      I5 => Bus2IP_Addr(11),
      O => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0
    );
Lat_Sample_Interval_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => p_25_in
    );
Lat_Sel_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0,
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => Sel_Reg_Set_Rd_En
    );
Lat_Status_Reg_FOC_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^bus2ip_addr_i_reg[2]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0,
      O => \bus2ip_addr_i_reg[6]_0\
    );
Lat_Status_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \^q\(4),
      O => Status_Reg_Set_Rd_En
    );
Lat_Status_Reg_WIF_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^addr_3downto0_is_0x4\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0,
      O => \bus2ip_addr_i_reg[6]_1\
    );
\Latency2_WID_CDC[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => Metrics_Cnt_En_i_2_n_0,
      I1 => \^q\(1),
      I2 => Bus2IP_Addr(0),
      I3 => Bus2IP_Addr(1),
      I4 => \^q\(0),
      I5 => \^addr_7downto4_is_0x0\,
      O => \bus2ip_addr_i_reg[3]_2\(0)
    );
\Latency_WID_CDC[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^addr_3downto0_is_0x4\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => Metrics_Cnt_En_i_2_n_0,
      O => \bus2ip_addr_i_reg[5]_1\(0)
    );
Metrics_Cnt_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^bus2ip_addr_i_reg[2]_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => Metrics_Cnt_En_i_2_n_0,
      O => Control_Set_Wr_En
    );
Metrics_Cnt_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Bus2IP_Addr(11),
      I1 => Bus2IP_Addr(10),
      I2 => \^q\(7),
      I3 => Lat_Event_Log_Set_Rd_En_i_2_n_0,
      I4 => \^q\(6),
      I5 => Bus2IP_WrCE,
      O => Metrics_Cnt_En_i_2_n_0
    );
Metrics_Cnt_En_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => write_req,
      O => Bus2IP_WrCE
    );
\Sample_Interval_i_reg_CDC[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \Sample_Interval_i_reg_CDC[31]_i_2_n_0\,
      O => \bus2ip_addr_i_reg[6]_2\(0)
    );
\Sample_Interval_i_reg_CDC[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \Sample_Interval_i_reg_CDC[31]_i_3_n_0\,
      I1 => \^q\(1),
      I2 => Bus2IP_Addr(1),
      I3 => Bus2IP_Addr(0),
      I4 => \^q\(0),
      O => \Sample_Interval_i_reg_CDC[31]_i_2_n_0\
    );
\Sample_Interval_i_reg_CDC[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => Bus2IP_Addr(11),
      I1 => Bus2IP_Addr(10),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => Lat_Event_Log_Set_Rd_En_i_2_n_0,
      I5 => Bus2IP_WrCE,
      O => \Sample_Interval_i_reg_CDC[31]_i_3_n_0\
    );
\Sample_Time_Diff_Reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^bus2ip_addr_i_reg[4]_0\,
      I1 => Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0,
      I2 => \^q\(0),
      I3 => Bus2IP_Addr(1),
      I4 => Bus2IP_Addr(0),
      I5 => \^q\(1),
      O => \bus2ip_addr_i_reg[2]_2\(0)
    );
\WID_Mask2_CDC[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => Metrics_Cnt_En_i_2_n_0,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^bus2ip_addr_i_reg[2]_0\,
      O => \bus2ip_addr_i_reg[6]_4\(0)
    );
\WID_Mask_CDC[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => Metrics_Cnt_En_i_2_n_0,
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^addr_7downto4_is_0x0\,
      O => \bus2ip_addr_i_reg[1]_2\(0)
    );
arready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => rd_in_progress,
      I1 => write_req,
      I2 => s_axi_awvalid,
      I3 => \^bus2ip_rdce\,
      I4 => s_axi_aresetn,
      I5 => arready_i0,
      O => arready_i_i_1_n_0
    );
arready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arready_i_i_1_n_0,
      Q => \^arready_i_reg_0\,
      R => '0'
    );
awready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_req,
      I1 => s_axi_arvalid,
      I2 => \^bus2ip_rdce\,
      I3 => \^rvalid_reg_0\,
      I4 => s_axi_aresetn,
      I5 => p_5_in,
      O => awready_i_i_1_n_0
    );
awready_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^awready_i_reg_0\,
      I1 => s_axi_awvalid,
      O => p_5_in
    );
awready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => awready_i_i_1_n_0,
      Q => \^awready_i_reg_0\,
      R => '0'
    );
\bus2ip_addr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(0),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(0),
      O => p_2_in(0)
    );
\bus2ip_addr_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(10),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(10),
      O => p_2_in(10)
    );
\bus2ip_addr_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(11),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(11),
      O => p_2_in(11)
    );
\bus2ip_addr_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(12),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(12),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(12),
      O => p_2_in(12)
    );
\bus2ip_addr_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(13),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(13),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(13),
      O => p_2_in(13)
    );
\bus2ip_addr_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(14),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(14),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(14),
      O => p_2_in(14)
    );
\bus2ip_addr_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^arready_i_reg_0\,
      I2 => wr_req_pend,
      I3 => \^awready_i_reg_0\,
      I4 => s_axi_awvalid,
      O => \bus2ip_addr_i[15]_i_1_n_0\
    );
\bus2ip_addr_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(15),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(15),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(15),
      O => p_2_in(15)
    );
\bus2ip_addr_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(1),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(1),
      O => p_2_in(1)
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(2),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(2),
      O => p_2_in(2)
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(3),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(3),
      O => p_2_in(3)
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(4),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(4),
      O => p_2_in(4)
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(5),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(5),
      O => p_2_in(5)
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(6),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(6),
      O => p_2_in(6)
    );
\bus2ip_addr_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(7),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(7),
      O => p_2_in(7)
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(8),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(8),
      O => p_2_in(8)
    );
\bus2ip_addr_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(9),
      I4 => p_5_in,
      I5 => wr_req_pend_addr(9),
      O => p_2_in(9)
    );
\bus2ip_addr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(0),
      Q => Bus2IP_Addr(0),
      R => SR(0)
    );
\bus2ip_addr_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(10),
      Q => Bus2IP_Addr(10),
      R => SR(0)
    );
\bus2ip_addr_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(11),
      Q => Bus2IP_Addr(11),
      R => SR(0)
    );
\bus2ip_addr_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(12),
      Q => Bus2IP_Addr(12),
      R => SR(0)
    );
\bus2ip_addr_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(13),
      Q => Bus2IP_Addr(13),
      R => SR(0)
    );
\bus2ip_addr_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(14),
      Q => Bus2IP_Addr(14),
      R => SR(0)
    );
\bus2ip_addr_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(15),
      Q => Bus2IP_Addr(15),
      R => SR(0)
    );
\bus2ip_addr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(1),
      Q => Bus2IP_Addr(1),
      R => SR(0)
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(2),
      Q => \^q\(0),
      R => SR(0)
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(3),
      Q => \^q\(1),
      R => SR(0)
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(4),
      Q => \^q\(2),
      R => SR(0)
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(5),
      Q => \^q\(3),
      R => SR(0)
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(6),
      Q => \^q\(4),
      R => SR(0)
    );
\bus2ip_addr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(7),
      Q => \^q\(5),
      R => SR(0)
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(8),
      Q => \^q\(6),
      R => SR(0)
    );
\bus2ip_addr_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(9),
      Q => \^q\(7),
      R => SR(0)
    );
bvalid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => write_req,
      I1 => \^bus2ip_rdce\,
      I2 => s_axi_wvalid,
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid\,
      O => bvalid_i_2_n_0
    );
bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bvalid_i_2_n_0,
      Q => \^s_axi_bvalid\,
      R => SR(0)
    );
p_in_d1_cdc_from_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^bus2ip_rdce\,
      I1 => \out\,
      O => p_in_d1_cdc_from_reg0
    );
rd_in_progress_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^bus2ip_rdce\,
      I1 => \^rvalid_reg_0\,
      I2 => s_axi_rready,
      I3 => rd_in_progress,
      O => rd_in_progress_i_1_n_0
    );
rd_in_progress_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_in_progress_i_1_n_0,
      Q => rd_in_progress,
      R => SR(0)
    );
read_req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^arready_i_reg_0\,
      I1 => s_axi_arvalid,
      O => arready_i0
    );
read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arready_i0,
      Q => \^bus2ip_rdce\,
      R => SR(0)
    );
rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rvalid_reg_1,
      Q => \^rvalid_reg_0\,
      R => SR(0)
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_req,
      I1 => \^bus2ip_rdce\,
      O => s_axi_wready
    );
\wr_req_pend_addr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^arready_i_reg_0\,
      I2 => s_axi_awvalid,
      I3 => \^awready_i_reg_0\,
      O => wr_req_pend_pulse
    );
\wr_req_pend_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(0),
      Q => wr_req_pend_addr(0),
      R => SR(0)
    );
\wr_req_pend_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(10),
      Q => wr_req_pend_addr(10),
      R => SR(0)
    );
\wr_req_pend_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(11),
      Q => wr_req_pend_addr(11),
      R => SR(0)
    );
\wr_req_pend_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(12),
      Q => wr_req_pend_addr(12),
      R => SR(0)
    );
\wr_req_pend_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(13),
      Q => wr_req_pend_addr(13),
      R => SR(0)
    );
\wr_req_pend_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(14),
      Q => wr_req_pend_addr(14),
      R => SR(0)
    );
\wr_req_pend_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(15),
      Q => wr_req_pend_addr(15),
      R => SR(0)
    );
\wr_req_pend_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(1),
      Q => wr_req_pend_addr(1),
      R => SR(0)
    );
\wr_req_pend_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(2),
      Q => wr_req_pend_addr(2),
      R => SR(0)
    );
\wr_req_pend_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(3),
      Q => wr_req_pend_addr(3),
      R => SR(0)
    );
\wr_req_pend_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(4),
      Q => wr_req_pend_addr(4),
      R => SR(0)
    );
\wr_req_pend_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(5),
      Q => wr_req_pend_addr(5),
      R => SR(0)
    );
\wr_req_pend_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(6),
      Q => wr_req_pend_addr(6),
      R => SR(0)
    );
\wr_req_pend_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(7),
      Q => wr_req_pend_addr(7),
      R => SR(0)
    );
\wr_req_pend_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(8),
      Q => wr_req_pend_addr(8),
      R => SR(0)
    );
\wr_req_pend_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(9),
      Q => wr_req_pend_addr(9),
      R => SR(0)
    );
wr_req_pend_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \^awready_i_reg_0\,
      I1 => s_axi_awvalid,
      I2 => \^arready_i_reg_0\,
      I3 => s_axi_arvalid,
      I4 => \^bus2ip_rdce\,
      I5 => wr_req_pend,
      O => wr_req_pend_i_1_n_0
    );
wr_req_pend_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_req_pend_i_1_n_0,
      Q => wr_req_pend,
      R => SR(0)
    );
write_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^awready_i_reg_0\,
      I2 => write_req,
      I3 => s_axi_wvalid,
      O => write_req_i_1_n_0
    );
write_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => write_req_i_1_n_0,
      Q => write_req,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Ext_Trig_Metric_en_reg : out STD_LOGIC;
    Ext_Trig_Metric_en_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Use_Ext_Trigger : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d1_cdc_to_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    core_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync is
  signal \Ext_Trig_Metric_en_i_2__0_n_0\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
begin
  D(1 downto 0) <= s_level_out_bus_d4(1 downto 0);
\Ext_Trig_Metric_en_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg_0,
      I1 => s_level_out_bus_d4(0),
      I2 => Q(0),
      I3 => \Ext_Trig_Metric_en_i_2__0_n_0\,
      O => Ext_Trig_Metric_en_reg
    );
\Ext_Trig_Metric_en_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => Use_Ext_Trigger,
      I1 => rst_int_n,
      I2 => Q(1),
      I3 => s_level_out_bus_d4(1),
      O => \Ext_Trig_Metric_en_i_2__0_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[1]_0\(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[1]_0\(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Ext_Trig_Metric_en_reg : out STD_LOGIC;
    Ext_Trig_Metric_en_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Use_Ext_Trigger : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d1_cdc_to_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync_45 : entity is "axi_perf_mon_v5_0_31_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync_45 is
  signal Ext_Trig_Metric_en_i_2_n_0 : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
begin
  D(1 downto 0) <= s_level_out_bus_d4(1 downto 0);
Ext_Trig_Metric_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg_0,
      I1 => s_level_out_bus_d4(0),
      I2 => Q(0),
      I3 => Ext_Trig_Metric_en_i_2_n_0,
      O => Ext_Trig_Metric_en_reg
    );
Ext_Trig_Metric_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => Use_Ext_Trigger,
      I1 => rst_int_n,
      I2 => Q(1),
      I3 => s_level_out_bus_d4(1),
      O => Ext_Trig_Metric_en_i_2_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[1]_0\(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[1]_0\(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    s_out_d4_reg_0 : out STD_LOGIC;
    s_out_d5_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_in_d1_cdc_from_reg0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_out_d7_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    s_out_re : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0\ : entity is "axi_perf_mon_v5_0_31_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  E(0) <= scndry_out_int_d1;
  \out\ <= p_in_d1_cdc_from;
  s_out_d4_reg_0 <= s_out_d4;
  s_out_d5_reg_0 <= s_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from_reg0,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => s_out_d7_reg_0(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => s_out_d7_reg_0(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => s_out_d7_reg_0(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => s_out_d7_reg_0(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => s_out_d7_reg_0(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => s_out_d7_reg_0(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => s_out_d7_reg_0(0)
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => s_out_d7_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0_5\ is
  port (
    p_in_d1_cdc_from_reg_0 : out STD_LOGIC;
    s_out_d4_reg_0 : out STD_LOGIC;
    s_out_d5_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \Latency_WID_CDC_reg[8]\ : out STD_LOGIC;
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[1]\ : out STD_LOGIC;
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[0]\ : out STD_LOGIC;
    p_1_in_0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Lat_Addr_3downto0_is_0x8_reg : out STD_LOGIC;
    Lat_Global_Clk_Cnt_MSB_Rd_En_reg : out STD_LOGIC;
    p_in_d1_cdc_from_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_in_d1_cdc_from_reg0_15 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_out_re_16 : in STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Lat_Status_Reg_WIF_Rd_En : in STD_LOGIC;
    Lat_Status_Reg_FOC_Rd_En : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Intr_Reg_ISR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \IP2Bus_Data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[0]_i_6_0\ : in STD_LOGIC;
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Metrics_Cnt_Reset : in STD_LOGIC;
    \IP2Bus_Data_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC;
    Wr_Lat_End : in STD_LOGIC;
    \IP2Bus_Data_reg[6]\ : in STD_LOGIC;
    Rd_Lat_End : in STD_LOGIC;
    Global_Clk_Cnt_En_sync : in STD_LOGIC;
    \IP2Bus_Data_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Global_Clk_Cnt_Reset_sync : in STD_LOGIC;
    \IP2Bus_Data_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[15]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data_reg[31]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[31]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[31]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Lat_Intr_Reg_GIE_Rd_En : in STD_LOGIC;
    Global_Intr_En : in STD_LOGIC;
    \IP2Bus_Data_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[31]_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[31]_6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[31]_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Lat_Intr_Reg_IER_Rd_En : in STD_LOGIC;
    Lat_Intr_Reg_ISR_Rd_En : in STD_LOGIC;
    \IP2Bus_Data[24]_i_4_0\ : in STD_LOGIC;
    Lat_Event_Log_Set_Rd_En : in STD_LOGIC;
    Lat_Enlog_Reg_Set_Rd_En : in STD_LOGIC;
    Lat_Addr_7downto4_is_0x0 : in STD_LOGIC;
    Lat_Addr_7downto4_is_0x1 : in STD_LOGIC;
    Lat_Addr_7downto4_is_0x2 : in STD_LOGIC;
    Lat_Rng_Reg_Set_Rd_En : in STD_LOGIC;
    Lat_Addr_3downto0_is_0xC : in STD_LOGIC;
    Lat_Metric_Sel_Reg_0_Rd_En : in STD_LOGIC;
    Lat_Addr_3downto0_is_0x8 : in STD_LOGIC;
    Lat_Global_Clk_Cnt_MSB_Rd_En : in STD_LOGIC;
    Lat_Global_Clk_Cnt_LSB_Rd_En : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Reset_On_Sample_Int_Lapse_sync : in STD_LOGIC;
    Lat_Addr_3downto0_is_0x4 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_6_1\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_6_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0_5\ : entity is "axi_perf_mon_v5_0_31_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0_5\ is
  signal \IP2Bus_Data[0]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_7_n_0\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \IP2Bus_Data[23]_i_11\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \IP2Bus_Data[23]_i_14\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \IP2Bus_Data[23]_i_15\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \IP2Bus_Data[23]_i_16\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \IP2Bus_Data[23]_i_17\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \IP2Bus_Data[23]_i_9\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_10\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_11\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_12\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_16\ : label is "soft_lutpair297";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  \out\ <= scndry_out_int_d1;
  p_in_d1_cdc_from_reg_0 <= p_in_d1_cdc_from;
  s_out_d4_reg_0 <= s_out_d4;
  s_out_d5_reg_0 <= s_out_d5;
\IP2Bus_Data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_2_n_0\,
      I1 => \IP2Bus_Data[0]_i_3_n_0\,
      I2 => \IP2Bus_Data[0]_i_4_n_0\,
      I3 => \IP2Bus_Data[0]_i_5_n_0\,
      I4 => \IP2Bus_Data[0]_i_6_n_0\,
      I5 => \IP2Bus_Data[8]_i_7_n_0\,
      O => \GEN_METRIC_2.Range_Reg_2_CDC_reg[0]\
    );
\IP2Bus_Data[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_11_n_0\,
      I1 => \IP2Bus_Data_reg[15]\(0),
      I2 => \IP2Bus_Data[17]_i_7_n_0\,
      I3 => \IP2Bus_Data[0]_i_6_0\,
      I4 => \IP2Bus_Data_reg[7]\(0),
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[0]_i_10_n_0\
    );
\IP2Bus_Data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_14_n_0\,
      I1 => Q(0),
      I2 => \IP2Bus_Data[23]_i_15_n_0\,
      I3 => \IP2Bus_Data_reg[31]_6\(0),
      I4 => \IP2Bus_Data_reg[31]_5\(0),
      I5 => \IP2Bus_Data[23]_i_16_n_0\,
      O => \IP2Bus_Data[0]_i_2_n_0\
    );
\IP2Bus_Data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_7_n_0\,
      I1 => Lat_Intr_Reg_GIE_Rd_En,
      I2 => Global_Intr_En,
      I3 => \IP2Bus_Data[0]_i_8_n_0\,
      I4 => \IP2Bus_Data[23]_i_12_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(0),
      O => \IP2Bus_Data[0]_i_3_n_0\
    );
\IP2Bus_Data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_13_n_0\,
      I1 => D(0),
      I2 => \IP2Bus_Data[5]_i_8_n_0\,
      I3 => Intr_Reg_ISR(0),
      I4 => \IP2Bus_Data_reg[12]\(0),
      I5 => \IP2Bus_Data[12]_i_8_n_0\,
      O => \IP2Bus_Data[0]_i_4_n_0\
    );
\IP2Bus_Data[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(9),
      I1 => scndry_out_int_d1,
      I2 => \IP2Bus_Data_reg[31]_0\(0),
      O => \IP2Bus_Data[0]_i_5_n_0\
    );
\IP2Bus_Data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(0),
      I2 => \IP2Bus_Data[0]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[31]_1\(0),
      I4 => \IP2Bus_Data[31]_i_13_n_0\,
      I5 => \IP2Bus_Data[0]_i_10_n_0\,
      O => \IP2Bus_Data[0]_i_6_n_0\
    );
\IP2Bus_Data[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[15]_3\(0),
      I2 => \IP2Bus_Data[23]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[15]_1\(0),
      I4 => \IP2Bus_Data_reg[15]_0\(0),
      I5 => \IP2Bus_Data[23]_i_10_n_0\,
      O => \IP2Bus_Data[0]_i_7_n_0\
    );
\IP2Bus_Data[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(3),
      I4 => \IP2Bus_Data[31]_i_21_n_0\,
      I5 => sel0(2),
      O => \IP2Bus_Data[0]_i_8_n_0\
    );
\IP2Bus_Data[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0x8,
      I1 => sel0(8),
      I2 => scndry_out_int_d1,
      I3 => sel0(9),
      I4 => Lat_Addr_3downto0_is_0x4,
      I5 => \IP2Bus_Data[0]_i_6_1\,
      O => \IP2Bus_Data[0]_i_9_n_0\
    );
\IP2Bus_Data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_2_n_0\,
      I1 => \IP2Bus_Data[10]_i_3_n_0\,
      I2 => \IP2Bus_Data[10]_i_4_n_0\,
      I3 => \IP2Bus_Data[10]_i_5_n_0\,
      I4 => \IP2Bus_Data[10]_i_6_n_0\,
      I5 => \IP2Bus_Data[10]_i_7_n_0\,
      O => p_1_in_0(7)
    );
\IP2Bus_Data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[15]_3\(10),
      I2 => \IP2Bus_Data[23]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[15]_1\(10),
      I4 => \IP2Bus_Data_reg[15]_0\(10),
      I5 => \IP2Bus_Data[23]_i_10_n_0\,
      O => \IP2Bus_Data[10]_i_2_n_0\
    );
\IP2Bus_Data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_11_n_0\,
      I1 => \IP2Bus_Data_reg[15]\(10),
      I2 => \IP2Bus_Data[31]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[15]_2\(2),
      I4 => \IP2Bus_Data_reg[31]_1\(10),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[10]_i_3_n_0\
    );
\IP2Bus_Data[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0x4,
      I1 => sel0(9),
      I2 => scndry_out_int_d1,
      I3 => sel0(8),
      I4 => \IP2Bus_Data_reg[31]\(10),
      O => \IP2Bus_Data[10]_i_4_n_0\
    );
\IP2Bus_Data[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(10),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(10),
      I4 => \IP2Bus_Data_reg[12]\(9),
      I5 => \IP2Bus_Data[12]_i_8_n_0\,
      O => \IP2Bus_Data[10]_i_5_n_0\
    );
\IP2Bus_Data[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(9),
      I1 => scndry_out_int_d1,
      I2 => \IP2Bus_Data_reg[31]_0\(10),
      O => \IP2Bus_Data[10]_i_6_n_0\
    );
\IP2Bus_Data[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_14_n_0\,
      I1 => Q(10),
      I2 => \IP2Bus_Data[23]_i_15_n_0\,
      I3 => \IP2Bus_Data_reg[31]_6\(10),
      I4 => \IP2Bus_Data_reg[31]_5\(10),
      I5 => \IP2Bus_Data[23]_i_16_n_0\,
      O => \IP2Bus_Data[10]_i_7_n_0\
    );
\IP2Bus_Data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_2_n_0\,
      I1 => \IP2Bus_Data[11]_i_3_n_0\,
      I2 => \IP2Bus_Data[11]_i_4_n_0\,
      I3 => \IP2Bus_Data[11]_i_5_n_0\,
      I4 => \IP2Bus_Data[11]_i_6_n_0\,
      I5 => \IP2Bus_Data[11]_i_7_n_0\,
      O => p_1_in_0(8)
    );
\IP2Bus_Data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[15]_3\(11),
      I2 => \IP2Bus_Data[23]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[15]_1\(11),
      I4 => \IP2Bus_Data_reg[15]_0\(11),
      I5 => \IP2Bus_Data[23]_i_10_n_0\,
      O => \IP2Bus_Data[11]_i_2_n_0\
    );
\IP2Bus_Data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_11_n_0\,
      I1 => \IP2Bus_Data_reg[15]\(11),
      I2 => \IP2Bus_Data[31]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[15]_2\(3),
      I4 => \IP2Bus_Data_reg[31]_1\(11),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[11]_i_3_n_0\
    );
\IP2Bus_Data[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0x4,
      I1 => sel0(9),
      I2 => scndry_out_int_d1,
      I3 => sel0(8),
      I4 => \IP2Bus_Data_reg[31]\(11),
      O => \IP2Bus_Data[11]_i_4_n_0\
    );
\IP2Bus_Data[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(11),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(11),
      I4 => \IP2Bus_Data_reg[12]\(10),
      I5 => \IP2Bus_Data[12]_i_8_n_0\,
      O => \IP2Bus_Data[11]_i_5_n_0\
    );
\IP2Bus_Data[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(9),
      I1 => scndry_out_int_d1,
      I2 => \IP2Bus_Data_reg[31]_0\(11),
      O => \IP2Bus_Data[11]_i_6_n_0\
    );
\IP2Bus_Data[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_14_n_0\,
      I1 => Q(11),
      I2 => \IP2Bus_Data[23]_i_15_n_0\,
      I3 => \IP2Bus_Data_reg[31]_6\(11),
      I4 => \IP2Bus_Data_reg[31]_5\(11),
      I5 => \IP2Bus_Data[23]_i_16_n_0\,
      O => \IP2Bus_Data[11]_i_7_n_0\
    );
\IP2Bus_Data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_2_n_0\,
      I1 => \IP2Bus_Data[12]_i_3_n_0\,
      I2 => \IP2Bus_Data[12]_i_4_n_0\,
      I3 => \IP2Bus_Data[12]_i_5_n_0\,
      I4 => \IP2Bus_Data[12]_i_6_n_0\,
      I5 => \IP2Bus_Data[12]_i_7_n_0\,
      O => p_1_in_0(9)
    );
\IP2Bus_Data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[15]_3\(12),
      I2 => \IP2Bus_Data[23]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[15]_1\(12),
      I4 => \IP2Bus_Data_reg[15]_0\(12),
      I5 => \IP2Bus_Data[23]_i_10_n_0\,
      O => \IP2Bus_Data[12]_i_2_n_0\
    );
\IP2Bus_Data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_11_n_0\,
      I1 => \IP2Bus_Data_reg[15]\(12),
      I2 => \IP2Bus_Data[31]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[15]_2\(4),
      I4 => \IP2Bus_Data_reg[31]_1\(12),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[12]_i_3_n_0\
    );
\IP2Bus_Data[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0x4,
      I1 => sel0(9),
      I2 => scndry_out_int_d1,
      I3 => sel0(8),
      I4 => \IP2Bus_Data_reg[31]\(12),
      O => \IP2Bus_Data[12]_i_4_n_0\
    );
\IP2Bus_Data[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(12),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(12),
      I4 => \IP2Bus_Data_reg[12]\(11),
      I5 => \IP2Bus_Data[12]_i_8_n_0\,
      O => \IP2Bus_Data[12]_i_5_n_0\
    );
\IP2Bus_Data[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(9),
      I1 => scndry_out_int_d1,
      I2 => \IP2Bus_Data_reg[31]_0\(12),
      O => \IP2Bus_Data[12]_i_6_n_0\
    );
\IP2Bus_Data[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_14_n_0\,
      I1 => Q(12),
      I2 => \IP2Bus_Data[23]_i_15_n_0\,
      I3 => \IP2Bus_Data_reg[31]_6\(12),
      I4 => \IP2Bus_Data_reg[31]_5\(12),
      I5 => \IP2Bus_Data[23]_i_16_n_0\,
      O => \IP2Bus_Data[12]_i_7_n_0\
    );
\IP2Bus_Data[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Lat_Intr_Reg_GIE_Rd_En,
      I1 => sel0(7),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \IP2Bus_Data[31]_i_23_n_0\,
      I5 => Lat_Intr_Reg_IER_Rd_En,
      O => \IP2Bus_Data[12]_i_8_n_0\
    );
\IP2Bus_Data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => \IP2Bus_Data_reg[31]_0\(13),
      I2 => \IP2Bus_Data[13]_i_2_n_0\,
      I3 => \IP2Bus_Data[13]_i_3_n_0\,
      I4 => \IP2Bus_Data[13]_i_4_n_0\,
      I5 => \IP2Bus_Data[13]_i_5_n_0\,
      O => p_1_in_0(10)
    );
\IP2Bus_Data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[15]_1\(13),
      I2 => \IP2Bus_Data[23]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[15]_0\(13),
      I4 => \IP2Bus_Data_reg[15]\(13),
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[13]_i_2_n_0\
    );
\IP2Bus_Data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(13),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(13),
      I4 => Q(13),
      I5 => \IP2Bus_Data[23]_i_14_n_0\,
      O => \IP2Bus_Data[13]_i_3_n_0\
    );
\IP2Bus_Data[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_15_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(13),
      I2 => \IP2Bus_Data[23]_i_16_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(13),
      I4 => \IP2Bus_Data_reg[15]_3\(13),
      I5 => \IP2Bus_Data[23]_i_17_n_0\,
      O => \IP2Bus_Data[13]_i_4_n_0\
    );
\IP2Bus_Data[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[15]_2\(5),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(13),
      I4 => \IP2Bus_Data_reg[31]_1\(13),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[13]_i_5_n_0\
    );
\IP2Bus_Data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => \IP2Bus_Data_reg[31]_0\(14),
      I2 => \IP2Bus_Data[14]_i_2_n_0\,
      I3 => \IP2Bus_Data[14]_i_3_n_0\,
      I4 => \IP2Bus_Data[14]_i_4_n_0\,
      I5 => \IP2Bus_Data[14]_i_5_n_0\,
      O => p_1_in_0(11)
    );
\IP2Bus_Data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[15]_1\(14),
      I2 => \IP2Bus_Data[23]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[15]_0\(14),
      I4 => \IP2Bus_Data_reg[15]\(14),
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[14]_i_2_n_0\
    );
\IP2Bus_Data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(14),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(14),
      I4 => Q(14),
      I5 => \IP2Bus_Data[23]_i_14_n_0\,
      O => \IP2Bus_Data[14]_i_3_n_0\
    );
\IP2Bus_Data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_15_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(14),
      I2 => \IP2Bus_Data[23]_i_16_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(14),
      I4 => \IP2Bus_Data_reg[15]_3\(14),
      I5 => \IP2Bus_Data[23]_i_17_n_0\,
      O => \IP2Bus_Data[14]_i_4_n_0\
    );
\IP2Bus_Data[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[15]_2\(6),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(14),
      I4 => \IP2Bus_Data_reg[31]_1\(14),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[14]_i_5_n_0\
    );
\IP2Bus_Data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => \IP2Bus_Data_reg[31]_0\(15),
      I2 => \IP2Bus_Data[15]_i_2_n_0\,
      I3 => \IP2Bus_Data[15]_i_3_n_0\,
      I4 => \IP2Bus_Data[15]_i_4_n_0\,
      I5 => \IP2Bus_Data[15]_i_5_n_0\,
      O => p_1_in_0(12)
    );
\IP2Bus_Data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[15]_1\(15),
      I2 => \IP2Bus_Data[23]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[15]_0\(15),
      I4 => \IP2Bus_Data_reg[15]\(15),
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[15]_i_2_n_0\
    );
\IP2Bus_Data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(15),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(15),
      I4 => Q(15),
      I5 => \IP2Bus_Data[23]_i_14_n_0\,
      O => \IP2Bus_Data[15]_i_3_n_0\
    );
\IP2Bus_Data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_15_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(15),
      I2 => \IP2Bus_Data[23]_i_16_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(15),
      I4 => \IP2Bus_Data_reg[15]_3\(15),
      I5 => \IP2Bus_Data[23]_i_17_n_0\,
      O => \IP2Bus_Data[15]_i_4_n_0\
    );
\IP2Bus_Data[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[15]_2\(7),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(15),
      I4 => \IP2Bus_Data_reg[31]_1\(15),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[15]_i_5_n_0\
    );
\IP2Bus_Data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_2_n_0\,
      I1 => \IP2Bus_Data[16]_i_3_n_0\,
      I2 => \IP2Bus_Data_reg[31]\(16),
      I3 => \IP2Bus_Data[17]_i_4_n_0\,
      I4 => \IP2Bus_Data[16]_i_4_n_0\,
      I5 => \IP2Bus_Data[16]_i_5_n_0\,
      O => p_1_in_0(13)
    );
\IP2Bus_Data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(0),
      I2 => \IP2Bus_Data[23]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(0),
      I4 => \IP2Bus_Data_reg[31]_4\(0),
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[16]_i_2_n_0\
    );
\IP2Bus_Data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_7_n_0\,
      I1 => Global_Clk_Cnt_En_sync,
      I2 => \IP2Bus_Data[31]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[23]\(0),
      I4 => \IP2Bus_Data_reg[31]_1\(16),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[16]_i_3_n_0\
    );
\IP2Bus_Data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(16),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(16),
      I4 => Q(16),
      I5 => \IP2Bus_Data[23]_i_14_n_0\,
      O => \IP2Bus_Data[16]_i_4_n_0\
    );
\IP2Bus_Data[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_0\(16),
      I1 => scndry_out_int_d1,
      I2 => sel0(9),
      I3 => \IP2Bus_Data[23]_i_17_n_0\,
      I4 => \IP2Bus_Data_reg[31]_7\(0),
      I5 => \IP2Bus_Data[16]_i_6_n_0\,
      O => \IP2Bus_Data[16]_i_5_n_0\
    );
\IP2Bus_Data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AC000000A000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_5\(16),
      I1 => \IP2Bus_Data_reg[31]_6\(16),
      I2 => Lat_Addr_7downto4_is_0x0,
      I3 => \IP2Bus_Data[31]_i_20_n_0\,
      I4 => sel0(7),
      I5 => Lat_Addr_7downto4_is_0x1,
      O => \IP2Bus_Data[16]_i_6_n_0\
    );
\IP2Bus_Data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_2_n_0\,
      I1 => \IP2Bus_Data[17]_i_3_n_0\,
      I2 => \IP2Bus_Data_reg[31]\(17),
      I3 => \IP2Bus_Data[17]_i_4_n_0\,
      I4 => \IP2Bus_Data[17]_i_5_n_0\,
      I5 => \IP2Bus_Data[17]_i_6_n_0\,
      O => p_1_in_0(14)
    );
\IP2Bus_Data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(1),
      I2 => \IP2Bus_Data[23]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(1),
      I4 => \IP2Bus_Data_reg[31]_4\(1),
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[17]_i_2_n_0\
    );
\IP2Bus_Data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_7_n_0\,
      I1 => Global_Clk_Cnt_Reset_sync,
      I2 => \IP2Bus_Data[31]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[23]\(1),
      I4 => \IP2Bus_Data_reg[31]_1\(17),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[17]_i_3_n_0\
    );
\IP2Bus_Data[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(8),
      I1 => scndry_out_int_d1,
      I2 => sel0(9),
      I3 => Lat_Addr_3downto0_is_0x4,
      O => \IP2Bus_Data[17]_i_4_n_0\
    );
\IP2Bus_Data[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(17),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(17),
      I4 => Q(17),
      I5 => \IP2Bus_Data[23]_i_14_n_0\,
      O => \IP2Bus_Data[17]_i_5_n_0\
    );
\IP2Bus_Data[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_0\(17),
      I1 => scndry_out_int_d1,
      I2 => sel0(9),
      I3 => \IP2Bus_Data[23]_i_17_n_0\,
      I4 => \IP2Bus_Data_reg[31]_7\(1),
      I5 => \IP2Bus_Data[17]_i_8_n_0\,
      O => \IP2Bus_Data[17]_i_6_n_0\
    );
\IP2Bus_Data[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => sel0(9),
      I4 => scndry_out_int_d1,
      I5 => sel0(8),
      O => \IP2Bus_Data[17]_i_7_n_0\
    );
\IP2Bus_Data[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AC000000A000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_5\(17),
      I1 => \IP2Bus_Data_reg[31]_6\(17),
      I2 => Lat_Addr_7downto4_is_0x0,
      I3 => \IP2Bus_Data[31]_i_20_n_0\,
      I4 => sel0(7),
      I5 => Lat_Addr_7downto4_is_0x1,
      O => \IP2Bus_Data[17]_i_8_n_0\
    );
\IP2Bus_Data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => \IP2Bus_Data_reg[31]_0\(18),
      I2 => \IP2Bus_Data[18]_i_2_n_0\,
      I3 => \IP2Bus_Data[18]_i_3_n_0\,
      I4 => \IP2Bus_Data[18]_i_4_n_0\,
      I5 => \IP2Bus_Data[18]_i_5_n_0\,
      O => p_1_in_0(15)
    );
\IP2Bus_Data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(2),
      I2 => \IP2Bus_Data[23]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(2),
      I4 => \IP2Bus_Data_reg[31]_4\(2),
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[18]_i_2_n_0\
    );
\IP2Bus_Data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(18),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(18),
      I4 => Q(18),
      I5 => \IP2Bus_Data[23]_i_14_n_0\,
      O => \IP2Bus_Data[18]_i_3_n_0\
    );
\IP2Bus_Data[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_15_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(18),
      I2 => \IP2Bus_Data[23]_i_16_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(18),
      I4 => \IP2Bus_Data_reg[31]_7\(2),
      I5 => \IP2Bus_Data[23]_i_17_n_0\,
      O => \IP2Bus_Data[18]_i_4_n_0\
    );
\IP2Bus_Data[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[23]\(2),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(18),
      I4 => \IP2Bus_Data_reg[31]_1\(18),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[18]_i_5_n_0\
    );
\IP2Bus_Data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => \IP2Bus_Data_reg[31]_0\(19),
      I2 => \IP2Bus_Data[19]_i_2_n_0\,
      I3 => \IP2Bus_Data[19]_i_3_n_0\,
      I4 => \IP2Bus_Data[19]_i_4_n_0\,
      I5 => \IP2Bus_Data[19]_i_5_n_0\,
      O => p_1_in_0(16)
    );
\IP2Bus_Data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(3),
      I2 => \IP2Bus_Data[23]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(3),
      I4 => \IP2Bus_Data_reg[31]_4\(3),
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[19]_i_2_n_0\
    );
\IP2Bus_Data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(19),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(19),
      I4 => Q(19),
      I5 => \IP2Bus_Data[23]_i_14_n_0\,
      O => \IP2Bus_Data[19]_i_3_n_0\
    );
\IP2Bus_Data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_15_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(19),
      I2 => \IP2Bus_Data[23]_i_16_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(19),
      I4 => \IP2Bus_Data_reg[31]_7\(3),
      I5 => \IP2Bus_Data[23]_i_17_n_0\,
      O => \IP2Bus_Data[19]_i_4_n_0\
    );
\IP2Bus_Data[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[23]\(3),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(19),
      I4 => \IP2Bus_Data_reg[31]_1\(19),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[19]_i_5_n_0\
    );
\IP2Bus_Data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_2_n_0\,
      I1 => \IP2Bus_Data[1]_i_3_n_0\,
      I2 => \IP2Bus_Data[1]_i_4_n_0\,
      I3 => \IP2Bus_Data[1]_i_5_n_0\,
      I4 => \IP2Bus_Data[1]_i_6_n_0\,
      I5 => \IP2Bus_Data[8]_i_7_n_0\,
      O => \GEN_METRIC_2.Range_Reg_2_CDC_reg[1]\
    );
\IP2Bus_Data[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_11_n_0\,
      I1 => \IP2Bus_Data_reg[15]\(1),
      I2 => \IP2Bus_Data[17]_i_7_n_0\,
      I3 => Metrics_Cnt_Reset,
      I4 => \IP2Bus_Data_reg[7]\(1),
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[1]_i_10_n_0\
    );
\IP2Bus_Data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_14_n_0\,
      I1 => Q(1),
      I2 => \IP2Bus_Data[23]_i_15_n_0\,
      I3 => \IP2Bus_Data_reg[31]_6\(1),
      I4 => \IP2Bus_Data_reg[31]_5\(1),
      I5 => \IP2Bus_Data[23]_i_16_n_0\,
      O => \IP2Bus_Data[1]_i_2_n_0\
    );
\IP2Bus_Data[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_7_n_0\,
      I1 => \IP2Bus_Data[1]_i_8_n_0\,
      I2 => \IP2Bus_Data[23]_i_12_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(1),
      O => \IP2Bus_Data[1]_i_3_n_0\
    );
\IP2Bus_Data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_13_n_0\,
      I1 => D(1),
      I2 => \IP2Bus_Data[5]_i_8_n_0\,
      I3 => Intr_Reg_ISR(1),
      I4 => \IP2Bus_Data_reg[12]\(1),
      I5 => \IP2Bus_Data[12]_i_8_n_0\,
      O => \IP2Bus_Data[1]_i_4_n_0\
    );
\IP2Bus_Data[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(9),
      I1 => scndry_out_int_d1,
      I2 => \IP2Bus_Data_reg[31]_0\(1),
      O => \IP2Bus_Data[1]_i_5_n_0\
    );
\IP2Bus_Data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(1),
      I2 => \IP2Bus_Data[1]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[31]_1\(1),
      I4 => \IP2Bus_Data[31]_i_13_n_0\,
      I5 => \IP2Bus_Data[1]_i_10_n_0\,
      O => \IP2Bus_Data[1]_i_6_n_0\
    );
\IP2Bus_Data[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[15]_3\(1),
      I2 => \IP2Bus_Data[23]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[15]_1\(1),
      I4 => \IP2Bus_Data_reg[15]_0\(1),
      I5 => \IP2Bus_Data[23]_i_10_n_0\,
      O => \IP2Bus_Data[1]_i_7_n_0\
    );
\IP2Bus_Data[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => Lat_Status_Reg_WIF_Rd_En,
      I1 => Lat_Status_Reg_FOC_Rd_En,
      I2 => sel0(7),
      I3 => sel0(6),
      I4 => \IP2Bus_Data[31]_i_24_n_0\,
      O => \IP2Bus_Data[1]_i_8_n_0\
    );
\IP2Bus_Data[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0x8,
      I1 => sel0(8),
      I2 => scndry_out_int_d1,
      I3 => sel0(9),
      I4 => Lat_Addr_3downto0_is_0x4,
      I5 => \IP2Bus_Data[1]_i_6_0\,
      O => \IP2Bus_Data[1]_i_9_n_0\
    );
\IP2Bus_Data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => \IP2Bus_Data_reg[31]_0\(20),
      I2 => \IP2Bus_Data[20]_i_2_n_0\,
      I3 => \IP2Bus_Data[20]_i_3_n_0\,
      I4 => \IP2Bus_Data[20]_i_4_n_0\,
      I5 => \IP2Bus_Data[20]_i_5_n_0\,
      O => p_1_in_0(17)
    );
\IP2Bus_Data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(4),
      I2 => \IP2Bus_Data[23]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(4),
      I4 => \IP2Bus_Data_reg[31]_4\(4),
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[20]_i_2_n_0\
    );
\IP2Bus_Data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(20),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(20),
      I4 => Q(20),
      I5 => \IP2Bus_Data[23]_i_14_n_0\,
      O => \IP2Bus_Data[20]_i_3_n_0\
    );
\IP2Bus_Data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_15_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(20),
      I2 => \IP2Bus_Data[23]_i_16_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(20),
      I4 => \IP2Bus_Data_reg[31]_7\(4),
      I5 => \IP2Bus_Data[23]_i_17_n_0\,
      O => \IP2Bus_Data[20]_i_4_n_0\
    );
\IP2Bus_Data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[23]\(4),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(20),
      I4 => \IP2Bus_Data_reg[31]_1\(20),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[20]_i_5_n_0\
    );
\IP2Bus_Data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => \IP2Bus_Data_reg[31]_0\(21),
      I2 => \IP2Bus_Data[21]_i_2_n_0\,
      I3 => \IP2Bus_Data[21]_i_3_n_0\,
      I4 => \IP2Bus_Data[21]_i_4_n_0\,
      I5 => \IP2Bus_Data[21]_i_5_n_0\,
      O => p_1_in_0(18)
    );
\IP2Bus_Data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(5),
      I2 => \IP2Bus_Data[23]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(5),
      I4 => \IP2Bus_Data_reg[31]_4\(5),
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[21]_i_2_n_0\
    );
\IP2Bus_Data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(21),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(21),
      I4 => Q(21),
      I5 => \IP2Bus_Data[23]_i_14_n_0\,
      O => \IP2Bus_Data[21]_i_3_n_0\
    );
\IP2Bus_Data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_15_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(21),
      I2 => \IP2Bus_Data[23]_i_16_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(21),
      I4 => \IP2Bus_Data_reg[31]_7\(5),
      I5 => \IP2Bus_Data[23]_i_17_n_0\,
      O => \IP2Bus_Data[21]_i_4_n_0\
    );
\IP2Bus_Data[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[23]\(5),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(21),
      I4 => \IP2Bus_Data_reg[31]_1\(21),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[21]_i_5_n_0\
    );
\IP2Bus_Data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => \IP2Bus_Data_reg[31]_0\(22),
      I2 => \IP2Bus_Data[22]_i_2_n_0\,
      I3 => \IP2Bus_Data[22]_i_3_n_0\,
      I4 => \IP2Bus_Data[22]_i_4_n_0\,
      I5 => \IP2Bus_Data[22]_i_5_n_0\,
      O => p_1_in_0(19)
    );
\IP2Bus_Data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(6),
      I2 => \IP2Bus_Data[23]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(6),
      I4 => \IP2Bus_Data_reg[31]_4\(6),
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[22]_i_2_n_0\
    );
\IP2Bus_Data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(22),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(22),
      I4 => Q(22),
      I5 => \IP2Bus_Data[23]_i_14_n_0\,
      O => \IP2Bus_Data[22]_i_3_n_0\
    );
\IP2Bus_Data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_15_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(22),
      I2 => \IP2Bus_Data[23]_i_16_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(22),
      I4 => \IP2Bus_Data_reg[31]_7\(6),
      I5 => \IP2Bus_Data[23]_i_17_n_0\,
      O => \IP2Bus_Data[22]_i_4_n_0\
    );
\IP2Bus_Data[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[23]\(6),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(22),
      I4 => \IP2Bus_Data_reg[31]_1\(22),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[22]_i_5_n_0\
    );
\IP2Bus_Data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8AFF8AFFFFFF8A"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_3_n_0\,
      I1 => Lat_Addr_3downto0_is_0x8,
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => \IP2Bus_Data[23]_i_4_n_0\,
      I4 => \IP2Bus_Data[31]_i_4_n_0\,
      I5 => Lat_Metric_Sel_Reg_0_Rd_En,
      O => Lat_Addr_3downto0_is_0x8_reg
    );
\IP2Bus_Data[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(5),
      I2 => \IP2Bus_Data[31]_i_24_n_0\,
      I3 => sel0(6),
      I4 => sel0(4),
      I5 => sel0(7),
      O => \IP2Bus_Data[23]_i_10_n_0\
    );
\IP2Bus_Data[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_19_n_0\,
      I1 => sel0(7),
      O => \IP2Bus_Data[23]_i_11_n_0\
    );
\IP2Bus_Data[23]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_18_n_0\,
      I1 => \IP2Bus_Data[24]_i_4_0\,
      I2 => Lat_Event_Log_Set_Rd_En,
      I3 => Lat_Enlog_Reg_Set_Rd_En,
      I4 => sel0(7),
      O => \IP2Bus_Data[23]_i_12_n_0\
    );
\IP2Bus_Data[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => Lat_Status_Reg_FOC_Rd_En,
      I1 => sel0(8),
      I2 => scndry_out_int_d1,
      I3 => sel0(9),
      I4 => sel0(6),
      I5 => sel0(7),
      O => \IP2Bus_Data[23]_i_13_n_0\
    );
\IP2Bus_Data[23]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => Lat_Addr_7downto4_is_0x1,
      I1 => Lat_Addr_7downto4_is_0x2,
      I2 => Lat_Addr_7downto4_is_0x0,
      I3 => \IP2Bus_Data[31]_i_20_n_0\,
      I4 => sel0(7),
      O => \IP2Bus_Data[23]_i_14_n_0\
    );
\IP2Bus_Data[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Lat_Addr_7downto4_is_0x0,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => sel0(7),
      I3 => Lat_Addr_7downto4_is_0x1,
      O => \IP2Bus_Data[23]_i_15_n_0\
    );
\IP2Bus_Data[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sel0(7),
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => Lat_Addr_7downto4_is_0x0,
      O => \IP2Bus_Data[23]_i_16_n_0\
    );
\IP2Bus_Data[23]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(3),
      I2 => \IP2Bus_Data[31]_i_21_n_0\,
      I3 => sel0(2),
      I4 => sel0(7),
      O => \IP2Bus_Data[23]_i_17_n_0\
    );
\IP2Bus_Data[23]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(3),
      I2 => \IP2Bus_Data[31]_i_21_n_0\,
      I3 => sel0(2),
      I4 => sel0(0),
      O => \IP2Bus_Data[23]_i_18_n_0\
    );
\IP2Bus_Data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => \IP2Bus_Data_reg[31]_0\(23),
      I2 => \IP2Bus_Data[23]_i_5_n_0\,
      I3 => \IP2Bus_Data[23]_i_6_n_0\,
      I4 => \IP2Bus_Data[23]_i_7_n_0\,
      I5 => \IP2Bus_Data[23]_i_8_n_0\,
      O => p_1_in_0(20)
    );
\IP2Bus_Data[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sel0(8),
      I1 => scndry_out_int_d1,
      I2 => sel0(9),
      I3 => Lat_Addr_3downto0_is_0x4,
      O => \IP2Bus_Data[23]_i_3_n_0\
    );
\IP2Bus_Data[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088FFFF"
    )
        port map (
      I0 => scndry_out_int_d1,
      I1 => sel0(9),
      I2 => Lat_Global_Clk_Cnt_MSB_Rd_En,
      I3 => Lat_Global_Clk_Cnt_LSB_Rd_En,
      I4 => s_axi_aresetn,
      O => \IP2Bus_Data[23]_i_4_n_0\
    );
\IP2Bus_Data[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(7),
      I2 => \IP2Bus_Data[23]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(7),
      I4 => \IP2Bus_Data_reg[31]_4\(7),
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[23]_i_5_n_0\
    );
\IP2Bus_Data[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(23),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(23),
      I4 => Q(23),
      I5 => \IP2Bus_Data[23]_i_14_n_0\,
      O => \IP2Bus_Data[23]_i_6_n_0\
    );
\IP2Bus_Data[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_15_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(23),
      I2 => \IP2Bus_Data[23]_i_16_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(23),
      I4 => \IP2Bus_Data_reg[31]_7\(7),
      I5 => \IP2Bus_Data[23]_i_17_n_0\,
      O => \IP2Bus_Data[23]_i_7_n_0\
    );
\IP2Bus_Data[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[23]\(7),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(23),
      I4 => \IP2Bus_Data_reg[31]_1\(23),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[23]_i_8_n_0\
    );
\IP2Bus_Data[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sel0(2),
      I1 => \IP2Bus_Data[31]_i_21_n_0\,
      I2 => sel0(3),
      I3 => sel0(7),
      O => \IP2Bus_Data[23]_i_9_n_0\
    );
\IP2Bus_Data[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_2_n_0\,
      I1 => \IP2Bus_Data[24]_i_3_n_0\,
      I2 => \IP2Bus_Data[24]_i_4_n_0\,
      I3 => \IP2Bus_Data[24]_i_5_n_0\,
      O => p_1_in_0(21)
    );
\IP2Bus_Data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_10_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(24),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(24),
      I4 => \IP2Bus_Data_reg[31]_7\(8),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[24]_i_2_n_0\
    );
\IP2Bus_Data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[31]_1\(24),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(24),
      I4 => \IP2Bus_Data_reg[31]_0\(24),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[24]_i_3_n_0\
    );
\IP2Bus_Data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(24),
      I2 => \IP2Bus_Data[31]_i_15_n_0\,
      I3 => D(24),
      I4 => Q(24),
      I5 => \IP2Bus_Data[31]_i_16_n_0\,
      O => \IP2Bus_Data[24]_i_4_n_0\
    );
\IP2Bus_Data[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(8),
      I2 => \IP2Bus_Data[31]_i_18_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(8),
      I4 => \IP2Bus_Data_reg[31]_4\(8),
      I5 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[24]_i_5_n_0\
    );
\IP2Bus_Data[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_2_n_0\,
      I1 => \IP2Bus_Data[25]_i_3_n_0\,
      I2 => \IP2Bus_Data[25]_i_4_n_0\,
      I3 => \IP2Bus_Data[25]_i_5_n_0\,
      O => p_1_in_0(22)
    );
\IP2Bus_Data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_10_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(25),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(25),
      I4 => \IP2Bus_Data_reg[31]_7\(9),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[25]_i_2_n_0\
    );
\IP2Bus_Data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[31]_1\(25),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(25),
      I4 => \IP2Bus_Data_reg[31]_0\(25),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[25]_i_3_n_0\
    );
\IP2Bus_Data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(25),
      I2 => \IP2Bus_Data[31]_i_15_n_0\,
      I3 => D(25),
      I4 => Q(25),
      I5 => \IP2Bus_Data[31]_i_16_n_0\,
      O => \IP2Bus_Data[25]_i_4_n_0\
    );
\IP2Bus_Data[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(9),
      I2 => \IP2Bus_Data[31]_i_18_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(9),
      I4 => \IP2Bus_Data_reg[31]_4\(9),
      I5 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[25]_i_5_n_0\
    );
\IP2Bus_Data[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[26]_i_2_n_0\,
      I1 => \IP2Bus_Data[26]_i_3_n_0\,
      I2 => \IP2Bus_Data[26]_i_4_n_0\,
      I3 => \IP2Bus_Data[26]_i_5_n_0\,
      O => p_1_in_0(23)
    );
\IP2Bus_Data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_10_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(26),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(26),
      I4 => \IP2Bus_Data_reg[31]_7\(10),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[26]_i_2_n_0\
    );
\IP2Bus_Data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[31]_1\(26),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(26),
      I4 => \IP2Bus_Data_reg[31]_0\(26),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[26]_i_3_n_0\
    );
\IP2Bus_Data[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(26),
      I2 => \IP2Bus_Data[31]_i_15_n_0\,
      I3 => D(26),
      I4 => Q(26),
      I5 => \IP2Bus_Data[31]_i_16_n_0\,
      O => \IP2Bus_Data[26]_i_4_n_0\
    );
\IP2Bus_Data[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(10),
      I2 => \IP2Bus_Data[31]_i_18_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(10),
      I4 => \IP2Bus_Data_reg[31]_4\(10),
      I5 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[26]_i_5_n_0\
    );
\IP2Bus_Data[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[27]_i_2_n_0\,
      I1 => \IP2Bus_Data[27]_i_3_n_0\,
      I2 => \IP2Bus_Data[27]_i_4_n_0\,
      I3 => \IP2Bus_Data[27]_i_5_n_0\,
      O => p_1_in_0(24)
    );
\IP2Bus_Data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_10_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(27),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(27),
      I4 => \IP2Bus_Data_reg[31]_7\(11),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[27]_i_2_n_0\
    );
\IP2Bus_Data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[31]_1\(27),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(27),
      I4 => \IP2Bus_Data_reg[31]_0\(27),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[27]_i_3_n_0\
    );
\IP2Bus_Data[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(27),
      I2 => \IP2Bus_Data[31]_i_15_n_0\,
      I3 => D(27),
      I4 => Q(27),
      I5 => \IP2Bus_Data[31]_i_16_n_0\,
      O => \IP2Bus_Data[27]_i_4_n_0\
    );
\IP2Bus_Data[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(11),
      I2 => \IP2Bus_Data[31]_i_18_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(11),
      I4 => \IP2Bus_Data_reg[31]_4\(11),
      I5 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[27]_i_5_n_0\
    );
\IP2Bus_Data[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[28]_i_2_n_0\,
      I1 => \IP2Bus_Data[28]_i_3_n_0\,
      I2 => \IP2Bus_Data[28]_i_4_n_0\,
      I3 => \IP2Bus_Data[28]_i_5_n_0\,
      O => p_1_in_0(25)
    );
\IP2Bus_Data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_10_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(28),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(28),
      I4 => \IP2Bus_Data_reg[31]_7\(12),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[28]_i_2_n_0\
    );
\IP2Bus_Data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[31]_1\(28),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(28),
      I4 => \IP2Bus_Data_reg[31]_0\(28),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(28),
      I2 => \IP2Bus_Data[31]_i_15_n_0\,
      I3 => D(28),
      I4 => Q(28),
      I5 => \IP2Bus_Data[31]_i_16_n_0\,
      O => \IP2Bus_Data[28]_i_4_n_0\
    );
\IP2Bus_Data[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(12),
      I2 => \IP2Bus_Data[31]_i_18_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(12),
      I4 => \IP2Bus_Data_reg[31]_4\(12),
      I5 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[28]_i_5_n_0\
    );
\IP2Bus_Data[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_2_n_0\,
      I1 => \IP2Bus_Data[29]_i_3_n_0\,
      I2 => \IP2Bus_Data[29]_i_4_n_0\,
      I3 => \IP2Bus_Data[29]_i_5_n_0\,
      O => p_1_in_0(26)
    );
\IP2Bus_Data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_10_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(29),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(29),
      I4 => \IP2Bus_Data_reg[31]_7\(13),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[29]_i_2_n_0\
    );
\IP2Bus_Data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[31]_1\(29),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(29),
      I4 => \IP2Bus_Data_reg[31]_0\(29),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[29]_i_3_n_0\
    );
\IP2Bus_Data[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(29),
      I2 => \IP2Bus_Data[31]_i_15_n_0\,
      I3 => D(29),
      I4 => Q(29),
      I5 => \IP2Bus_Data[31]_i_16_n_0\,
      O => \IP2Bus_Data[29]_i_4_n_0\
    );
\IP2Bus_Data[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(13),
      I2 => \IP2Bus_Data[31]_i_18_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(13),
      I4 => \IP2Bus_Data_reg[31]_4\(13),
      I5 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[29]_i_5_n_0\
    );
\IP2Bus_Data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_2_n_0\,
      I1 => \IP2Bus_Data[2]_i_3_n_0\,
      I2 => \IP2Bus_Data_reg[31]\(2),
      I3 => \IP2Bus_Data[17]_i_4_n_0\,
      I4 => \IP2Bus_Data[2]_i_4_n_0\,
      I5 => \IP2Bus_Data[2]_i_5_n_0\,
      O => p_1_in_0(0)
    );
\IP2Bus_Data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[15]_1\(2),
      I2 => \IP2Bus_Data[23]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[15]_0\(2),
      I4 => \IP2Bus_Data_reg[15]\(2),
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[2]_i_2_n_0\
    );
\IP2Bus_Data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[2]\,
      I2 => \IP2Bus_Data[31]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(2),
      I4 => \IP2Bus_Data_reg[31]_1\(2),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[2]_i_3_n_0\
    );
\IP2Bus_Data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(2),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(2),
      I4 => Q(2),
      I5 => \IP2Bus_Data[23]_i_14_n_0\,
      O => \IP2Bus_Data[2]_i_4_n_0\
    );
\IP2Bus_Data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_0\(2),
      I1 => scndry_out_int_d1,
      I2 => sel0(9),
      I3 => \IP2Bus_Data[23]_i_17_n_0\,
      I4 => \IP2Bus_Data_reg[15]_3\(2),
      I5 => \IP2Bus_Data[2]_i_6_n_0\,
      O => \IP2Bus_Data[2]_i_5_n_0\
    );
\IP2Bus_Data[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AC000000A000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_5\(2),
      I1 => \IP2Bus_Data_reg[31]_6\(2),
      I2 => Lat_Addr_7downto4_is_0x0,
      I3 => \IP2Bus_Data[31]_i_20_n_0\,
      I4 => sel0(7),
      I5 => Lat_Addr_7downto4_is_0x1,
      O => \IP2Bus_Data[2]_i_6_n_0\
    );
\IP2Bus_Data[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_2_n_0\,
      I1 => \IP2Bus_Data[30]_i_3_n_0\,
      I2 => \IP2Bus_Data[30]_i_4_n_0\,
      I3 => \IP2Bus_Data[30]_i_5_n_0\,
      O => p_1_in_0(27)
    );
\IP2Bus_Data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_10_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(30),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(30),
      I4 => \IP2Bus_Data_reg[31]_7\(14),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[30]_i_2_n_0\
    );
\IP2Bus_Data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[31]_1\(30),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(30),
      I4 => \IP2Bus_Data_reg[31]_0\(30),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[30]_i_3_n_0\
    );
\IP2Bus_Data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(30),
      I2 => \IP2Bus_Data[31]_i_15_n_0\,
      I3 => D(30),
      I4 => Q(30),
      I5 => \IP2Bus_Data[31]_i_16_n_0\,
      O => \IP2Bus_Data[30]_i_4_n_0\
    );
\IP2Bus_Data[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(14),
      I2 => \IP2Bus_Data[31]_i_18_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(14),
      I4 => \IP2Bus_Data_reg[31]_4\(14),
      I5 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[30]_i_5_n_0\
    );
\IP2Bus_Data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8AFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => Lat_Global_Clk_Cnt_MSB_Rd_En,
      I2 => Lat_Global_Clk_Cnt_LSB_Rd_En,
      I3 => s_axi_aresetn,
      I4 => \IP2Bus_Data[31]_i_4_n_0\,
      I5 => \IP2Bus_Data[31]_i_5_n_0\,
      O => Lat_Global_Clk_Cnt_MSB_Rd_En_reg
    );
\IP2Bus_Data[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Lat_Addr_7downto4_is_0x0,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => Lat_Addr_7downto4_is_0x1,
      O => \IP2Bus_Data[31]_i_10_n_0\
    );
\IP2Bus_Data[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_20_n_0\,
      I1 => Lat_Addr_7downto4_is_0x0,
      O => \IP2Bus_Data[31]_i_11_n_0\
    );
\IP2Bus_Data[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sel0(2),
      I1 => \IP2Bus_Data[31]_i_21_n_0\,
      I2 => sel0(3),
      I3 => sel0(1),
      O => \IP2Bus_Data[31]_i_12_n_0\
    );
\IP2Bus_Data[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0x4,
      I1 => sel0(9),
      I2 => scndry_out_int_d1,
      I3 => sel0(8),
      I4 => Lat_Addr_3downto0_is_0x8,
      O => \IP2Bus_Data[31]_i_13_n_0\
    );
\IP2Bus_Data[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => Lat_Enlog_Reg_Set_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \IP2Bus_Data[24]_i_4_0\,
      I3 => sel0(0),
      I4 => \IP2Bus_Data[31]_i_23_n_0\,
      I5 => sel0(1),
      O => \IP2Bus_Data[31]_i_14_n_0\
    );
\IP2Bus_Data[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(9),
      I2 => scndry_out_int_d1,
      I3 => sel0(8),
      I4 => Lat_Status_Reg_FOC_Rd_En,
      O => \IP2Bus_Data[31]_i_15_n_0\
    );
\IP2Bus_Data[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Lat_Addr_7downto4_is_0x0,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => Lat_Addr_7downto4_is_0x1,
      I3 => Lat_Addr_7downto4_is_0x2,
      O => \IP2Bus_Data[31]_i_16_n_0\
    );
\IP2Bus_Data[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(5),
      I2 => \IP2Bus_Data[31]_i_24_n_0\,
      I3 => sel0(6),
      I4 => sel0(4),
      I5 => sel0(2),
      O => \IP2Bus_Data[31]_i_17_n_0\
    );
\IP2Bus_Data[31]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(6),
      I2 => \IP2Bus_Data[31]_i_24_n_0\,
      I3 => sel0(5),
      I4 => sel0(3),
      O => \IP2Bus_Data[31]_i_18_n_0\
    );
\IP2Bus_Data[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(8),
      I2 => scndry_out_int_d1,
      I3 => sel0(9),
      I4 => sel0(6),
      I5 => sel0(4),
      O => \IP2Bus_Data[31]_i_19_n_0\
    );
\IP2Bus_Data[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \IP2Bus_Data[31]_i_7_n_0\,
      I2 => \IP2Bus_Data[31]_i_8_n_0\,
      I3 => \IP2Bus_Data[31]_i_9_n_0\,
      O => p_1_in_0(28)
    );
\IP2Bus_Data[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => \IP2Bus_Data[31]_i_21_n_0\,
      I3 => sel0(3),
      I4 => sel0(1),
      I5 => Lat_Rng_Reg_Set_Rd_En,
      O => \IP2Bus_Data[31]_i_20_n_0\
    );
\IP2Bus_Data[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(8),
      I2 => scndry_out_int_d1,
      I3 => sel0(9),
      I4 => sel0(6),
      I5 => sel0(4),
      O => \IP2Bus_Data[31]_i_21_n_0\
    );
\IP2Bus_Data[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(5),
      I2 => \IP2Bus_Data[31]_i_24_n_0\,
      I3 => sel0(6),
      I4 => sel0(4),
      I5 => sel0(2),
      O => \IP2Bus_Data[31]_i_23_n_0\
    );
\IP2Bus_Data[31]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(9),
      I1 => scndry_out_int_d1,
      I2 => sel0(8),
      O => \IP2Bus_Data[31]_i_24_n_0\
    );
\IP2Bus_Data[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => scndry_out_int_d1,
      I1 => sel0(9),
      O => \IP2Bus_Data[31]_i_3_n_0\
    );
\IP2Bus_Data[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sel0(8),
      I1 => scndry_out_int_d1,
      I2 => sel0(9),
      I3 => sel0(7),
      O => \IP2Bus_Data[31]_i_4_n_0\
    );
\IP2Bus_Data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC,
      I1 => Lat_Addr_3downto0_is_0x8,
      I2 => sel0(8),
      I3 => scndry_out_int_d1,
      I4 => sel0(9),
      I5 => Lat_Addr_3downto0_is_0x4,
      O => \IP2Bus_Data[31]_i_5_n_0\
    );
\IP2Bus_Data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_10_n_0\,
      I1 => \IP2Bus_Data_reg[31]_6\(31),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[31]_5\(31),
      I4 => \IP2Bus_Data_reg[31]_7\(15),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[31]_i_6_n_0\
    );
\IP2Bus_Data[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[31]_1\(31),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(31),
      I4 => \IP2Bus_Data_reg[31]_0\(31),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[31]_i_7_n_0\
    );
\IP2Bus_Data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(31),
      I2 => \IP2Bus_Data[31]_i_15_n_0\,
      I3 => D(31),
      I4 => Q(31),
      I5 => \IP2Bus_Data[31]_i_16_n_0\,
      O => \IP2Bus_Data[31]_i_8_n_0\
    );
\IP2Bus_Data[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[31]_2\(15),
      I2 => \IP2Bus_Data[31]_i_18_n_0\,
      I3 => \IP2Bus_Data_reg[31]_3\(15),
      I4 => \IP2Bus_Data_reg[31]_4\(15),
      I5 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[31]_i_9_n_0\
    );
\IP2Bus_Data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_2_n_0\,
      I1 => \IP2Bus_Data[3]_i_3_n_0\,
      I2 => \IP2Bus_Data[3]_i_4_n_0\,
      I3 => \IP2Bus_Data[3]_i_5_n_0\,
      I4 => \IP2Bus_Data[3]_i_6_n_0\,
      I5 => \IP2Bus_Data[3]_i_7_n_0\,
      O => p_1_in_0(1)
    );
\IP2Bus_Data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_16_n_0\,
      I1 => \IP2Bus_Data_reg[31]_5\(3),
      I2 => \IP2Bus_Data[23]_i_17_n_0\,
      I3 => \IP2Bus_Data_reg[15]_3\(3),
      I4 => \IP2Bus_Data_reg[15]_1\(3),
      I5 => \IP2Bus_Data[23]_i_9_n_0\,
      O => \IP2Bus_Data[3]_i_2_n_0\
    );
\IP2Bus_Data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_8_n_0\,
      I1 => \IP2Bus_Data_reg[12]\(2),
      I2 => \IP2Bus_Data[23]_i_14_n_0\,
      I3 => Q(3),
      I4 => \IP2Bus_Data_reg[31]_6\(3),
      I5 => \IP2Bus_Data[23]_i_15_n_0\,
      O => \IP2Bus_Data[3]_i_3_n_0\
    );
\IP2Bus_Data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(3),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(3),
      I4 => Intr_Reg_ISR(2),
      I5 => \IP2Bus_Data[5]_i_8_n_0\,
      O => \IP2Bus_Data[3]_i_4_n_0\
    );
\IP2Bus_Data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_10_n_0\,
      I1 => \IP2Bus_Data_reg[15]_0\(3),
      I2 => \IP2Bus_Data[23]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[15]\(3),
      I4 => \IP2Bus_Data_reg[3]\,
      I5 => \IP2Bus_Data[17]_i_7_n_0\,
      O => \IP2Bus_Data[3]_i_5_n_0\
    );
\IP2Bus_Data[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(9),
      I1 => scndry_out_int_d1,
      I2 => \IP2Bus_Data_reg[31]_0\(3),
      O => \IP2Bus_Data[3]_i_6_n_0\
    );
\IP2Bus_Data[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[7]\(3),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(3),
      I4 => \IP2Bus_Data_reg[31]_1\(3),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[3]_i_7_n_0\
    );
\IP2Bus_Data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_n_0\,
      I1 => \IP2Bus_Data[4]_i_3_n_0\,
      I2 => \IP2Bus_Data[4]_i_4_n_0\,
      I3 => \IP2Bus_Data[4]_i_5_n_0\,
      I4 => \IP2Bus_Data[4]_i_6_n_0\,
      I5 => \IP2Bus_Data[4]_i_7_n_0\,
      O => p_1_in_0(2)
    );
\IP2Bus_Data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_16_n_0\,
      I1 => \IP2Bus_Data_reg[31]_5\(4),
      I2 => \IP2Bus_Data[23]_i_17_n_0\,
      I3 => \IP2Bus_Data_reg[15]_3\(4),
      I4 => \IP2Bus_Data_reg[15]_1\(4),
      I5 => \IP2Bus_Data[23]_i_9_n_0\,
      O => \IP2Bus_Data[4]_i_2_n_0\
    );
\IP2Bus_Data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_8_n_0\,
      I1 => \IP2Bus_Data_reg[12]\(3),
      I2 => \IP2Bus_Data[23]_i_14_n_0\,
      I3 => Q(4),
      I4 => \IP2Bus_Data_reg[31]_6\(4),
      I5 => \IP2Bus_Data[23]_i_15_n_0\,
      O => \IP2Bus_Data[4]_i_3_n_0\
    );
\IP2Bus_Data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(4),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(4),
      I4 => Intr_Reg_ISR(3),
      I5 => \IP2Bus_Data[5]_i_8_n_0\,
      O => \IP2Bus_Data[4]_i_4_n_0\
    );
\IP2Bus_Data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_10_n_0\,
      I1 => \IP2Bus_Data_reg[15]_0\(4),
      I2 => \IP2Bus_Data[23]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[15]\(4),
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[17]_i_7_n_0\,
      O => \IP2Bus_Data[4]_i_5_n_0\
    );
\IP2Bus_Data[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(9),
      I1 => scndry_out_int_d1,
      I2 => \IP2Bus_Data_reg[31]_0\(4),
      O => \IP2Bus_Data[4]_i_6_n_0\
    );
\IP2Bus_Data[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[7]\(4),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(4),
      I4 => \IP2Bus_Data_reg[31]_1\(4),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[4]_i_7_n_0\
    );
\IP2Bus_Data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_2_n_0\,
      I1 => \IP2Bus_Data[5]_i_3_n_0\,
      I2 => \IP2Bus_Data[5]_i_4_n_0\,
      I3 => \IP2Bus_Data[5]_i_5_n_0\,
      I4 => \IP2Bus_Data[5]_i_6_n_0\,
      I5 => \IP2Bus_Data[5]_i_7_n_0\,
      O => p_1_in_0(3)
    );
\IP2Bus_Data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_16_n_0\,
      I1 => \IP2Bus_Data_reg[31]_5\(5),
      I2 => \IP2Bus_Data[23]_i_17_n_0\,
      I3 => \IP2Bus_Data_reg[15]_3\(5),
      I4 => \IP2Bus_Data_reg[15]_1\(5),
      I5 => \IP2Bus_Data[23]_i_9_n_0\,
      O => \IP2Bus_Data[5]_i_2_n_0\
    );
\IP2Bus_Data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_8_n_0\,
      I1 => \IP2Bus_Data_reg[12]\(4),
      I2 => \IP2Bus_Data[23]_i_14_n_0\,
      I3 => Q(5),
      I4 => \IP2Bus_Data_reg[31]_6\(5),
      I5 => \IP2Bus_Data[23]_i_15_n_0\,
      O => \IP2Bus_Data[5]_i_3_n_0\
    );
\IP2Bus_Data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(5),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(5),
      I4 => Intr_Reg_ISR(4),
      I5 => \IP2Bus_Data[5]_i_8_n_0\,
      O => \IP2Bus_Data[5]_i_4_n_0\
    );
\IP2Bus_Data[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_10_n_0\,
      I1 => \IP2Bus_Data_reg[15]_0\(5),
      I2 => \IP2Bus_Data[23]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[15]\(5),
      I4 => Wr_Lat_End,
      I5 => \IP2Bus_Data[17]_i_7_n_0\,
      O => \IP2Bus_Data[5]_i_5_n_0\
    );
\IP2Bus_Data[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(9),
      I1 => scndry_out_int_d1,
      I2 => \IP2Bus_Data_reg[31]_0\(5),
      O => \IP2Bus_Data[5]_i_6_n_0\
    );
\IP2Bus_Data[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[7]\(5),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(5),
      I4 => \IP2Bus_Data_reg[31]_1\(5),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[5]_i_7_n_0\
    );
\IP2Bus_Data[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Lat_Intr_Reg_IER_Rd_En,
      I1 => Lat_Intr_Reg_ISR_Rd_En,
      I2 => Lat_Intr_Reg_GIE_Rd_En,
      I3 => \IP2Bus_Data[0]_i_8_n_0\,
      O => \IP2Bus_Data[5]_i_8_n_0\
    );
\IP2Bus_Data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_2_n_0\,
      I1 => \IP2Bus_Data[6]_i_3_n_0\,
      I2 => \IP2Bus_Data[6]_i_4_n_0\,
      I3 => \IP2Bus_Data[6]_i_5_n_0\,
      I4 => \IP2Bus_Data[6]_i_6_n_0\,
      O => p_1_in_0(4)
    );
\IP2Bus_Data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[31]_1\(6),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(6),
      I4 => \IP2Bus_Data_reg[31]_0\(6),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[6]_i_2_n_0\
    );
\IP2Bus_Data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[15]_3\(6),
      I2 => \IP2Bus_Data[23]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[15]_1\(6),
      I4 => \IP2Bus_Data_reg[15]_0\(6),
      I5 => \IP2Bus_Data[23]_i_10_n_0\,
      O => \IP2Bus_Data[6]_i_3_n_0\
    );
\IP2Bus_Data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(6),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(6),
      I4 => \IP2Bus_Data_reg[12]\(5),
      I5 => \IP2Bus_Data[12]_i_8_n_0\,
      O => \IP2Bus_Data[6]_i_4_n_0\
    );
\IP2Bus_Data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_14_n_0\,
      I1 => Q(6),
      I2 => \IP2Bus_Data[23]_i_15_n_0\,
      I3 => \IP2Bus_Data_reg[31]_6\(6),
      I4 => \IP2Bus_Data_reg[31]_5\(6),
      I5 => \IP2Bus_Data[23]_i_16_n_0\,
      O => \IP2Bus_Data[6]_i_5_n_0\
    );
\IP2Bus_Data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_11_n_0\,
      I1 => \IP2Bus_Data_reg[15]\(6),
      I2 => \IP2Bus_Data[17]_i_7_n_0\,
      I3 => \IP2Bus_Data_reg[6]\,
      I4 => \IP2Bus_Data_reg[7]\(6),
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[6]_i_6_n_0\
    );
\IP2Bus_Data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_2_n_0\,
      I1 => \IP2Bus_Data[7]_i_3_n_0\,
      I2 => \IP2Bus_Data[7]_i_4_n_0\,
      I3 => \IP2Bus_Data[7]_i_5_n_0\,
      I4 => \IP2Bus_Data[7]_i_6_n_0\,
      O => p_1_in_0(5)
    );
\IP2Bus_Data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[31]_1\(7),
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(7),
      I4 => \IP2Bus_Data_reg[31]_0\(7),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[7]_i_2_n_0\
    );
\IP2Bus_Data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[15]_3\(7),
      I2 => \IP2Bus_Data[23]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[15]_1\(7),
      I4 => \IP2Bus_Data_reg[15]_0\(7),
      I5 => \IP2Bus_Data[23]_i_10_n_0\,
      O => \IP2Bus_Data[7]_i_3_n_0\
    );
\IP2Bus_Data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(7),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(7),
      I4 => \IP2Bus_Data_reg[12]\(6),
      I5 => \IP2Bus_Data[12]_i_8_n_0\,
      O => \IP2Bus_Data[7]_i_4_n_0\
    );
\IP2Bus_Data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_14_n_0\,
      I1 => Q(7),
      I2 => \IP2Bus_Data[23]_i_15_n_0\,
      I3 => \IP2Bus_Data_reg[31]_6\(7),
      I4 => \IP2Bus_Data_reg[31]_5\(7),
      I5 => \IP2Bus_Data[23]_i_16_n_0\,
      O => \IP2Bus_Data[7]_i_5_n_0\
    );
\IP2Bus_Data[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_11_n_0\,
      I1 => \IP2Bus_Data_reg[15]\(7),
      I2 => \IP2Bus_Data[17]_i_7_n_0\,
      I3 => Rd_Lat_End,
      I4 => \IP2Bus_Data_reg[7]\(7),
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[7]_i_6_n_0\
    );
\IP2Bus_Data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_2_n_0\,
      I1 => \IP2Bus_Data[8]_i_3_n_0\,
      I2 => \IP2Bus_Data[8]_i_4_n_0\,
      I3 => \IP2Bus_Data[8]_i_5_n_0\,
      I4 => \IP2Bus_Data[8]_i_6_n_0\,
      I5 => \IP2Bus_Data[8]_i_7_n_0\,
      O => \Latency_WID_CDC_reg[8]\
    );
\IP2Bus_Data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_11_n_0\,
      I1 => \IP2Bus_Data_reg[15]\(8),
      I2 => \IP2Bus_Data[31]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[15]_2\(0),
      I4 => \IP2Bus_Data_reg[31]_1\(8),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[8]_i_2_n_0\
    );
\IP2Bus_Data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_14_n_0\,
      I1 => Q(8),
      I2 => \IP2Bus_Data[23]_i_15_n_0\,
      I3 => \IP2Bus_Data_reg[31]_6\(8),
      I4 => \IP2Bus_Data_reg[31]_5\(8),
      I5 => \IP2Bus_Data[23]_i_16_n_0\,
      O => \IP2Bus_Data[8]_i_3_n_0\
    );
\IP2Bus_Data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(8),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(8),
      I4 => \IP2Bus_Data_reg[12]\(7),
      I5 => \IP2Bus_Data[12]_i_8_n_0\,
      O => \IP2Bus_Data[8]_i_4_n_0\
    );
\IP2Bus_Data[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[15]_3\(8),
      I2 => \IP2Bus_Data[23]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[15]_1\(8),
      I4 => \IP2Bus_Data_reg[15]_0\(8),
      I5 => \IP2Bus_Data[23]_i_10_n_0\,
      O => \IP2Bus_Data[8]_i_5_n_0\
    );
\IP2Bus_Data[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_8_n_0\,
      I1 => Reset_On_Sample_Int_Lapse_sync,
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[31]\(8),
      I4 => \IP2Bus_Data_reg[31]_0\(8),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[8]_i_6_n_0\
    );
\IP2Bus_Data[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC,
      I1 => \IP2Bus_Data[31]_i_13_n_0\,
      I2 => \IP2Bus_Data[23]_i_4_n_0\,
      I3 => \IP2Bus_Data[31]_i_4_n_0\,
      I4 => Lat_Metric_Sel_Reg_0_Rd_En,
      O => \IP2Bus_Data[8]_i_7_n_0\
    );
\IP2Bus_Data[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0x4,
      I1 => sel0(9),
      I2 => scndry_out_int_d1,
      I3 => sel0(8),
      I4 => Lat_Addr_3downto0_is_0x8,
      O => \IP2Bus_Data[8]_i_8_n_0\
    );
\IP2Bus_Data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_2_n_0\,
      I1 => \IP2Bus_Data[9]_i_3_n_0\,
      I2 => \IP2Bus_Data[9]_i_4_n_0\,
      I3 => \IP2Bus_Data[9]_i_5_n_0\,
      I4 => \IP2Bus_Data[9]_i_6_n_0\,
      I5 => \IP2Bus_Data[9]_i_7_n_0\,
      O => p_1_in_0(6)
    );
\IP2Bus_Data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_17_n_0\,
      I1 => \IP2Bus_Data_reg[15]_3\(9),
      I2 => \IP2Bus_Data[23]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[15]_1\(9),
      I4 => \IP2Bus_Data_reg[15]_0\(9),
      I5 => \IP2Bus_Data[23]_i_10_n_0\,
      O => \IP2Bus_Data[9]_i_2_n_0\
    );
\IP2Bus_Data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_11_n_0\,
      I1 => \IP2Bus_Data_reg[15]\(9),
      I2 => \IP2Bus_Data[31]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[15]_2\(1),
      I4 => \IP2Bus_Data_reg[31]_1\(9),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[9]_i_3_n_0\
    );
\IP2Bus_Data[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0x4,
      I1 => sel0(9),
      I2 => scndry_out_int_d1,
      I3 => sel0(8),
      I4 => \IP2Bus_Data_reg[31]\(9),
      O => \IP2Bus_Data[9]_i_4_n_0\
    );
\IP2Bus_Data[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_12_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(9),
      I2 => \IP2Bus_Data[23]_i_13_n_0\,
      I3 => D(9),
      I4 => \IP2Bus_Data_reg[12]\(8),
      I5 => \IP2Bus_Data[12]_i_8_n_0\,
      O => \IP2Bus_Data[9]_i_5_n_0\
    );
\IP2Bus_Data[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(9),
      I1 => scndry_out_int_d1,
      I2 => \IP2Bus_Data_reg[31]_0\(9),
      O => \IP2Bus_Data[9]_i_6_n_0\
    );
\IP2Bus_Data[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_14_n_0\,
      I1 => Q(9),
      I2 => \IP2Bus_Data[23]_i_15_n_0\,
      I3 => \IP2Bus_Data_reg[31]_6\(9),
      I4 => \IP2Bus_Data_reg[31]_5\(9),
      I5 => \IP2Bus_Data[23]_i_16_n_0\,
      O => \IP2Bus_Data[9]_i_7_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from_reg0_15,
      Q => p_in_d1_cdc_from,
      R => p_in_d1_cdc_from_reg_1(0)
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re_16,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized1\ : entity is "axi_perf_mon_v5_0_31_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized1\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
begin
  D(31 downto 0) <= s_level_out_bus_d4(31 downto 0);
  SR(0) <= \^sr\(0);
bvalid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sr\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(16),
      Q => s_level_out_bus_d2(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(17),
      Q => s_level_out_bus_d2(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(18),
      Q => s_level_out_bus_d2(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(19),
      Q => s_level_out_bus_d2(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(20),
      Q => s_level_out_bus_d2(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(21),
      Q => s_level_out_bus_d2(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(22),
      Q => s_level_out_bus_d2(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(23),
      Q => s_level_out_bus_d2(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(24),
      Q => s_level_out_bus_d2(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(25),
      Q => s_level_out_bus_d2(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(26),
      Q => s_level_out_bus_d2(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(27),
      Q => s_level_out_bus_d2(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(28),
      Q => s_level_out_bus_d2(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(29),
      Q => s_level_out_bus_d2(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(30),
      Q => s_level_out_bus_d2(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(31),
      Q => s_level_out_bus_d2(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(16),
      Q => s_level_out_bus_d3(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(17),
      Q => s_level_out_bus_d3(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(18),
      Q => s_level_out_bus_d3(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(19),
      Q => s_level_out_bus_d3(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(20),
      Q => s_level_out_bus_d3(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(21),
      Q => s_level_out_bus_d3(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(22),
      Q => s_level_out_bus_d3(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(23),
      Q => s_level_out_bus_d3(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(24),
      Q => s_level_out_bus_d3(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(25),
      Q => s_level_out_bus_d3(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(26),
      Q => s_level_out_bus_d3(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(27),
      Q => s_level_out_bus_d3(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(28),
      Q => s_level_out_bus_d3(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(29),
      Q => s_level_out_bus_d3(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(30),
      Q => s_level_out_bus_d3(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(31),
      Q => s_level_out_bus_d3(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(16),
      Q => s_level_out_bus_d4(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(17),
      Q => s_level_out_bus_d4(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(18),
      Q => s_level_out_bus_d4(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(19),
      Q => s_level_out_bus_d4(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(20),
      Q => s_level_out_bus_d4(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(21),
      Q => s_level_out_bus_d4(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(22),
      Q => s_level_out_bus_d4(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(23),
      Q => s_level_out_bus_d4(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(24),
      Q => s_level_out_bus_d4(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(25),
      Q => s_level_out_bus_d4(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(26),
      Q => s_level_out_bus_d4(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(27),
      Q => s_level_out_bus_d4(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(28),
      Q => s_level_out_bus_d4(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(29),
      Q => s_level_out_bus_d4(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(30),
      Q => s_level_out_bus_d4(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(31),
      Q => s_level_out_bus_d4(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(16),
      Q => s_level_out_bus_d5(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(17),
      Q => s_level_out_bus_d5(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(18),
      Q => s_level_out_bus_d5(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(19),
      Q => s_level_out_bus_d5(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(20),
      Q => s_level_out_bus_d5(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(21),
      Q => s_level_out_bus_d5(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(22),
      Q => s_level_out_bus_d5(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(23),
      Q => s_level_out_bus_d5(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(24),
      Q => s_level_out_bus_d5(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(25),
      Q => s_level_out_bus_d5(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(26),
      Q => s_level_out_bus_d5(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(27),
      Q => s_level_out_bus_d5(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(28),
      Q => s_level_out_bus_d5(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(29),
      Q => s_level_out_bus_d5(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(30),
      Q => s_level_out_bus_d5(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(31),
      Q => s_level_out_bus_d5(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(16),
      Q => s_level_out_bus_d6(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(17),
      Q => s_level_out_bus_d6(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(18),
      Q => s_level_out_bus_d6(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(19),
      Q => s_level_out_bus_d6(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(20),
      Q => s_level_out_bus_d6(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(21),
      Q => s_level_out_bus_d6(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(22),
      Q => s_level_out_bus_d6(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(23),
      Q => s_level_out_bus_d6(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(24),
      Q => s_level_out_bus_d6(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(25),
      Q => s_level_out_bus_d6(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(26),
      Q => s_level_out_bus_d6(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(27),
      Q => s_level_out_bus_d6(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(28),
      Q => s_level_out_bus_d6(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(29),
      Q => s_level_out_bus_d6(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(30),
      Q => s_level_out_bus_d6(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(31),
      Q => s_level_out_bus_d6(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2\ : entity is "axi_perf_mon_v5_0_31_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  \out\ <= s_level_out_d4;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => p_0_in
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => p_0_in
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_3\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    Metrics_Cnt_Reset : in STD_LOGIC;
    core_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_3\ : entity is "axi_perf_mon_v5_0_31_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_3\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => Metrics_Cnt_Reset,
      I2 => core_aresetn,
      O => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \out\,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => p_0_in
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => p_0_in
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_4\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    trigger_in : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_4\ : entity is "axi_perf_mon_v5_0_31_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_4\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  \out\ <= s_level_out_d4;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => trigger_in,
      Q => s_level_out_d1_cdc_to,
      R => s_level_out_d5_reg_0(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => s_level_out_d5_reg_0(0)
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => s_level_out_d5_reg_0(0)
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => s_level_out_d5_reg_0(0)
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => s_level_out_d5_reg_0(0)
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => s_level_out_d5_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter is
  signal \Count_Out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\Count_Out_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \Count_Out_i[0]_i_1_n_0\
    );
\Count_Out_i[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \Count_Out_i[12]_i_2_n_0\
    );
\Count_Out_i[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \Count_Out_i[12]_i_3_n_0\
    );
\Count_Out_i[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \Count_Out_i[12]_i_4_n_0\
    );
\Count_Out_i[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \Count_Out_i[12]_i_5_n_0\
    );
\Count_Out_i[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      O => \Count_Out_i[16]_i_2_n_0\
    );
\Count_Out_i[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      O => \Count_Out_i[16]_i_3_n_0\
    );
\Count_Out_i[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \Count_Out_i[16]_i_4_n_0\
    );
\Count_Out_i[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \Count_Out_i[16]_i_5_n_0\
    );
\Count_Out_i[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(20),
      O => \Count_Out_i[20]_i_2_n_0\
    );
\Count_Out_i[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(19),
      O => \Count_Out_i[20]_i_3_n_0\
    );
\Count_Out_i[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(18),
      O => \Count_Out_i[20]_i_4_n_0\
    );
\Count_Out_i[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      O => \Count_Out_i[20]_i_5_n_0\
    );
\Count_Out_i[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(24),
      O => \Count_Out_i[24]_i_2_n_0\
    );
\Count_Out_i[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      O => \Count_Out_i[24]_i_3_n_0\
    );
\Count_Out_i[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(22),
      O => \Count_Out_i[24]_i_4_n_0\
    );
\Count_Out_i[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(21),
      O => \Count_Out_i[24]_i_5_n_0\
    );
\Count_Out_i[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      O => \Count_Out_i[28]_i_2_n_0\
    );
\Count_Out_i[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      O => \Count_Out_i[28]_i_3_n_0\
    );
\Count_Out_i[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(26),
      O => \Count_Out_i[28]_i_4_n_0\
    );
\Count_Out_i[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(25),
      O => \Count_Out_i[28]_i_5_n_0\
    );
\Count_Out_i[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(31),
      O => \Count_Out_i[31]_i_2_n_0\
    );
\Count_Out_i[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(30),
      O => \Count_Out_i[31]_i_3_n_0\
    );
\Count_Out_i[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      O => \Count_Out_i[31]_i_4_n_0\
    );
\Count_Out_i[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \Count_Out_i[4]_i_2_n_0\
    );
\Count_Out_i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \Count_Out_i[4]_i_3_n_0\
    );
\Count_Out_i[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \Count_Out_i[4]_i_4_n_0\
    );
\Count_Out_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \Count_Out_i[4]_i_5_n_0\
    );
\Count_Out_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \Count_Out_i[8]_i_2_n_0\
    );
\Count_Out_i[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \Count_Out_i[8]_i_3_n_0\
    );
\Count_Out_i[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \Count_Out_i[8]_i_4_n_0\
    );
\Count_Out_i[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \Count_Out_i[8]_i_5_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[12]_i_1_n_6\,
      Q => \^q\(10),
      R => SR(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[12]_i_1_n_5\,
      Q => \^q\(11),
      R => SR(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[12]_i_1_n_4\,
      Q => \^q\(12),
      R => SR(0)
    );
\Count_Out_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[8]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[12]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[12]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[12]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3) => \Count_Out_i_reg[12]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[12]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[12]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[12]_i_1_n_7\,
      S(3) => \Count_Out_i[12]_i_2_n_0\,
      S(2) => \Count_Out_i[12]_i_3_n_0\,
      S(1) => \Count_Out_i[12]_i_4_n_0\,
      S(0) => \Count_Out_i[12]_i_5_n_0\
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[16]_i_1_n_7\,
      Q => \^q\(13),
      R => SR(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[16]_i_1_n_6\,
      Q => \^q\(14),
      R => SR(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[16]_i_1_n_5\,
      Q => \^q\(15),
      R => SR(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[16]_i_1_n_4\,
      Q => \^q\(16),
      R => SR(0)
    );
\Count_Out_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[12]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[16]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[16]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[16]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(15 downto 12),
      O(3) => \Count_Out_i_reg[16]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[16]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[16]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[16]_i_1_n_7\,
      S(3) => \Count_Out_i[16]_i_2_n_0\,
      S(2) => \Count_Out_i[16]_i_3_n_0\,
      S(1) => \Count_Out_i[16]_i_4_n_0\,
      S(0) => \Count_Out_i[16]_i_5_n_0\
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[20]_i_1_n_7\,
      Q => \^q\(17),
      R => SR(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[20]_i_1_n_6\,
      Q => \^q\(18),
      R => SR(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[20]_i_1_n_5\,
      Q => \^q\(19),
      R => SR(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[4]_i_1_n_7\,
      Q => \^q\(1),
      R => SR(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[20]_i_1_n_4\,
      Q => \^q\(20),
      R => SR(0)
    );
\Count_Out_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[16]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[20]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[20]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[20]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(19 downto 16),
      O(3) => \Count_Out_i_reg[20]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[20]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[20]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[20]_i_1_n_7\,
      S(3) => \Count_Out_i[20]_i_2_n_0\,
      S(2) => \Count_Out_i[20]_i_3_n_0\,
      S(1) => \Count_Out_i[20]_i_4_n_0\,
      S(0) => \Count_Out_i[20]_i_5_n_0\
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[24]_i_1_n_7\,
      Q => \^q\(21),
      R => SR(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[24]_i_1_n_6\,
      Q => \^q\(22),
      R => SR(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[24]_i_1_n_5\,
      Q => \^q\(23),
      R => SR(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[24]_i_1_n_4\,
      Q => \^q\(24),
      R => SR(0)
    );
\Count_Out_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[20]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[24]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[24]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[24]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(23 downto 20),
      O(3) => \Count_Out_i_reg[24]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[24]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[24]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[24]_i_1_n_7\,
      S(3) => \Count_Out_i[24]_i_2_n_0\,
      S(2) => \Count_Out_i[24]_i_3_n_0\,
      S(1) => \Count_Out_i[24]_i_4_n_0\,
      S(0) => \Count_Out_i[24]_i_5_n_0\
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[28]_i_1_n_7\,
      Q => \^q\(25),
      R => SR(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[28]_i_1_n_6\,
      Q => \^q\(26),
      R => SR(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[28]_i_1_n_5\,
      Q => \^q\(27),
      R => SR(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[28]_i_1_n_4\,
      Q => \^q\(28),
      R => SR(0)
    );
\Count_Out_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[24]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[28]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[28]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[28]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(27 downto 24),
      O(3) => \Count_Out_i_reg[28]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[28]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[28]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[28]_i_1_n_7\,
      S(3) => \Count_Out_i[28]_i_2_n_0\,
      S(2) => \Count_Out_i[28]_i_3_n_0\,
      S(1) => \Count_Out_i[28]_i_4_n_0\,
      S(0) => \Count_Out_i[28]_i_5_n_0\
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[31]_i_1_n_7\,
      Q => \^q\(29),
      R => SR(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[4]_i_1_n_6\,
      Q => \^q\(2),
      R => SR(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[31]_i_1_n_6\,
      Q => \^q\(30),
      R => SR(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[31]_i_1_n_5\,
      Q => \^q\(31),
      R => SR(0)
    );
\Count_Out_i_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Count_Out_i_reg[31]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(29 downto 28),
      O(3) => \NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \Count_Out_i_reg[31]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[31]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[31]_i_1_n_7\,
      S(3) => '0',
      S(2) => \Count_Out_i[31]_i_2_n_0\,
      S(1) => \Count_Out_i[31]_i_3_n_0\,
      S(0) => \Count_Out_i[31]_i_4_n_0\
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[4]_i_1_n_5\,
      Q => \^q\(3),
      R => SR(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[4]_i_1_n_4\,
      Q => \^q\(4),
      R => SR(0)
    );
\Count_Out_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_Out_i_reg[4]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[4]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[4]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[4]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => \Count_Out_i[4]_i_2_n_0\,
      O(3) => \Count_Out_i_reg[4]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[4]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[4]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[4]_i_1_n_7\,
      S(3) => \Count_Out_i[4]_i_3_n_0\,
      S(2) => \Count_Out_i[4]_i_4_n_0\,
      S(1) => \Count_Out_i[4]_i_5_n_0\,
      S(0) => \^q\(1)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[8]_i_1_n_7\,
      Q => \^q\(5),
      R => SR(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[8]_i_1_n_6\,
      Q => \^q\(6),
      R => SR(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[8]_i_1_n_5\,
      Q => \^q\(7),
      R => SR(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[8]_i_1_n_4\,
      Q => \^q\(8),
      R => SR(0)
    );
\Count_Out_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[4]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[8]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[8]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[8]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3) => \Count_Out_i_reg[8]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[8]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[8]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[8]_i_1_n_7\,
      S(3) => \Count_Out_i[8]_i_2_n_0\,
      S(2) => \Count_Out_i[8]_i_3_n_0\,
      S(1) => \Count_Out_i[8]_i_4_n_0\,
      S(0) => \Count_Out_i[8]_i_5_n_0\
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[12]_i_1_n_7\,
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_22 is
  port (
    Carry_Out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \Count_Out_i_reg[0]_0\ : in STD_LOGIC;
    Global_Clk_Cnt_Reset_sync : in STD_LOGIC;
    Global_Clk_Cnt_En_sync : in STD_LOGIC;
    core_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_22 : entity is "axi_perf_mon_v5_0_31_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_22 is
  signal \Carry_Out_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_7\ : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal Count_Out_i0_carry_n_4 : STD_LOGIC;
  signal Count_Out_i0_carry_n_5 : STD_LOGIC;
  signal Count_Out_i0_carry_n_6 : STD_LOGIC;
  signal Count_Out_i0_carry_n_7 : STD_LOGIC;
  signal \Count_Out_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Overflow : STD_LOGIC;
  signal Overflow_D1 : STD_LOGIC;
  signal \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of Count_Out_i0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[0]_i_1__3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \Count_Out_i[10]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Count_Out_i[11]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Count_Out_i[12]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Count_Out_i[13]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Count_Out_i[14]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Count_Out_i[15]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Count_Out_i[16]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Count_Out_i[17]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Count_Out_i[18]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \Count_Out_i[19]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \Count_Out_i[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \Count_Out_i[20]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \Count_Out_i[21]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \Count_Out_i[22]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \Count_Out_i[23]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \Count_Out_i[24]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \Count_Out_i[25]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \Count_Out_i[26]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \Count_Out_i[27]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \Count_Out_i[28]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \Count_Out_i[29]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \Count_Out_i[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \Count_Out_i[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Count_Out_i[4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Count_Out_i[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Count_Out_i[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Count_Out_i[7]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \Count_Out_i[8]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \Count_Out_i[9]_i_1\ : label is "soft_lutpair168";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
\Carry_Out_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Overflow,
      I1 => Overflow_D1,
      O => \Carry_Out_i_1__0_n_0\
    );
Carry_Out_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Carry_Out_i_1__0_n_0\,
      Q => Carry_Out,
      R => SR(0)
    );
Count_Out_i0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Count_Out_i0_carry_n_0,
      CO(2) => Count_Out_i0_carry_n_1,
      CO(1) => Count_Out_i0_carry_n_2,
      CO(0) => Count_Out_i0_carry_n_3,
      CYINIT => \^d\(0),
      DI(3 downto 0) => B"0000",
      O(3) => Count_Out_i0_carry_n_4,
      O(2) => Count_Out_i0_carry_n_5,
      O(1) => Count_Out_i0_carry_n_6,
      O(0) => Count_Out_i0_carry_n_7,
      S(3 downto 0) => \^d\(4 downto 1)
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Count_Out_i0_carry_n_0,
      CO(3) => \Count_Out_i0_carry__0_n_0\,
      CO(2) => \Count_Out_i0_carry__0_n_1\,
      CO(1) => \Count_Out_i0_carry__0_n_2\,
      CO(0) => \Count_Out_i0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__0_n_4\,
      O(2) => \Count_Out_i0_carry__0_n_5\,
      O(1) => \Count_Out_i0_carry__0_n_6\,
      O(0) => \Count_Out_i0_carry__0_n_7\,
      S(3 downto 0) => \^d\(8 downto 5)
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CO(3) => \Count_Out_i0_carry__1_n_0\,
      CO(2) => \Count_Out_i0_carry__1_n_1\,
      CO(1) => \Count_Out_i0_carry__1_n_2\,
      CO(0) => \Count_Out_i0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__1_n_4\,
      O(2) => \Count_Out_i0_carry__1_n_5\,
      O(1) => \Count_Out_i0_carry__1_n_6\,
      O(0) => \Count_Out_i0_carry__1_n_7\,
      S(3 downto 0) => \^d\(12 downto 9)
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CO(3) => \Count_Out_i0_carry__2_n_0\,
      CO(2) => \Count_Out_i0_carry__2_n_1\,
      CO(1) => \Count_Out_i0_carry__2_n_2\,
      CO(0) => \Count_Out_i0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__2_n_4\,
      O(2) => \Count_Out_i0_carry__2_n_5\,
      O(1) => \Count_Out_i0_carry__2_n_6\,
      O(0) => \Count_Out_i0_carry__2_n_7\,
      S(3 downto 0) => \^d\(16 downto 13)
    );
\Count_Out_i0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__2_n_0\,
      CO(3) => \Count_Out_i0_carry__3_n_0\,
      CO(2) => \Count_Out_i0_carry__3_n_1\,
      CO(1) => \Count_Out_i0_carry__3_n_2\,
      CO(0) => \Count_Out_i0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__3_n_4\,
      O(2) => \Count_Out_i0_carry__3_n_5\,
      O(1) => \Count_Out_i0_carry__3_n_6\,
      O(0) => \Count_Out_i0_carry__3_n_7\,
      S(3 downto 0) => \^d\(20 downto 17)
    );
\Count_Out_i0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__3_n_0\,
      CO(3) => \Count_Out_i0_carry__4_n_0\,
      CO(2) => \Count_Out_i0_carry__4_n_1\,
      CO(1) => \Count_Out_i0_carry__4_n_2\,
      CO(0) => \Count_Out_i0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__4_n_4\,
      O(2) => \Count_Out_i0_carry__4_n_5\,
      O(1) => \Count_Out_i0_carry__4_n_6\,
      O(0) => \Count_Out_i0_carry__4_n_7\,
      S(3 downto 0) => \^d\(24 downto 21)
    );
\Count_Out_i0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__4_n_0\,
      CO(3) => \Count_Out_i0_carry__5_n_0\,
      CO(2) => \Count_Out_i0_carry__5_n_1\,
      CO(1) => \Count_Out_i0_carry__5_n_2\,
      CO(0) => \Count_Out_i0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__5_n_4\,
      O(2) => \Count_Out_i0_carry__5_n_5\,
      O(1) => \Count_Out_i0_carry__5_n_6\,
      O(0) => \Count_Out_i0_carry__5_n_7\,
      S(3 downto 0) => \^d\(28 downto 25)
    );
\Count_Out_i0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__5_n_0\,
      CO(3) => \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_Out_i0_carry__6_n_1\,
      CO(1) => \Count_Out_i0_carry__6_n_2\,
      CO(0) => \Count_Out_i0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__6_n_4\,
      O(2) => \Count_Out_i0_carry__6_n_5\,
      O(1) => \Count_Out_i0_carry__6_n_6\,
      O(0) => \Count_Out_i0_carry__6_n_7\,
      S(3) => Overflow,
      S(2 downto 0) => \^d\(31 downto 29)
    );
\Count_Out_i[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[0]_i_1__3_n_0\
    );
\Count_Out_i[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_6\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[10]_i_1_n_0\
    );
\Count_Out_i[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_5\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[11]_i_1_n_0\
    );
\Count_Out_i[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_4\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[12]_i_1_n_0\
    );
\Count_Out_i[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_7\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[13]_i_1_n_0\
    );
\Count_Out_i[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_6\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[14]_i_1_n_0\
    );
\Count_Out_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_5\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[15]_i_1_n_0\
    );
\Count_Out_i[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_4\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[16]_i_1_n_0\
    );
\Count_Out_i[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_7\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[17]_i_1_n_0\
    );
\Count_Out_i[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_6\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[18]_i_1_n_0\
    );
\Count_Out_i[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_5\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[19]_i_1_n_0\
    );
\Count_Out_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i0_carry_n_7,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[1]_i_1_n_0\
    );
\Count_Out_i[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_4\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[20]_i_1_n_0\
    );
\Count_Out_i[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_7\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[21]_i_1_n_0\
    );
\Count_Out_i[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_6\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[22]_i_1_n_0\
    );
\Count_Out_i[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_5\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[23]_i_1_n_0\
    );
\Count_Out_i[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_4\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[24]_i_1_n_0\
    );
\Count_Out_i[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_7\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[25]_i_1_n_0\
    );
\Count_Out_i[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_6\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[26]_i_1_n_0\
    );
\Count_Out_i[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_5\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[27]_i_1_n_0\
    );
\Count_Out_i[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_4\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[28]_i_1_n_0\
    );
\Count_Out_i[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_7\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[29]_i_1_n_0\
    );
\Count_Out_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i0_carry_n_6,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[2]_i_1_n_0\
    );
\Count_Out_i[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_6\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[30]_i_1_n_0\
    );
\Count_Out_i[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_5\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[31]_i_2_n_0\
    );
\Count_Out_i[32]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => Overflow,
      I1 => Global_Clk_Cnt_En_sync,
      I2 => \Count_Out_i0_carry__6_n_4\,
      I3 => core_aresetn,
      I4 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[32]_i_1__4_n_0\
    );
\Count_Out_i[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i0_carry_n_5,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[3]_i_1_n_0\
    );
\Count_Out_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i0_carry_n_4,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[4]_i_1_n_0\
    );
\Count_Out_i[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_7\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[5]_i_1_n_0\
    );
\Count_Out_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_6\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[6]_i_1_n_0\
    );
\Count_Out_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_5\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[7]_i_1_n_0\
    );
\Count_Out_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_4\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[8]_i_1_n_0\
    );
\Count_Out_i[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_7\,
      I1 => Global_Clk_Cnt_Reset_sync,
      O => \Count_Out_i[9]_i_1_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[0]_i_1__3_n_0\,
      Q => \^d\(0),
      R => SR(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[10]_i_1_n_0\,
      Q => \^d\(10),
      R => SR(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[11]_i_1_n_0\,
      Q => \^d\(11),
      R => SR(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[12]_i_1_n_0\,
      Q => \^d\(12),
      R => SR(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[13]_i_1_n_0\,
      Q => \^d\(13),
      R => SR(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[14]_i_1_n_0\,
      Q => \^d\(14),
      R => SR(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[15]_i_1_n_0\,
      Q => \^d\(15),
      R => SR(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[16]_i_1_n_0\,
      Q => \^d\(16),
      R => SR(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[17]_i_1_n_0\,
      Q => \^d\(17),
      R => SR(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[18]_i_1_n_0\,
      Q => \^d\(18),
      R => SR(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[19]_i_1_n_0\,
      Q => \^d\(19),
      R => SR(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[1]_i_1_n_0\,
      Q => \^d\(1),
      R => SR(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[20]_i_1_n_0\,
      Q => \^d\(20),
      R => SR(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[21]_i_1_n_0\,
      Q => \^d\(21),
      R => SR(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[22]_i_1_n_0\,
      Q => \^d\(22),
      R => SR(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[23]_i_1_n_0\,
      Q => \^d\(23),
      R => SR(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[24]_i_1_n_0\,
      Q => \^d\(24),
      R => SR(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[25]_i_1_n_0\,
      Q => \^d\(25),
      R => SR(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[26]_i_1_n_0\,
      Q => \^d\(26),
      R => SR(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[27]_i_1_n_0\,
      Q => \^d\(27),
      R => SR(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[28]_i_1_n_0\,
      Q => \^d\(28),
      R => SR(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[29]_i_1_n_0\,
      Q => \^d\(29),
      R => SR(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[2]_i_1_n_0\,
      Q => \^d\(2),
      R => SR(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[30]_i_1_n_0\,
      Q => \^d\(30),
      R => SR(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[31]_i_2_n_0\,
      Q => \^d\(31),
      R => SR(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i[32]_i_1__4_n_0\,
      Q => Overflow,
      R => '0'
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[3]_i_1_n_0\,
      Q => \^d\(3),
      R => SR(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[4]_i_1_n_0\,
      Q => \^d\(4),
      R => SR(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[5]_i_1_n_0\,
      Q => \^d\(5),
      R => SR(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[6]_i_1_n_0\,
      Q => \^d\(6),
      R => SR(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[7]_i_1_n_0\,
      Q => \^d\(7),
      R => SR(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[8]_i_1_n_0\,
      Q => \^d\(8),
      R => SR(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => \Count_Out_i[9]_i_1_n_0\,
      Q => \^d\(9),
      R => SR(0)
    );
Overflow_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Overflow,
      Q => Overflow_D1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_49 is
  port (
    \Count_Out_i_reg[32]_0\ : out STD_LOGIC;
    Carry_Out_reg_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_Out_i_reg[0]_0\ : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \Count_Out_i_reg[32]_1\ : in STD_LOGIC;
    Sample_Interval : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Interval_Cnt_Ld_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_49 : entity is "axi_perf_mon_v5_0_31_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_49 is
  signal A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Carry_Out_i_1_n_0 : STD_LOGIC;
  signal \^carry_out_reg_0\ : STD_LOGIC;
  signal Count_Out_i : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \Count_Out_i0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_3\ : STD_LOGIC;
  signal Count_Out_i0_carry_i_1_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_i_2_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_i_3_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_i_4_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal \^count_out_i_reg[32]_0\ : STD_LOGIC;
  signal Overflow_D1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of Count_Out_i0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Count_Out_i0_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Carry_Out_reg_0 <= \^carry_out_reg_0\;
  \Count_Out_i_reg[32]_0\ <= \^count_out_i_reg[32]_0\;
Carry_Out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\,
      I1 => Overflow_D1,
      O => Carry_Out_i_1_n_0
    );
Carry_Out_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Carry_Out_i_1_n_0,
      Q => \^carry_out_reg_0\,
      R => SR(0)
    );
Count_Out_i0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Count_Out_i0_carry_n_0,
      CO(2) => Count_Out_i0_carry_n_1,
      CO(1) => Count_Out_i0_carry_n_2,
      CO(0) => Count_Out_i0_carry_n_3,
      CYINIT => A(0),
      DI(3 downto 0) => A(4 downto 1),
      O(3 downto 0) => Count_Out_i(4 downto 1),
      S(3) => Count_Out_i0_carry_i_1_n_0,
      S(2) => Count_Out_i0_carry_i_2_n_0,
      S(1) => Count_Out_i0_carry_i_3_n_0,
      S(0) => Count_Out_i0_carry_i_4_n_0
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Count_Out_i0_carry_n_0,
      CO(3) => \Count_Out_i0_carry__0_n_0\,
      CO(2) => \Count_Out_i0_carry__0_n_1\,
      CO(1) => \Count_Out_i0_carry__0_n_2\,
      CO(0) => \Count_Out_i0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(8 downto 5),
      O(3 downto 0) => Count_Out_i(8 downto 5),
      S(3) => \Count_Out_i0_carry__0_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__0_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__0_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__0_i_4_n_0\
    );
\Count_Out_i0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(8),
      O => \Count_Out_i0_carry__0_i_1_n_0\
    );
\Count_Out_i0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(7),
      O => \Count_Out_i0_carry__0_i_2_n_0\
    );
\Count_Out_i0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(6),
      O => \Count_Out_i0_carry__0_i_3_n_0\
    );
\Count_Out_i0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(5),
      O => \Count_Out_i0_carry__0_i_4_n_0\
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CO(3) => \Count_Out_i0_carry__1_n_0\,
      CO(2) => \Count_Out_i0_carry__1_n_1\,
      CO(1) => \Count_Out_i0_carry__1_n_2\,
      CO(0) => \Count_Out_i0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(12 downto 9),
      O(3 downto 0) => Count_Out_i(12 downto 9),
      S(3) => \Count_Out_i0_carry__1_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__1_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__1_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__1_i_4_n_0\
    );
\Count_Out_i0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(12),
      O => \Count_Out_i0_carry__1_i_1_n_0\
    );
\Count_Out_i0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(11),
      O => \Count_Out_i0_carry__1_i_2_n_0\
    );
\Count_Out_i0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(10),
      O => \Count_Out_i0_carry__1_i_3_n_0\
    );
\Count_Out_i0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(9),
      O => \Count_Out_i0_carry__1_i_4_n_0\
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CO(3) => \Count_Out_i0_carry__2_n_0\,
      CO(2) => \Count_Out_i0_carry__2_n_1\,
      CO(1) => \Count_Out_i0_carry__2_n_2\,
      CO(0) => \Count_Out_i0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(16 downto 13),
      O(3 downto 0) => Count_Out_i(16 downto 13),
      S(3) => \Count_Out_i0_carry__2_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__2_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__2_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__2_i_4_n_0\
    );
\Count_Out_i0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(16),
      O => \Count_Out_i0_carry__2_i_1_n_0\
    );
\Count_Out_i0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(15),
      O => \Count_Out_i0_carry__2_i_2_n_0\
    );
\Count_Out_i0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(14),
      O => \Count_Out_i0_carry__2_i_3_n_0\
    );
\Count_Out_i0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(13),
      O => \Count_Out_i0_carry__2_i_4_n_0\
    );
\Count_Out_i0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__2_n_0\,
      CO(3) => \Count_Out_i0_carry__3_n_0\,
      CO(2) => \Count_Out_i0_carry__3_n_1\,
      CO(1) => \Count_Out_i0_carry__3_n_2\,
      CO(0) => \Count_Out_i0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(20 downto 17),
      O(3 downto 0) => Count_Out_i(20 downto 17),
      S(3) => \Count_Out_i0_carry__3_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__3_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__3_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__3_i_4_n_0\
    );
\Count_Out_i0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(20),
      O => \Count_Out_i0_carry__3_i_1_n_0\
    );
\Count_Out_i0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(19),
      O => \Count_Out_i0_carry__3_i_2_n_0\
    );
\Count_Out_i0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(18),
      O => \Count_Out_i0_carry__3_i_3_n_0\
    );
\Count_Out_i0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(17),
      O => \Count_Out_i0_carry__3_i_4_n_0\
    );
\Count_Out_i0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__3_n_0\,
      CO(3) => \Count_Out_i0_carry__4_n_0\,
      CO(2) => \Count_Out_i0_carry__4_n_1\,
      CO(1) => \Count_Out_i0_carry__4_n_2\,
      CO(0) => \Count_Out_i0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(24 downto 21),
      O(3 downto 0) => Count_Out_i(24 downto 21),
      S(3) => \Count_Out_i0_carry__4_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__4_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__4_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__4_i_4_n_0\
    );
\Count_Out_i0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(24),
      O => \Count_Out_i0_carry__4_i_1_n_0\
    );
\Count_Out_i0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(23),
      O => \Count_Out_i0_carry__4_i_2_n_0\
    );
\Count_Out_i0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(22),
      O => \Count_Out_i0_carry__4_i_3_n_0\
    );
\Count_Out_i0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(21),
      O => \Count_Out_i0_carry__4_i_4_n_0\
    );
\Count_Out_i0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__4_n_0\,
      CO(3) => \Count_Out_i0_carry__5_n_0\,
      CO(2) => \Count_Out_i0_carry__5_n_1\,
      CO(1) => \Count_Out_i0_carry__5_n_2\,
      CO(0) => \Count_Out_i0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(28 downto 25),
      O(3 downto 0) => Count_Out_i(28 downto 25),
      S(3) => \Count_Out_i0_carry__5_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__5_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__5_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__5_i_4_n_0\
    );
\Count_Out_i0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(28),
      O => \Count_Out_i0_carry__5_i_1_n_0\
    );
\Count_Out_i0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(27),
      O => \Count_Out_i0_carry__5_i_2_n_0\
    );
\Count_Out_i0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(26),
      O => \Count_Out_i0_carry__5_i_3_n_0\
    );
\Count_Out_i0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(25),
      O => \Count_Out_i0_carry__5_i_4_n_0\
    );
\Count_Out_i0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__5_n_0\,
      CO(3) => \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_Out_i0_carry__6_n_1\,
      CO(1) => \Count_Out_i0_carry__6_n_2\,
      CO(0) => \Count_Out_i0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => A(31 downto 29),
      O(3) => O(0),
      O(2 downto 0) => Count_Out_i(31 downto 29),
      S(3) => \Count_Out_i0_carry__6_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__6_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__6_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__6_i_4_n_0\
    );
\Count_Out_i0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\,
      O => \Count_Out_i0_carry__6_i_1_n_0\
    );
\Count_Out_i0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(31),
      O => \Count_Out_i0_carry__6_i_2_n_0\
    );
\Count_Out_i0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(30),
      O => \Count_Out_i0_carry__6_i_3_n_0\
    );
\Count_Out_i0_carry__6_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(29),
      O => \Count_Out_i0_carry__6_i_4_n_0\
    );
Count_Out_i0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(4),
      O => Count_Out_i0_carry_i_1_n_0
    );
Count_Out_i0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(3),
      O => Count_Out_i0_carry_i_2_n_0
    );
Count_Out_i0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(2),
      O => Count_Out_i0_carry_i_3_n_0
    );
Count_Out_i0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(1),
      O => Count_Out_i0_carry_i_4_n_0
    );
\Count_Out_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA3"
    )
        port map (
      I0 => Sample_Interval(0),
      I1 => A(0),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(0)
    );
\Count_Out_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(10),
      I1 => Count_Out_i(10),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(10)
    );
\Count_Out_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(11),
      I1 => Count_Out_i(11),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(11)
    );
\Count_Out_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(12),
      I1 => Count_Out_i(12),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(12)
    );
\Count_Out_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(13),
      I1 => Count_Out_i(13),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(13)
    );
\Count_Out_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(14),
      I1 => Count_Out_i(14),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(14)
    );
\Count_Out_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(15),
      I1 => Count_Out_i(15),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(15)
    );
\Count_Out_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(16),
      I1 => Count_Out_i(16),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(16)
    );
\Count_Out_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(17),
      I1 => Count_Out_i(17),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(17)
    );
\Count_Out_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(18),
      I1 => Count_Out_i(18),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(18)
    );
\Count_Out_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(19),
      I1 => Count_Out_i(19),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(19)
    );
\Count_Out_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(1),
      I1 => Count_Out_i(1),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(1)
    );
\Count_Out_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(20),
      I1 => Count_Out_i(20),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(20)
    );
\Count_Out_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(21),
      I1 => Count_Out_i(21),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(21)
    );
\Count_Out_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(22),
      I1 => Count_Out_i(22),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(22)
    );
\Count_Out_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(23),
      I1 => Count_Out_i(23),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(23)
    );
\Count_Out_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(24),
      I1 => Count_Out_i(24),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(24)
    );
\Count_Out_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(25),
      I1 => Count_Out_i(25),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(25)
    );
\Count_Out_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(26),
      I1 => Count_Out_i(26),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(26)
    );
\Count_Out_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(27),
      I1 => Count_Out_i(27),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(27)
    );
\Count_Out_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(28),
      I1 => Count_Out_i(28),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(28)
    );
\Count_Out_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(29),
      I1 => Count_Out_i(29),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(29)
    );
\Count_Out_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(2),
      I1 => Count_Out_i(2),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(2)
    );
\Count_Out_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(30),
      I1 => Count_Out_i(30),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(30)
    );
\Count_Out_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(31),
      I1 => Count_Out_i(31),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(31)
    );
\Count_Out_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(3),
      I1 => Count_Out_i(3),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(3)
    );
\Count_Out_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(4),
      I1 => Count_Out_i(4),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(4)
    );
\Count_Out_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(5),
      I1 => Count_Out_i(5),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(5)
    );
\Count_Out_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(6),
      I1 => Count_Out_i(6),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(6)
    );
\Count_Out_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(7),
      I1 => Count_Out_i(7),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(7)
    );
\Count_Out_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(8),
      I1 => Count_Out_i(8),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(8)
    );
\Count_Out_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(9),
      I1 => Count_Out_i(9),
      I2 => Interval_Cnt_Ld_sync,
      I3 => \^carry_out_reg_0\,
      O => p_1_in(9)
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(0),
      Q => A(0),
      R => SR(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(10),
      Q => A(10),
      R => SR(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(11),
      Q => A(11),
      R => SR(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(12),
      Q => A(12),
      R => SR(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(13),
      Q => A(13),
      R => SR(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(14),
      Q => A(14),
      R => SR(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(15),
      Q => A(15),
      R => SR(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(16),
      Q => A(16),
      R => SR(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(17),
      Q => A(17),
      R => SR(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(18),
      Q => A(18),
      R => SR(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(19),
      Q => A(19),
      R => SR(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(1),
      Q => A(1),
      R => SR(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(20),
      Q => A(20),
      R => SR(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(21),
      Q => A(21),
      R => SR(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(22),
      Q => A(22),
      R => SR(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(23),
      Q => A(23),
      R => SR(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(24),
      Q => A(24),
      R => SR(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(25),
      Q => A(25),
      R => SR(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(26),
      Q => A(26),
      R => SR(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(27),
      Q => A(27),
      R => SR(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(28),
      Q => A(28),
      R => SR(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(29),
      Q => A(29),
      R => SR(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(2),
      Q => A(2),
      R => SR(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(30),
      Q => A(30),
      R => SR(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(31),
      Q => A(31),
      R => SR(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[32]_1\,
      Q => \^count_out_i_reg[32]_0\,
      R => '0'
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(3),
      Q => A(3),
      R => SR(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(4),
      Q => A(4),
      R => SR(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(5),
      Q => A(5),
      R => SR(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(6),
      Q => A(6),
      R => SR(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(7),
      Q => A(7),
      R => SR(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(8),
      Q => A(8),
      R => SR(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\,
      D => p_1_in(9),
      Q => A(9),
      R => SR(0)
    );
Overflow_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \^count_out_i_reg[32]_0\,
      Q => Overflow_D1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_Out_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_out_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_4__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_4__2_n_0\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_p_0_out_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\Count_Out_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_1_in(0)
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(0),
      Q => \^q\(0),
      R => SR(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(10),
      Q => \^q\(10),
      R => SR(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(11),
      Q => \^q\(11),
      R => SR(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(12),
      Q => \^q\(12),
      R => SR(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(13),
      Q => \^q\(13),
      R => SR(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(14),
      Q => \^q\(14),
      R => SR(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(15),
      Q => \^q\(15),
      R => SR(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(16),
      Q => \^q\(16),
      R => SR(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(17),
      Q => \^q\(17),
      R => SR(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(18),
      Q => \^q\(18),
      R => SR(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(19),
      Q => \^q\(19),
      R => SR(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(1),
      Q => \^q\(1),
      R => SR(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(20),
      Q => \^q\(20),
      R => SR(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(21),
      Q => \^q\(21),
      R => SR(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(22),
      Q => \^q\(22),
      R => SR(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(23),
      Q => \^q\(23),
      R => SR(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(24),
      Q => \^q\(24),
      R => SR(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(25),
      Q => \^q\(25),
      R => SR(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(26),
      Q => \^q\(26),
      R => SR(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(27),
      Q => \^q\(27),
      R => SR(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(28),
      Q => \^q\(28),
      R => SR(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(29),
      Q => \^q\(29),
      R => SR(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(2),
      Q => \^q\(2),
      R => SR(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(30),
      Q => \^q\(30),
      R => SR(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(31),
      Q => \^q\(31),
      R => SR(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(32),
      Q => \^q\(32),
      R => SR(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(3),
      Q => \^q\(3),
      R => SR(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(4),
      Q => \^q\(4),
      R => SR(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(5),
      Q => \^q\(5),
      R => SR(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(6),
      Q => \^q\(6),
      R => SR(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(7),
      Q => \^q\(7),
      R => SR(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(8),
      Q => \^q\(8),
      R => SR(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(9),
      Q => \^q\(9),
      R => SR(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => \p_0_out_carry_i_1__2_n_0\,
      O(3 downto 0) => p_1_in(4 downto 1),
      S(3) => \p_0_out_carry_i_2__2_n_0\,
      S(2) => \p_0_out_carry_i_3__2_n_0\,
      S(1) => \p_0_out_carry_i_4__2_n_0\,
      S(0) => \^q\(1)
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \p_0_out_carry__0_n_0\,
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => p_1_in(8 downto 5),
      S(3) => \p_0_out_carry__0_i_1__2_n_0\,
      S(2) => \p_0_out_carry__0_i_2__2_n_0\,
      S(1) => \p_0_out_carry__0_i_3__2_n_0\,
      S(0) => \p_0_out_carry__0_i_4__2_n_0\
    );
\p_0_out_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \p_0_out_carry__0_i_1__2_n_0\
    );
\p_0_out_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \p_0_out_carry__0_i_2__2_n_0\
    );
\p_0_out_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \p_0_out_carry__0_i_3__2_n_0\
    );
\p_0_out_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \p_0_out_carry__0_i_4__2_n_0\
    );
\p_0_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__0_n_0\,
      CO(3) => \p_0_out_carry__1_n_0\,
      CO(2) => \p_0_out_carry__1_n_1\,
      CO(1) => \p_0_out_carry__1_n_2\,
      CO(0) => \p_0_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3 downto 0) => p_1_in(12 downto 9),
      S(3) => \p_0_out_carry__1_i_1__2_n_0\,
      S(2) => \p_0_out_carry__1_i_2__2_n_0\,
      S(1) => \p_0_out_carry__1_i_3__2_n_0\,
      S(0) => \p_0_out_carry__1_i_4__2_n_0\
    );
\p_0_out_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \p_0_out_carry__1_i_1__2_n_0\
    );
\p_0_out_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \p_0_out_carry__1_i_2__2_n_0\
    );
\p_0_out_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \p_0_out_carry__1_i_3__2_n_0\
    );
\p_0_out_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \p_0_out_carry__1_i_4__2_n_0\
    );
\p_0_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__1_n_0\,
      CO(3) => \p_0_out_carry__2_n_0\,
      CO(2) => \p_0_out_carry__2_n_1\,
      CO(1) => \p_0_out_carry__2_n_2\,
      CO(0) => \p_0_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(15 downto 12),
      O(3 downto 0) => p_1_in(16 downto 13),
      S(3) => \p_0_out_carry__2_i_1__2_n_0\,
      S(2) => \p_0_out_carry__2_i_2__2_n_0\,
      S(1) => \p_0_out_carry__2_i_3__2_n_0\,
      S(0) => \p_0_out_carry__2_i_4__2_n_0\
    );
\p_0_out_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      O => \p_0_out_carry__2_i_1__2_n_0\
    );
\p_0_out_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      O => \p_0_out_carry__2_i_2__2_n_0\
    );
\p_0_out_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \p_0_out_carry__2_i_3__2_n_0\
    );
\p_0_out_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \p_0_out_carry__2_i_4__2_n_0\
    );
\p_0_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__2_n_0\,
      CO(3) => \p_0_out_carry__3_n_0\,
      CO(2) => \p_0_out_carry__3_n_1\,
      CO(1) => \p_0_out_carry__3_n_2\,
      CO(0) => \p_0_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(19 downto 16),
      O(3 downto 0) => p_1_in(20 downto 17),
      S(3) => \p_0_out_carry__3_i_1__2_n_0\,
      S(2) => \p_0_out_carry__3_i_2__2_n_0\,
      S(1) => \p_0_out_carry__3_i_3__2_n_0\,
      S(0) => \p_0_out_carry__3_i_4__2_n_0\
    );
\p_0_out_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(20),
      O => \p_0_out_carry__3_i_1__2_n_0\
    );
\p_0_out_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(19),
      O => \p_0_out_carry__3_i_2__2_n_0\
    );
\p_0_out_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(18),
      O => \p_0_out_carry__3_i_3__2_n_0\
    );
\p_0_out_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      O => \p_0_out_carry__3_i_4__2_n_0\
    );
\p_0_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__3_n_0\,
      CO(3) => \p_0_out_carry__4_n_0\,
      CO(2) => \p_0_out_carry__4_n_1\,
      CO(1) => \p_0_out_carry__4_n_2\,
      CO(0) => \p_0_out_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(23 downto 20),
      O(3 downto 0) => p_1_in(24 downto 21),
      S(3) => \p_0_out_carry__4_i_1__2_n_0\,
      S(2) => \p_0_out_carry__4_i_2__2_n_0\,
      S(1) => \p_0_out_carry__4_i_3__2_n_0\,
      S(0) => \p_0_out_carry__4_i_4__2_n_0\
    );
\p_0_out_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(24),
      O => \p_0_out_carry__4_i_1__2_n_0\
    );
\p_0_out_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      O => \p_0_out_carry__4_i_2__2_n_0\
    );
\p_0_out_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(22),
      O => \p_0_out_carry__4_i_3__2_n_0\
    );
\p_0_out_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(21),
      O => \p_0_out_carry__4_i_4__2_n_0\
    );
\p_0_out_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__4_n_0\,
      CO(3) => \p_0_out_carry__5_n_0\,
      CO(2) => \p_0_out_carry__5_n_1\,
      CO(1) => \p_0_out_carry__5_n_2\,
      CO(0) => \p_0_out_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(27 downto 24),
      O(3 downto 0) => p_1_in(28 downto 25),
      S(3) => \p_0_out_carry__5_i_1__2_n_0\,
      S(2) => \p_0_out_carry__5_i_2__2_n_0\,
      S(1) => \p_0_out_carry__5_i_3__2_n_0\,
      S(0) => \p_0_out_carry__5_i_4__2_n_0\
    );
\p_0_out_carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      O => \p_0_out_carry__5_i_1__2_n_0\
    );
\p_0_out_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      O => \p_0_out_carry__5_i_2__2_n_0\
    );
\p_0_out_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(26),
      O => \p_0_out_carry__5_i_3__2_n_0\
    );
\p_0_out_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(25),
      O => \p_0_out_carry__5_i_4__2_n_0\
    );
\p_0_out_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__5_n_0\,
      CO(3) => \NLW_p_0_out_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__6_n_1\,
      CO(1) => \p_0_out_carry__6_n_2\,
      CO(0) => \p_0_out_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(30 downto 28),
      O(3 downto 0) => p_1_in(32 downto 29),
      S(3) => \p_0_out_carry__6_i_1__2_n_0\,
      S(2) => \p_0_out_carry__6_i_2__2_n_0\,
      S(1) => \p_0_out_carry__6_i_3__2_n_0\,
      S(0) => \p_0_out_carry__6_i_4__2_n_0\
    );
\p_0_out_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(32),
      O => \p_0_out_carry__6_i_1__2_n_0\
    );
\p_0_out_carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(31),
      O => \p_0_out_carry__6_i_2__2_n_0\
    );
\p_0_out_carry__6_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(30),
      O => \p_0_out_carry__6_i_3__2_n_0\
    );
\p_0_out_carry__6_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      O => \p_0_out_carry__6_i_4__2_n_0\
    );
\p_0_out_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \p_0_out_carry_i_1__2_n_0\
    );
\p_0_out_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \p_0_out_carry_i_2__2_n_0\
    );
\p_0_out_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \p_0_out_carry_i_3__2_n_0\
    );
\p_0_out_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \p_0_out_carry_i_4__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_21 is
  port (
    \Count_Out_i_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_n : in STD_LOGIC;
    Data_valid_reg2 : in STD_LOGIC;
    Metrics_Cnt_En_Int : in STD_LOGIC;
    Wr_Lat_Start : in STD_LOGIC;
    Data_valid_reg1 : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_21 : entity is "axi_perf_mon_v5_0_31_counter_ovf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_21 is
  signal \Count_Out_i[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \^count_out_i_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_out_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_4__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_4__1_n_0\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_p_0_out_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \Count_Out_i_reg[32]_0\(32 downto 0) <= \^count_out_i_reg[32]_0\(32 downto 0);
  SR(0) <= \^sr\(0);
\Count_Out_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(0),
      O => p_1_in(0)
    );
\Count_Out_i[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => Data_valid_reg2,
      I1 => Metrics_Cnt_En_Int,
      I2 => Wr_Lat_Start,
      I3 => Data_valid_reg1,
      O => \Count_Out_i[32]_i_1__1_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(0),
      Q => \^count_out_i_reg[32]_0\(0),
      R => \^sr\(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(10),
      Q => \^count_out_i_reg[32]_0\(10),
      R => \^sr\(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(11),
      Q => \^count_out_i_reg[32]_0\(11),
      R => \^sr\(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(12),
      Q => \^count_out_i_reg[32]_0\(12),
      R => \^sr\(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(13),
      Q => \^count_out_i_reg[32]_0\(13),
      R => \^sr\(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(14),
      Q => \^count_out_i_reg[32]_0\(14),
      R => \^sr\(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(15),
      Q => \^count_out_i_reg[32]_0\(15),
      R => \^sr\(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(16),
      Q => \^count_out_i_reg[32]_0\(16),
      R => \^sr\(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(17),
      Q => \^count_out_i_reg[32]_0\(17),
      R => \^sr\(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(18),
      Q => \^count_out_i_reg[32]_0\(18),
      R => \^sr\(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(19),
      Q => \^count_out_i_reg[32]_0\(19),
      R => \^sr\(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(1),
      Q => \^count_out_i_reg[32]_0\(1),
      R => \^sr\(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(20),
      Q => \^count_out_i_reg[32]_0\(20),
      R => \^sr\(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(21),
      Q => \^count_out_i_reg[32]_0\(21),
      R => \^sr\(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(22),
      Q => \^count_out_i_reg[32]_0\(22),
      R => \^sr\(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(23),
      Q => \^count_out_i_reg[32]_0\(23),
      R => \^sr\(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(24),
      Q => \^count_out_i_reg[32]_0\(24),
      R => \^sr\(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(25),
      Q => \^count_out_i_reg[32]_0\(25),
      R => \^sr\(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(26),
      Q => \^count_out_i_reg[32]_0\(26),
      R => \^sr\(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(27),
      Q => \^count_out_i_reg[32]_0\(27),
      R => \^sr\(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(28),
      Q => \^count_out_i_reg[32]_0\(28),
      R => \^sr\(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(29),
      Q => \^count_out_i_reg[32]_0\(29),
      R => \^sr\(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(2),
      Q => \^count_out_i_reg[32]_0\(2),
      R => \^sr\(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(30),
      Q => \^count_out_i_reg[32]_0\(30),
      R => \^sr\(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(31),
      Q => \^count_out_i_reg[32]_0\(31),
      R => \^sr\(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(32),
      Q => \^count_out_i_reg[32]_0\(32),
      R => \^sr\(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(3),
      Q => \^count_out_i_reg[32]_0\(3),
      R => \^sr\(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(4),
      Q => \^count_out_i_reg[32]_0\(4),
      R => \^sr\(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(5),
      Q => \^count_out_i_reg[32]_0\(5),
      R => \^sr\(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(6),
      Q => \^count_out_i_reg[32]_0\(6),
      R => \^sr\(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(7),
      Q => \^count_out_i_reg[32]_0\(7),
      R => \^sr\(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(8),
      Q => \^count_out_i_reg[32]_0\(8),
      R => \^sr\(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => p_1_in(9),
      Q => \^count_out_i_reg[32]_0\(9),
      R => \^sr\(0)
    );
\empty_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_int_n,
      O => \^sr\(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => \^count_out_i_reg[32]_0\(0),
      DI(3 downto 1) => \^count_out_i_reg[32]_0\(3 downto 1),
      DI(0) => \p_0_out_carry_i_1__1_n_0\,
      O(3 downto 0) => p_1_in(4 downto 1),
      S(3) => \p_0_out_carry_i_2__1_n_0\,
      S(2) => \p_0_out_carry_i_3__1_n_0\,
      S(1) => \p_0_out_carry_i_4__1_n_0\,
      S(0) => \^count_out_i_reg[32]_0\(1)
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \p_0_out_carry__0_n_0\,
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^count_out_i_reg[32]_0\(7 downto 4),
      O(3 downto 0) => p_1_in(8 downto 5),
      S(3) => \p_0_out_carry__0_i_1__1_n_0\,
      S(2) => \p_0_out_carry__0_i_2__1_n_0\,
      S(1) => \p_0_out_carry__0_i_3__1_n_0\,
      S(0) => \p_0_out_carry__0_i_4__1_n_0\
    );
\p_0_out_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(7),
      I1 => \^count_out_i_reg[32]_0\(8),
      O => \p_0_out_carry__0_i_1__1_n_0\
    );
\p_0_out_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(6),
      I1 => \^count_out_i_reg[32]_0\(7),
      O => \p_0_out_carry__0_i_2__1_n_0\
    );
\p_0_out_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(5),
      I1 => \^count_out_i_reg[32]_0\(6),
      O => \p_0_out_carry__0_i_3__1_n_0\
    );
\p_0_out_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(4),
      I1 => \^count_out_i_reg[32]_0\(5),
      O => \p_0_out_carry__0_i_4__1_n_0\
    );
\p_0_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__0_n_0\,
      CO(3) => \p_0_out_carry__1_n_0\,
      CO(2) => \p_0_out_carry__1_n_1\,
      CO(1) => \p_0_out_carry__1_n_2\,
      CO(0) => \p_0_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^count_out_i_reg[32]_0\(11 downto 8),
      O(3 downto 0) => p_1_in(12 downto 9),
      S(3) => \p_0_out_carry__1_i_1__1_n_0\,
      S(2) => \p_0_out_carry__1_i_2__1_n_0\,
      S(1) => \p_0_out_carry__1_i_3__1_n_0\,
      S(0) => \p_0_out_carry__1_i_4__1_n_0\
    );
\p_0_out_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(11),
      I1 => \^count_out_i_reg[32]_0\(12),
      O => \p_0_out_carry__1_i_1__1_n_0\
    );
\p_0_out_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(10),
      I1 => \^count_out_i_reg[32]_0\(11),
      O => \p_0_out_carry__1_i_2__1_n_0\
    );
\p_0_out_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(9),
      I1 => \^count_out_i_reg[32]_0\(10),
      O => \p_0_out_carry__1_i_3__1_n_0\
    );
\p_0_out_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(8),
      I1 => \^count_out_i_reg[32]_0\(9),
      O => \p_0_out_carry__1_i_4__1_n_0\
    );
\p_0_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__1_n_0\,
      CO(3) => \p_0_out_carry__2_n_0\,
      CO(2) => \p_0_out_carry__2_n_1\,
      CO(1) => \p_0_out_carry__2_n_2\,
      CO(0) => \p_0_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^count_out_i_reg[32]_0\(15 downto 12),
      O(3 downto 0) => p_1_in(16 downto 13),
      S(3) => \p_0_out_carry__2_i_1__1_n_0\,
      S(2) => \p_0_out_carry__2_i_2__1_n_0\,
      S(1) => \p_0_out_carry__2_i_3__1_n_0\,
      S(0) => \p_0_out_carry__2_i_4__1_n_0\
    );
\p_0_out_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(15),
      I1 => \^count_out_i_reg[32]_0\(16),
      O => \p_0_out_carry__2_i_1__1_n_0\
    );
\p_0_out_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(14),
      I1 => \^count_out_i_reg[32]_0\(15),
      O => \p_0_out_carry__2_i_2__1_n_0\
    );
\p_0_out_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(13),
      I1 => \^count_out_i_reg[32]_0\(14),
      O => \p_0_out_carry__2_i_3__1_n_0\
    );
\p_0_out_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(12),
      I1 => \^count_out_i_reg[32]_0\(13),
      O => \p_0_out_carry__2_i_4__1_n_0\
    );
\p_0_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__2_n_0\,
      CO(3) => \p_0_out_carry__3_n_0\,
      CO(2) => \p_0_out_carry__3_n_1\,
      CO(1) => \p_0_out_carry__3_n_2\,
      CO(0) => \p_0_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^count_out_i_reg[32]_0\(19 downto 16),
      O(3 downto 0) => p_1_in(20 downto 17),
      S(3) => \p_0_out_carry__3_i_1__1_n_0\,
      S(2) => \p_0_out_carry__3_i_2__1_n_0\,
      S(1) => \p_0_out_carry__3_i_3__1_n_0\,
      S(0) => \p_0_out_carry__3_i_4__1_n_0\
    );
\p_0_out_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(19),
      I1 => \^count_out_i_reg[32]_0\(20),
      O => \p_0_out_carry__3_i_1__1_n_0\
    );
\p_0_out_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(18),
      I1 => \^count_out_i_reg[32]_0\(19),
      O => \p_0_out_carry__3_i_2__1_n_0\
    );
\p_0_out_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(17),
      I1 => \^count_out_i_reg[32]_0\(18),
      O => \p_0_out_carry__3_i_3__1_n_0\
    );
\p_0_out_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(16),
      I1 => \^count_out_i_reg[32]_0\(17),
      O => \p_0_out_carry__3_i_4__1_n_0\
    );
\p_0_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__3_n_0\,
      CO(3) => \p_0_out_carry__4_n_0\,
      CO(2) => \p_0_out_carry__4_n_1\,
      CO(1) => \p_0_out_carry__4_n_2\,
      CO(0) => \p_0_out_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^count_out_i_reg[32]_0\(23 downto 20),
      O(3 downto 0) => p_1_in(24 downto 21),
      S(3) => \p_0_out_carry__4_i_1__1_n_0\,
      S(2) => \p_0_out_carry__4_i_2__1_n_0\,
      S(1) => \p_0_out_carry__4_i_3__1_n_0\,
      S(0) => \p_0_out_carry__4_i_4__1_n_0\
    );
\p_0_out_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(23),
      I1 => \^count_out_i_reg[32]_0\(24),
      O => \p_0_out_carry__4_i_1__1_n_0\
    );
\p_0_out_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(22),
      I1 => \^count_out_i_reg[32]_0\(23),
      O => \p_0_out_carry__4_i_2__1_n_0\
    );
\p_0_out_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(21),
      I1 => \^count_out_i_reg[32]_0\(22),
      O => \p_0_out_carry__4_i_3__1_n_0\
    );
\p_0_out_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(20),
      I1 => \^count_out_i_reg[32]_0\(21),
      O => \p_0_out_carry__4_i_4__1_n_0\
    );
\p_0_out_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__4_n_0\,
      CO(3) => \p_0_out_carry__5_n_0\,
      CO(2) => \p_0_out_carry__5_n_1\,
      CO(1) => \p_0_out_carry__5_n_2\,
      CO(0) => \p_0_out_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^count_out_i_reg[32]_0\(27 downto 24),
      O(3 downto 0) => p_1_in(28 downto 25),
      S(3) => \p_0_out_carry__5_i_1__1_n_0\,
      S(2) => \p_0_out_carry__5_i_2__1_n_0\,
      S(1) => \p_0_out_carry__5_i_3__1_n_0\,
      S(0) => \p_0_out_carry__5_i_4__1_n_0\
    );
\p_0_out_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(27),
      I1 => \^count_out_i_reg[32]_0\(28),
      O => \p_0_out_carry__5_i_1__1_n_0\
    );
\p_0_out_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(26),
      I1 => \^count_out_i_reg[32]_0\(27),
      O => \p_0_out_carry__5_i_2__1_n_0\
    );
\p_0_out_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(25),
      I1 => \^count_out_i_reg[32]_0\(26),
      O => \p_0_out_carry__5_i_3__1_n_0\
    );
\p_0_out_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(24),
      I1 => \^count_out_i_reg[32]_0\(25),
      O => \p_0_out_carry__5_i_4__1_n_0\
    );
\p_0_out_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__5_n_0\,
      CO(3) => \NLW_p_0_out_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__6_n_1\,
      CO(1) => \p_0_out_carry__6_n_2\,
      CO(0) => \p_0_out_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^count_out_i_reg[32]_0\(30 downto 28),
      O(3 downto 0) => p_1_in(32 downto 29),
      S(3) => \p_0_out_carry__6_i_1__1_n_0\,
      S(2) => \p_0_out_carry__6_i_2__1_n_0\,
      S(1) => \p_0_out_carry__6_i_3__1_n_0\,
      S(0) => \p_0_out_carry__6_i_4__1_n_0\
    );
\p_0_out_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(31),
      I1 => \^count_out_i_reg[32]_0\(32),
      O => \p_0_out_carry__6_i_1__1_n_0\
    );
\p_0_out_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(30),
      I1 => \^count_out_i_reg[32]_0\(31),
      O => \p_0_out_carry__6_i_2__1_n_0\
    );
\p_0_out_carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(29),
      I1 => \^count_out_i_reg[32]_0\(30),
      O => \p_0_out_carry__6_i_3__1_n_0\
    );
\p_0_out_carry__6_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(28),
      I1 => \^count_out_i_reg[32]_0\(29),
      O => \p_0_out_carry__6_i_4__1_n_0\
    );
\p_0_out_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(1),
      O => \p_0_out_carry_i_1__1_n_0\
    );
\p_0_out_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(3),
      I1 => \^count_out_i_reg[32]_0\(4),
      O => \p_0_out_carry_i_2__1_n_0\
    );
\p_0_out_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(2),
      I1 => \^count_out_i_reg[32]_0\(3),
      O => \p_0_out_carry_i_3__1_n_0\
    );
\p_0_out_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_out_i_reg[32]_0\(1),
      I1 => \^count_out_i_reg[32]_0\(2),
      O => \p_0_out_carry_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_46 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_Out_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_46 : entity is "axi_perf_mon_v5_0_31_counter_ovf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_46 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_out_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_4__0_n_0\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_p_0_out_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\Count_Out_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_1_in(0)
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(0),
      Q => \^q\(0),
      R => SR(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(10),
      Q => \^q\(10),
      R => SR(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(11),
      Q => \^q\(11),
      R => SR(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(12),
      Q => \^q\(12),
      R => SR(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(13),
      Q => \^q\(13),
      R => SR(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(14),
      Q => \^q\(14),
      R => SR(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(15),
      Q => \^q\(15),
      R => SR(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(16),
      Q => \^q\(16),
      R => SR(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(17),
      Q => \^q\(17),
      R => SR(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(18),
      Q => \^q\(18),
      R => SR(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(19),
      Q => \^q\(19),
      R => SR(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(1),
      Q => \^q\(1),
      R => SR(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(20),
      Q => \^q\(20),
      R => SR(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(21),
      Q => \^q\(21),
      R => SR(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(22),
      Q => \^q\(22),
      R => SR(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(23),
      Q => \^q\(23),
      R => SR(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(24),
      Q => \^q\(24),
      R => SR(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(25),
      Q => \^q\(25),
      R => SR(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(26),
      Q => \^q\(26),
      R => SR(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(27),
      Q => \^q\(27),
      R => SR(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(28),
      Q => \^q\(28),
      R => SR(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(29),
      Q => \^q\(29),
      R => SR(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(2),
      Q => \^q\(2),
      R => SR(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(30),
      Q => \^q\(30),
      R => SR(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(31),
      Q => \^q\(31),
      R => SR(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(32),
      Q => \^q\(32),
      R => SR(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(3),
      Q => \^q\(3),
      R => SR(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(4),
      Q => \^q\(4),
      R => SR(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(5),
      Q => \^q\(5),
      R => SR(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(6),
      Q => \^q\(6),
      R => SR(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(7),
      Q => \^q\(7),
      R => SR(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(8),
      Q => \^q\(8),
      R => SR(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i_reg[0]_0\(0),
      D => p_1_in(9),
      Q => \^q\(9),
      R => SR(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => \p_0_out_carry_i_1__0_n_0\,
      O(3 downto 0) => p_1_in(4 downto 1),
      S(3) => \p_0_out_carry_i_2__0_n_0\,
      S(2) => \p_0_out_carry_i_3__0_n_0\,
      S(1) => \p_0_out_carry_i_4__0_n_0\,
      S(0) => \^q\(1)
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \p_0_out_carry__0_n_0\,
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => p_1_in(8 downto 5),
      S(3) => \p_0_out_carry__0_i_1__0_n_0\,
      S(2) => \p_0_out_carry__0_i_2__0_n_0\,
      S(1) => \p_0_out_carry__0_i_3__0_n_0\,
      S(0) => \p_0_out_carry__0_i_4__0_n_0\
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \p_0_out_carry__0_i_1__0_n_0\
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \p_0_out_carry__0_i_2__0_n_0\
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \p_0_out_carry__0_i_3__0_n_0\
    );
\p_0_out_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \p_0_out_carry__0_i_4__0_n_0\
    );
\p_0_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__0_n_0\,
      CO(3) => \p_0_out_carry__1_n_0\,
      CO(2) => \p_0_out_carry__1_n_1\,
      CO(1) => \p_0_out_carry__1_n_2\,
      CO(0) => \p_0_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3 downto 0) => p_1_in(12 downto 9),
      S(3) => \p_0_out_carry__1_i_1__0_n_0\,
      S(2) => \p_0_out_carry__1_i_2__0_n_0\,
      S(1) => \p_0_out_carry__1_i_3__0_n_0\,
      S(0) => \p_0_out_carry__1_i_4__0_n_0\
    );
\p_0_out_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \p_0_out_carry__1_i_1__0_n_0\
    );
\p_0_out_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \p_0_out_carry__1_i_2__0_n_0\
    );
\p_0_out_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \p_0_out_carry__1_i_3__0_n_0\
    );
\p_0_out_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \p_0_out_carry__1_i_4__0_n_0\
    );
\p_0_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__1_n_0\,
      CO(3) => \p_0_out_carry__2_n_0\,
      CO(2) => \p_0_out_carry__2_n_1\,
      CO(1) => \p_0_out_carry__2_n_2\,
      CO(0) => \p_0_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(15 downto 12),
      O(3 downto 0) => p_1_in(16 downto 13),
      S(3) => \p_0_out_carry__2_i_1__0_n_0\,
      S(2) => \p_0_out_carry__2_i_2__0_n_0\,
      S(1) => \p_0_out_carry__2_i_3__0_n_0\,
      S(0) => \p_0_out_carry__2_i_4__0_n_0\
    );
\p_0_out_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      O => \p_0_out_carry__2_i_1__0_n_0\
    );
\p_0_out_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      O => \p_0_out_carry__2_i_2__0_n_0\
    );
\p_0_out_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \p_0_out_carry__2_i_3__0_n_0\
    );
\p_0_out_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \p_0_out_carry__2_i_4__0_n_0\
    );
\p_0_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__2_n_0\,
      CO(3) => \p_0_out_carry__3_n_0\,
      CO(2) => \p_0_out_carry__3_n_1\,
      CO(1) => \p_0_out_carry__3_n_2\,
      CO(0) => \p_0_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(19 downto 16),
      O(3 downto 0) => p_1_in(20 downto 17),
      S(3) => \p_0_out_carry__3_i_1__0_n_0\,
      S(2) => \p_0_out_carry__3_i_2__0_n_0\,
      S(1) => \p_0_out_carry__3_i_3__0_n_0\,
      S(0) => \p_0_out_carry__3_i_4__0_n_0\
    );
\p_0_out_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(20),
      O => \p_0_out_carry__3_i_1__0_n_0\
    );
\p_0_out_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(19),
      O => \p_0_out_carry__3_i_2__0_n_0\
    );
\p_0_out_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(18),
      O => \p_0_out_carry__3_i_3__0_n_0\
    );
\p_0_out_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      O => \p_0_out_carry__3_i_4__0_n_0\
    );
\p_0_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__3_n_0\,
      CO(3) => \p_0_out_carry__4_n_0\,
      CO(2) => \p_0_out_carry__4_n_1\,
      CO(1) => \p_0_out_carry__4_n_2\,
      CO(0) => \p_0_out_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(23 downto 20),
      O(3 downto 0) => p_1_in(24 downto 21),
      S(3) => \p_0_out_carry__4_i_1__0_n_0\,
      S(2) => \p_0_out_carry__4_i_2__0_n_0\,
      S(1) => \p_0_out_carry__4_i_3__0_n_0\,
      S(0) => \p_0_out_carry__4_i_4__0_n_0\
    );
\p_0_out_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(24),
      O => \p_0_out_carry__4_i_1__0_n_0\
    );
\p_0_out_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      O => \p_0_out_carry__4_i_2__0_n_0\
    );
\p_0_out_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(22),
      O => \p_0_out_carry__4_i_3__0_n_0\
    );
\p_0_out_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(21),
      O => \p_0_out_carry__4_i_4__0_n_0\
    );
\p_0_out_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__4_n_0\,
      CO(3) => \p_0_out_carry__5_n_0\,
      CO(2) => \p_0_out_carry__5_n_1\,
      CO(1) => \p_0_out_carry__5_n_2\,
      CO(0) => \p_0_out_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(27 downto 24),
      O(3 downto 0) => p_1_in(28 downto 25),
      S(3) => \p_0_out_carry__5_i_1__0_n_0\,
      S(2) => \p_0_out_carry__5_i_2__0_n_0\,
      S(1) => \p_0_out_carry__5_i_3__0_n_0\,
      S(0) => \p_0_out_carry__5_i_4__0_n_0\
    );
\p_0_out_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      O => \p_0_out_carry__5_i_1__0_n_0\
    );
\p_0_out_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      O => \p_0_out_carry__5_i_2__0_n_0\
    );
\p_0_out_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(26),
      O => \p_0_out_carry__5_i_3__0_n_0\
    );
\p_0_out_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(25),
      O => \p_0_out_carry__5_i_4__0_n_0\
    );
\p_0_out_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__5_n_0\,
      CO(3) => \NLW_p_0_out_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__6_n_1\,
      CO(1) => \p_0_out_carry__6_n_2\,
      CO(0) => \p_0_out_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(30 downto 28),
      O(3 downto 0) => p_1_in(32 downto 29),
      S(3) => \p_0_out_carry__6_i_1__0_n_0\,
      S(2) => \p_0_out_carry__6_i_2__0_n_0\,
      S(1) => \p_0_out_carry__6_i_3__0_n_0\,
      S(0) => \p_0_out_carry__6_i_4__0_n_0\
    );
\p_0_out_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(32),
      O => \p_0_out_carry__6_i_1__0_n_0\
    );
\p_0_out_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(31),
      O => \p_0_out_carry__6_i_2__0_n_0\
    );
\p_0_out_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(30),
      O => \p_0_out_carry__6_i_3__0_n_0\
    );
\p_0_out_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      O => \p_0_out_carry__6_i_4__0_n_0\
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \p_0_out_carry_i_1__0_n_0\
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \p_0_out_carry_i_2__0_n_0\
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \p_0_out_carry_i_3__0_n_0\
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \p_0_out_carry_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_48 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_n : in STD_LOGIC;
    Data_valid_reg2 : in STD_LOGIC;
    Metrics_Cnt_En_Int : in STD_LOGIC;
    Wr_Lat_Start : in STD_LOGIC;
    Data_valid_reg1 : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_48 : entity is "axi_perf_mon_v5_0_31_counter_ovf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_48 is
  signal \Count_Out_i[32]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_out_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_3\ : STD_LOGIC;
  signal p_0_out_carry_i_1_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_2_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_3_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_4_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_p_0_out_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  SR(0) <= \^sr\(0);
\Count_Out_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_1_in(0)
    );
\Count_Out_i[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => Data_valid_reg2,
      I1 => Metrics_Cnt_En_Int,
      I2 => Wr_Lat_Start,
      I3 => Data_valid_reg1,
      O => \Count_Out_i[32]_i_1_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(10),
      Q => \^q\(10),
      R => \^sr\(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(11),
      Q => \^q\(11),
      R => \^sr\(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(12),
      Q => \^q\(12),
      R => \^sr\(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(13),
      Q => \^q\(13),
      R => \^sr\(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(14),
      Q => \^q\(14),
      R => \^sr\(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(15),
      Q => \^q\(15),
      R => \^sr\(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(16),
      Q => \^q\(16),
      R => \^sr\(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(17),
      Q => \^q\(17),
      R => \^sr\(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(18),
      Q => \^q\(18),
      R => \^sr\(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(19),
      Q => \^q\(19),
      R => \^sr\(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(20),
      Q => \^q\(20),
      R => \^sr\(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(21),
      Q => \^q\(21),
      R => \^sr\(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(22),
      Q => \^q\(22),
      R => \^sr\(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(23),
      Q => \^q\(23),
      R => \^sr\(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(24),
      Q => \^q\(24),
      R => \^sr\(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(25),
      Q => \^q\(25),
      R => \^sr\(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(26),
      Q => \^q\(26),
      R => \^sr\(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(27),
      Q => \^q\(27),
      R => \^sr\(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(28),
      Q => \^q\(28),
      R => \^sr\(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(29),
      Q => \^q\(29),
      R => \^sr\(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(30),
      Q => \^q\(30),
      R => \^sr\(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(31),
      Q => \^q\(31),
      R => \^sr\(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(32),
      Q => \^q\(32),
      R => \^sr\(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(4),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(5),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(6),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(7),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(8),
      Q => \^q\(8),
      R => \^sr\(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(9),
      Q => \^q\(9),
      R => \^sr\(0)
    );
\empty_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_int_n,
      O => \^sr\(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => p_0_out_carry_i_1_n_0,
      O(3 downto 0) => p_1_in(4 downto 1),
      S(3) => p_0_out_carry_i_2_n_0,
      S(2) => p_0_out_carry_i_3_n_0,
      S(1) => p_0_out_carry_i_4_n_0,
      S(0) => \^q\(1)
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \p_0_out_carry__0_n_0\,
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => p_1_in(8 downto 5),
      S(3) => \p_0_out_carry__0_i_1_n_0\,
      S(2) => \p_0_out_carry__0_i_2_n_0\,
      S(1) => \p_0_out_carry__0_i_3_n_0\,
      S(0) => \p_0_out_carry__0_i_4_n_0\
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \p_0_out_carry__0_i_1_n_0\
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \p_0_out_carry__0_i_2_n_0\
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \p_0_out_carry__0_i_3_n_0\
    );
\p_0_out_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \p_0_out_carry__0_i_4_n_0\
    );
\p_0_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__0_n_0\,
      CO(3) => \p_0_out_carry__1_n_0\,
      CO(2) => \p_0_out_carry__1_n_1\,
      CO(1) => \p_0_out_carry__1_n_2\,
      CO(0) => \p_0_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3 downto 0) => p_1_in(12 downto 9),
      S(3) => \p_0_out_carry__1_i_1_n_0\,
      S(2) => \p_0_out_carry__1_i_2_n_0\,
      S(1) => \p_0_out_carry__1_i_3_n_0\,
      S(0) => \p_0_out_carry__1_i_4_n_0\
    );
\p_0_out_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \p_0_out_carry__1_i_1_n_0\
    );
\p_0_out_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \p_0_out_carry__1_i_2_n_0\
    );
\p_0_out_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \p_0_out_carry__1_i_3_n_0\
    );
\p_0_out_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \p_0_out_carry__1_i_4_n_0\
    );
\p_0_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__1_n_0\,
      CO(3) => \p_0_out_carry__2_n_0\,
      CO(2) => \p_0_out_carry__2_n_1\,
      CO(1) => \p_0_out_carry__2_n_2\,
      CO(0) => \p_0_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(15 downto 12),
      O(3 downto 0) => p_1_in(16 downto 13),
      S(3) => \p_0_out_carry__2_i_1_n_0\,
      S(2) => \p_0_out_carry__2_i_2_n_0\,
      S(1) => \p_0_out_carry__2_i_3_n_0\,
      S(0) => \p_0_out_carry__2_i_4_n_0\
    );
\p_0_out_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      O => \p_0_out_carry__2_i_1_n_0\
    );
\p_0_out_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      O => \p_0_out_carry__2_i_2_n_0\
    );
\p_0_out_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \p_0_out_carry__2_i_3_n_0\
    );
\p_0_out_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \p_0_out_carry__2_i_4_n_0\
    );
\p_0_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__2_n_0\,
      CO(3) => \p_0_out_carry__3_n_0\,
      CO(2) => \p_0_out_carry__3_n_1\,
      CO(1) => \p_0_out_carry__3_n_2\,
      CO(0) => \p_0_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(19 downto 16),
      O(3 downto 0) => p_1_in(20 downto 17),
      S(3) => \p_0_out_carry__3_i_1_n_0\,
      S(2) => \p_0_out_carry__3_i_2_n_0\,
      S(1) => \p_0_out_carry__3_i_3_n_0\,
      S(0) => \p_0_out_carry__3_i_4_n_0\
    );
\p_0_out_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(20),
      O => \p_0_out_carry__3_i_1_n_0\
    );
\p_0_out_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(19),
      O => \p_0_out_carry__3_i_2_n_0\
    );
\p_0_out_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(18),
      O => \p_0_out_carry__3_i_3_n_0\
    );
\p_0_out_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      O => \p_0_out_carry__3_i_4_n_0\
    );
\p_0_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__3_n_0\,
      CO(3) => \p_0_out_carry__4_n_0\,
      CO(2) => \p_0_out_carry__4_n_1\,
      CO(1) => \p_0_out_carry__4_n_2\,
      CO(0) => \p_0_out_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(23 downto 20),
      O(3 downto 0) => p_1_in(24 downto 21),
      S(3) => \p_0_out_carry__4_i_1_n_0\,
      S(2) => \p_0_out_carry__4_i_2_n_0\,
      S(1) => \p_0_out_carry__4_i_3_n_0\,
      S(0) => \p_0_out_carry__4_i_4_n_0\
    );
\p_0_out_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(24),
      O => \p_0_out_carry__4_i_1_n_0\
    );
\p_0_out_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      O => \p_0_out_carry__4_i_2_n_0\
    );
\p_0_out_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(22),
      O => \p_0_out_carry__4_i_3_n_0\
    );
\p_0_out_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(21),
      O => \p_0_out_carry__4_i_4_n_0\
    );
\p_0_out_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__4_n_0\,
      CO(3) => \p_0_out_carry__5_n_0\,
      CO(2) => \p_0_out_carry__5_n_1\,
      CO(1) => \p_0_out_carry__5_n_2\,
      CO(0) => \p_0_out_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(27 downto 24),
      O(3 downto 0) => p_1_in(28 downto 25),
      S(3) => \p_0_out_carry__5_i_1_n_0\,
      S(2) => \p_0_out_carry__5_i_2_n_0\,
      S(1) => \p_0_out_carry__5_i_3_n_0\,
      S(0) => \p_0_out_carry__5_i_4_n_0\
    );
\p_0_out_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      O => \p_0_out_carry__5_i_1_n_0\
    );
\p_0_out_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      O => \p_0_out_carry__5_i_2_n_0\
    );
\p_0_out_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(26),
      O => \p_0_out_carry__5_i_3_n_0\
    );
\p_0_out_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(25),
      O => \p_0_out_carry__5_i_4_n_0\
    );
\p_0_out_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__5_n_0\,
      CO(3) => \NLW_p_0_out_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__6_n_1\,
      CO(1) => \p_0_out_carry__6_n_2\,
      CO(0) => \p_0_out_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(30 downto 28),
      O(3 downto 0) => p_1_in(32 downto 29),
      S(3) => \p_0_out_carry__6_i_1_n_0\,
      S(2) => \p_0_out_carry__6_i_2_n_0\,
      S(1) => \p_0_out_carry__6_i_3_n_0\,
      S(0) => \p_0_out_carry__6_i_4_n_0\
    );
\p_0_out_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(32),
      O => \p_0_out_carry__6_i_1_n_0\
    );
\p_0_out_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(31),
      O => \p_0_out_carry__6_i_2_n_0\
    );
\p_0_out_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(30),
      O => \p_0_out_carry__6_i_3_n_0\
    );
\p_0_out_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      O => \p_0_out_carry__6_i_4_n_0\
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => p_0_out_carry_i_1_n_0
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => p_0_out_carry_i_2_n_0
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => p_0_out_carry_i_3_n_0
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => p_0_out_carry_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset is
  port (
    \out\ : out STD_LOGIC;
    core_aclk : in STD_LOGIC;
    capture_event : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of q_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of q_reg : label is "yes";
begin
q_reg: unisim.vcomponents.FDPE
     port map (
      C => core_aclk,
      CE => '1',
      D => '0',
      PRE => capture_event,
      Q => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_0 is
  port (
    \out\ : out STD_LOGIC;
    core_aclk : in STD_LOGIC;
    reset_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_0 : entity is "axi_perf_mon_v5_0_31_dff_async_reset";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_0 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of q_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of q_reg : label is "yes";
begin
q_reg: unisim.vcomponents.FDPE
     port map (
      C => core_aclk,
      CE => '1',
      D => '0',
      PRE => reset_event,
      Q => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_1 is
  port (
    \out\ : out STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    capture_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_1 : entity is "axi_perf_mon_v5_0_31_dff_async_reset";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_1 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of q_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of q_reg : label is "yes";
begin
q_reg: unisim.vcomponents.FDPE
     port map (
      C => core_aclk,
      CE => '1',
      D => q_reg_0,
      PRE => capture_event,
      Q => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_2 is
  port (
    \out\ : out STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    reset_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_2 : entity is "axi_perf_mon_v5_0_31_dff_async_reset";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_2 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of q_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of q_reg : label is "yes";
begin
q_reg: unisim.vcomponents.FDPE
     port map (
      C => core_aclk,
      CE => '1',
      D => q_reg_0,
      PRE => reset_event,
      Q => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc is
  port (
    rst_int_n : out STD_LOGIC;
    External_Event_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_Event_going_on : out STD_LOGIC;
    Metrics_Cnt_Reset : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    Ext_Event_d1_reg_0 : in STD_LOGIC;
    Ext_Event_Valid_d1_reg_0 : in STD_LOGIC;
    Ext_Event_going_on_reg_0 : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc is
  signal Ext_Event_Valid_d1 : STD_LOGIC;
  signal Ext_Event_d1 : STD_LOGIC;
  signal \^ext_event_going_on\ : STD_LOGIC;
  signal \External_Event_Cnt_En_i_1__0_n_0\ : STD_LOGIC;
  signal \^rst_int_n\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of rst_int_n_reg : label is "yes";
begin
  Ext_Event_going_on <= \^ext_event_going_on\;
  rst_int_n <= \^rst_int_n\;
Ext_Event_Valid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Event_Valid_d1_reg_0,
      Q => Ext_Event_Valid_d1,
      R => '0'
    );
Ext_Event_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Event_d1_reg_0,
      Q => Ext_Event_d1,
      R => '0'
    );
Ext_Event_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Event_going_on_reg_0,
      Q => \^ext_event_going_on\,
      R => '0'
    );
\External_Event_Cnt_En_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => Ext_Event_d1,
      I2 => \^ext_event_going_on\,
      I3 => Ext_Event_Valid_d1,
      I4 => \^rst_int_n\,
      O => \External_Event_Cnt_En_i_1__0_n_0\
    );
External_Event_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \External_Event_Cnt_En_i_1__0_n_0\,
      Q => External_Event_Cnt_En(0),
      R => '0'
    );
rst_int_n_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => core_aresetn,
      Q => \^rst_int_n\,
      R => Metrics_Cnt_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc__xdcDup__1\ is
  port (
    rst_int_n : out STD_LOGIC;
    Ext_Event_going_on : out STD_LOGIC;
    External_Event_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Metrics_Cnt_Reset : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    Ext_Event_d1_reg_0 : in STD_LOGIC;
    Ext_Event_Valid_d1_reg_0 : in STD_LOGIC;
    Ext_Event_going_on_reg_0 : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc__xdcDup__1\ : entity is "axi_perf_mon_v5_0_31_ext_calc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc__xdcDup__1\ is
  signal Ext_Event_Valid_d1 : STD_LOGIC;
  signal Ext_Event_d1 : STD_LOGIC;
  signal \^ext_event_going_on\ : STD_LOGIC;
  signal External_Event_Cnt_En_i_1_n_0 : STD_LOGIC;
  signal \^rst_int_n\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of rst_int_n_reg : label is "yes";
begin
  Ext_Event_going_on <= \^ext_event_going_on\;
  rst_int_n <= \^rst_int_n\;
Ext_Event_Valid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Event_Valid_d1_reg_0,
      Q => Ext_Event_Valid_d1,
      R => '0'
    );
Ext_Event_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Event_d1_reg_0,
      Q => Ext_Event_d1,
      R => '0'
    );
Ext_Event_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Event_going_on_reg_0,
      Q => \^ext_event_going_on\,
      R => '0'
    );
External_Event_Cnt_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => Ext_Event_d1,
      I2 => \^ext_event_going_on\,
      I3 => Ext_Event_Valid_d1,
      I4 => \^rst_int_n\,
      O => External_Event_Cnt_En_i_1_n_0
    );
External_Event_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => External_Event_Cnt_En_i_1_n_0,
      Q => External_Event_Cnt_En(0),
      R => '0'
    );
rst_int_n_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => core_aresetn,
      Q => \^rst_int_n\,
      R => Metrics_Cnt_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_interrupt_module is
  port (
    interrupt : out STD_LOGIC;
    Intr_Reg_ISR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Acc_OF : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Intr_Reg_ISR_Wr_En : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_ISR_REG[3].ISR_reg[3]_0\ : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    Sample_Interval_Cnt_Lapse : in STD_LOGIC;
    \GEN_ISR_REG[4].ISR_reg[4]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Global_Intr_En : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_interrupt_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_interrupt_module is
  signal \GEN_ISR_REG[0].ISR[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ISR_REG[1].ISR[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ISR_REG[3].ISR[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ISR_REG[4].ISR[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ISR_REG[5].ISR[5]_i_1_n_0\ : STD_LOGIC;
  signal Interrupt0 : STD_LOGIC;
  signal Interrupt_i_2_n_0 : STD_LOGIC;
  signal \^intr_reg_isr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  Intr_Reg_ISR(4 downto 0) <= \^intr_reg_isr\(4 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
\GEN_ISR_REG[0].ISR[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \^intr_reg_isr\(0),
      I1 => Carry_Out,
      I2 => s_axi_aresetn,
      I3 => Intr_Reg_ISR_Wr_En,
      I4 => s_axi_wdata(0),
      O => \GEN_ISR_REG[0].ISR[0]_i_1_n_0\
    );
\GEN_ISR_REG[0].ISR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_ISR_REG[0].ISR[0]_i_1_n_0\,
      Q => \^intr_reg_isr\(0),
      R => '0'
    );
\GEN_ISR_REG[1].ISR[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \^intr_reg_isr\(1),
      I1 => Sample_Interval_Cnt_Lapse,
      I2 => s_axi_aresetn,
      I3 => Intr_Reg_ISR_Wr_En,
      I4 => s_axi_wdata(1),
      O => \GEN_ISR_REG[1].ISR[1]_i_1_n_0\
    );
\GEN_ISR_REG[1].ISR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_ISR_REG[1].ISR[1]_i_1_n_0\,
      Q => \^intr_reg_isr\(1),
      R => '0'
    );
\GEN_ISR_REG[3].ISR[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \^intr_reg_isr\(2),
      I1 => \GEN_ISR_REG[3].ISR_reg[3]_0\,
      I2 => s_axi_aresetn,
      I3 => Intr_Reg_ISR_Wr_En,
      I4 => s_axi_wdata(2),
      O => \GEN_ISR_REG[3].ISR[3]_i_1_n_0\
    );
\GEN_ISR_REG[3].ISR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_ISR_REG[3].ISR[3]_i_1_n_0\,
      Q => \^intr_reg_isr\(2),
      R => '0'
    );
\GEN_ISR_REG[4].ISR[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \^intr_reg_isr\(3),
      I1 => \GEN_ISR_REG[4].ISR_reg[4]_0\,
      I2 => s_axi_aresetn,
      I3 => Intr_Reg_ISR_Wr_En,
      I4 => s_axi_wdata(3),
      O => \GEN_ISR_REG[4].ISR[4]_i_1_n_0\
    );
\GEN_ISR_REG[4].ISR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_ISR_REG[4].ISR[4]_i_1_n_0\,
      Q => \^intr_reg_isr\(3),
      R => '0'
    );
\GEN_ISR_REG[5].ISR[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \^intr_reg_isr\(4),
      I1 => Acc_OF,
      I2 => s_axi_aresetn,
      I3 => Intr_Reg_ISR_Wr_En,
      I4 => s_axi_wdata(4),
      O => \GEN_ISR_REG[5].ISR[5]_i_1_n_0\
    );
\GEN_ISR_REG[5].ISR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_ISR_REG[5].ISR[5]_i_1_n_0\,
      Q => \^intr_reg_isr\(4),
      R => '0'
    );
\IER_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => SR(0)
    );
\IER_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(9),
      Q => \^q\(9),
      R => SR(0)
    );
\IER_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(10),
      Q => \^q\(10),
      R => SR(0)
    );
\IER_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(11),
      Q => \^q\(11),
      R => SR(0)
    );
\IER_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => SR(0)
    );
\IER_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => \^q\(2),
      R => SR(0)
    );
\IER_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => \^q\(3),
      R => SR(0)
    );
\IER_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => SR(0)
    );
\IER_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => \^q\(5),
      R => SR(0)
    );
\IER_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => SR(0)
    );
\IER_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => SR(0)
    );
\IER_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(8),
      Q => \^q\(8),
      R => SR(0)
    );
Interrupt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF88800000000"
    )
        port map (
      I0 => \^intr_reg_isr\(4),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^intr_reg_isr\(0),
      I4 => Interrupt_i_2_n_0,
      I5 => Global_Intr_En,
      O => Interrupt0
    );
Interrupt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^intr_reg_isr\(1),
      I2 => \^intr_reg_isr\(3),
      I3 => \^q\(3),
      I4 => \^intr_reg_isr\(2),
      I5 => \^q\(2),
      O => Interrupt_i_2_n_0
    );
Interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Interrupt0,
      Q => interrupt,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_samp_metrics_data is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_samp_metrics_data;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_samp_metrics_data is
begin
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(0),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(10),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(11),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(12),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(13),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(14),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(15),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(16),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(17),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(18),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(19),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(1),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(20),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(21),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(22),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(23),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(24),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(25),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(26),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(26),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(27),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(27),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(28),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(28),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(29),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(29),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(2),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(30),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(30),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(31),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(31),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(3),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(4),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(5),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(6),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(7),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(8),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(9),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(12),
      Q => Q(12),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(13),
      Q => Q(13),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(14),
      Q => Q(14),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(15),
      Q => Q(15),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(16),
      Q => Q(16),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(17),
      Q => Q(17),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(18),
      Q => Q(18),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(19),
      Q => Q(19),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(20),
      Q => Q(20),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(21),
      Q => Q(21),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(22),
      Q => Q(22),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(23),
      Q => Q(23),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(24),
      Q => Q(24),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(25),
      Q => Q(25),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(26),
      Q => Q(26),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(27),
      Q => Q(27),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(28),
      Q => Q(28),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(29),
      Q => Q(29),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(30),
      Q => Q(30),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(31),
      Q => Q(31),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(0),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(10),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(11),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(12),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(13),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(14),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(15),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(16),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(17),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(18),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(19),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(1),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(20),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(21),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(22),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(23),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(24),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(25),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(26),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(26),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(27),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(27),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(28),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(28),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(29),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(29),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(2),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(30),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(30),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(31),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(31),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(3),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(4),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(5),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(6),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(7),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(8),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(9),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(0),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(10),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(11),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(12),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(13),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(14),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(15),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(16),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(17),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(18),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(19),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(1),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(20),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(21),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(22),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(23),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(24),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(25),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(26),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(26),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(27),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(27),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(28),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(28),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(29),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(29),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(2),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(30),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(30),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(31),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(31),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(3),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(4),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(5),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(6),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(7),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(8),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(9),
      Q => \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(0),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(10),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(11),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(12),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(13),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(14),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(15),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(16),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(17),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(18),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(19),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(1),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(20),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(21),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(22),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(23),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(24),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(25),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(26),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(26),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(27),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(27),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(28),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(28),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(29),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(29),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(2),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(30),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(30),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(31),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(31),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(3),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(4),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(5),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(6),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(7),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(8),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(9),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(0),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(10),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(11),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(12),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(13),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(14),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(15),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(16),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(17),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(18),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(19),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(1),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(20),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(21),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(22),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(23),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(24),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(25),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(26),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(26),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(27),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(27),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(28),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(28),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(29),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(29),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(2),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(30),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(30),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(31),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(31),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(3),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(4),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(5),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(6),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(7),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(8),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(9),
      Q => \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \num_rd_beats_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[5]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \num_rd_beats_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[7]_1\ : out STD_LOGIC;
    \num_rd_beats_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_rlast_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[4]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \num_rd_beats_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_arvalid : in STD_LOGIC;
    slot_0_axi_rlast : in STD_LOGIC;
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    \dout_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0_n_0\ : STD_LOGIC;
  signal \^dout_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dout_reg[5]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^dout_reg[5]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dout_reg[6]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^dout_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dout_reg[7]_1\ : STD_LOGIC;
  signal \^num_rd_beats_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slot_0_axi_rlast_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__11\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__11\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__11\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__11\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__11\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__11\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__11\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__11\ : label is "soft_lutpair230";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  E(0) <= \^e\(0);
  \dout_reg[2]_0\(2 downto 0) <= \^dout_reg[2]_0\(2 downto 0);
  \dout_reg[5]_0\(3 downto 0) <= \^dout_reg[5]_0\(3 downto 0);
  \dout_reg[5]_1\(2 downto 0) <= \^dout_reg[5]_1\(2 downto 0);
  \dout_reg[6]_2\(3 downto 0) <= \^dout_reg[6]_2\(3 downto 0);
  \dout_reg[7]_0\(7 downto 0) <= \^dout_reg[7]_0\(7 downto 0);
  \dout_reg[7]_1\ <= \^dout_reg[7]_1\;
  \num_rd_beats_reg[6]\(3 downto 0) <= \^num_rd_beats_reg[6]\(3 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
  slot_0_axi_rlast_0(0) <= \^slot_0_axi_rlast_0\(0);
  \wptr_reg[4]_0\(4 downto 0) <= \^wptr_reg[4]_0\(4 downto 0);
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(2),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(2),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(1),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1\(0),
      I2 => \^dout_reg[7]_0\(7),
      I3 => Q(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(1),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(1),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807FFFFF7F800000"
    )
        port map (
      I0 => Q(1),
      I1 => O(0),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0),
      I3 => Q(2),
      I4 => \^dout_reg[7]_0\(6),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(0),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(0),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^dout_reg[7]_0\(4),
      I1 => Q(2),
      I2 => \^dout_reg[7]_0\(5),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^dout_reg[7]_0\(3),
      O => \dout_reg[4]_2\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dout_reg[7]_0\(3),
      I1 => Q(1),
      O => \dout_reg[4]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32__0_n_0\,
      I2 => Q(1),
      I3 => \^dout_reg[7]_0\(4),
      I4 => Q(0),
      I5 => \^dout_reg[7]_0\(5),
      O => \num_rd_beats_reg[2]\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^dout_reg[7]_0\(5),
      I2 => Q(1),
      I3 => \^dout_reg[7]_0\(4),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(2),
      O => \num_rd_beats_reg[2]\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^dout_reg[7]_0\(3),
      I1 => Q(1),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(0),
      O => \num_rd_beats_reg[2]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^dout_reg[7]_0\(3),
      O => \num_rd_beats_reg[2]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(4),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(5),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(6),
      O => \^dout_reg[5]_0\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(3),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(4),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(5),
      O => \^dout_reg[5]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(2),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(3),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(4),
      O => \^dout_reg[5]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(1),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(2),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(3),
      O => \^dout_reg[5]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^dout_reg[5]_0\(3),
      I1 => \^dout_reg[7]_0\(4),
      I2 => Q(6),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33__0_n_0\,
      I4 => Q(7),
      I5 => \^dout_reg[7]_0\(3),
      O => \dout_reg[4]_0\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^dout_reg[5]_0\(2),
      I1 => \^dout_reg[7]_0\(4),
      I2 => Q(5),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34__0_n_0\,
      I4 => Q(6),
      I5 => \^dout_reg[7]_0\(3),
      O => \dout_reg[4]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^dout_reg[7]_0\(6),
      I1 => Q(3),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0\,
      O => \^dout_reg[6]_2\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^dout_reg[5]_0\(1),
      I1 => \^dout_reg[7]_0\(4),
      I2 => Q(4),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35__0_n_0\,
      I4 => Q(5),
      I5 => \^dout_reg[7]_0\(3),
      O => \dout_reg[4]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^dout_reg[5]_0\(0),
      I1 => \^dout_reg[7]_0\(4),
      I2 => Q(3),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36__0_n_0\,
      I4 => Q(4),
      I5 => \^dout_reg[7]_0\(3),
      O => \dout_reg[4]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^dout_reg[7]_0\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \^dout_reg[7]_0\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \^dout_reg[7]_0\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^dout_reg[7]_0\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \^dout_reg[7]_0\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A08080808080808"
    )
        port map (
      I0 => \^dout_reg[7]_0\(6),
      I1 => Q(2),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0\,
      I3 => Q(1),
      I4 => O(0),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0),
      O => \^dout_reg[6]_2\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5995959595959595"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0\,
      I1 => \^dout_reg[7]_0\(6),
      I2 => Q(2),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0),
      I4 => O(0),
      I5 => Q(1),
      O => \^dout_reg[6]_2\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(1),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(0),
      I2 => Q(0),
      I3 => \^dout_reg[7]_0\(7),
      O => \^dout_reg[6]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^dout_reg[6]_2\(3),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0\,
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(4),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0\,
      O => \dout_reg[6]_1\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^dout_reg[6]_2\(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0\,
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(3),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0\,
      O => \dout_reg[6]_1\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA959555"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0_n_0\,
      I1 => Q(0),
      I2 => \^dout_reg[7]_0\(7),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(1),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(0),
      O => \dout_reg[6]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16__0_n_0\,
      I1 => Q(1),
      I2 => \^dout_reg[7]_0\(6),
      I3 => O(0),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0),
      O => \dout_reg[6]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(7),
      I1 => \^dout_reg[7]_0\(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(0),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0_0\(0),
      I2 => \^dout_reg[7]_0\(7),
      I3 => Q(4),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(4),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(0),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0_0\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(3),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1\(2),
      I2 => \^dout_reg[7]_0\(7),
      I3 => Q(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(3),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(3),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1\(1),
      I2 => \^dout_reg[7]_0\(7),
      I3 => Q(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(7),
      I2 => CO(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(6),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(5),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(5),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(7),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(8),
      O => \^dout_reg[2]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(6),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(7),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(8),
      O => \^dout_reg[2]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(5),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(6),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(7),
      O => \^dout_reg[2]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(1),
      I1 => Q(7),
      I2 => \^dout_reg[7]_0\(2),
      I3 => Q(8),
      O => \dout_reg[1]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^dout_reg[2]_0\(0),
      I1 => \^dout_reg[7]_0\(1),
      I2 => Q(7),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0_n_0\,
      I4 => Q(8),
      I5 => \^dout_reg[7]_0\(0),
      O => \dout_reg[1]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(6),
      I1 => \^dout_reg[7]_0\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0_n_0\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(2),
      I2 => Q(6),
      I3 => \^dout_reg[7]_0\(7),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1),
      I5 => Q(5),
      O => \^num_rd_beats_reg[6]\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8F8F808808080"
    )
        port map (
      I0 => \^dout_reg[7]_0\(6),
      I1 => Q(6),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1),
      I3 => Q(5),
      I4 => \^dout_reg[7]_0\(7),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0\,
      O => \^num_rd_beats_reg[6]\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^dout_reg[7]_0\(6),
      I1 => Q(5),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0\,
      O => \^num_rd_beats_reg[6]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^dout_reg[7]_0\(6),
      I1 => Q(4),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0\,
      O => \^num_rd_beats_reg[6]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^num_rd_beats_reg[6]\(3),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0_n_0\,
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(8),
      I4 => \^dout_reg[7]_1\,
      O => \dout_reg[6]_3\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^num_rd_beats_reg[6]\(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0_n_0\,
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(7),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0_n_0\,
      O => \dout_reg[6]_3\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^num_rd_beats_reg[6]\(1),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0_n_0\,
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(6),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0\,
      O => \dout_reg[6]_3\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^num_rd_beats_reg[6]\(0),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0\,
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(5),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0\,
      O => \dout_reg[6]_3\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(6),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(7),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(8),
      O => \^dout_reg[5]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(5),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(6),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(7),
      O => \^dout_reg[5]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(4),
      I1 => Q(7),
      I2 => \^dout_reg[7]_0\(5),
      I3 => Q(8),
      O => \dout_reg[4]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^dout_reg[5]_1\(0),
      I1 => \^dout_reg[7]_0\(4),
      I2 => Q(7),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0_n_0\,
      I4 => Q(8),
      I5 => \^dout_reg[7]_0\(3),
      O => \dout_reg[4]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(6),
      I1 => \^dout_reg[7]_0\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0_n_0\,
      I1 => CO(0),
      I2 => Q(7),
      I3 => \^dout_reg[7]_0\(7),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(2),
      I5 => Q(6),
      O => \num_rd_beats_reg[7]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(8),
      I1 => CO(0),
      I2 => Q(7),
      I3 => \^dout_reg[7]_0\(7),
      O => \num_rd_beats_reg[8]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(8),
      I1 => \^dout_reg[7]_0\(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(6),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(2),
      O => \^dout_reg[7]_1\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(7),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(8),
      O => \^dout_reg[5]_1\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^dout_reg[7]_0\(1),
      I1 => Q(2),
      I2 => \^dout_reg[7]_0\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^dout_reg[7]_0\(0),
      O => \dout_reg[1]_2\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dout_reg[7]_0\(0),
      I1 => Q(1),
      O => \dout_reg[1]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0_n_0\,
      I2 => Q(1),
      I3 => \^dout_reg[7]_0\(1),
      I4 => Q(0),
      I5 => \^dout_reg[7]_0\(2),
      O => S(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^dout_reg[7]_0\(2),
      I2 => Q(1),
      I3 => \^dout_reg[7]_0\(1),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(2),
      O => S(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^dout_reg[7]_0\(0),
      I1 => Q(1),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(0),
      O => S(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^dout_reg[7]_0\(0),
      O => S(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^dout_reg[7]_0\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(2),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(3),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(4),
      O => \^di\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(1),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(2),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(3),
      O => \^di\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^dout_reg[7]_0\(1),
      I2 => Q(6),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0_n_0\,
      I4 => Q(7),
      I5 => \^dout_reg[7]_0\(0),
      O => \dout_reg[1]_0\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^dout_reg[7]_0\(1),
      I2 => Q(5),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0_n_0\,
      I4 => Q(6),
      I5 => \^dout_reg[7]_0\(0),
      O => \dout_reg[1]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^dout_reg[7]_0\(1),
      I2 => Q(4),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0_n_0\,
      I4 => Q(5),
      I5 => \^dout_reg[7]_0\(0),
      O => \dout_reg[1]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^dout_reg[7]_0\(1),
      I2 => Q(3),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0_n_0\,
      I4 => Q(4),
      I5 => \^dout_reg[7]_0\(0),
      O => \dout_reg[1]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \^dout_reg[7]_0\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \^dout_reg[7]_0\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^dout_reg[7]_0\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \^dout_reg[7]_0\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => O(0),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0),
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(0),
      O => \dout_reg[6]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(4),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(5),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(6),
      O => \^di\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(3),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(4),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(5),
      O => \^di\(2)
    );
\Last_Read_buf_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => slot_0_axi_rlast,
      I1 => slot_0_axi_rvalid,
      I2 => slot_0_axi_rready,
      O => \^slot_0_axi_rlast_0\(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(0),
      Q => \^dout_reg[7]_0\(0),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(1),
      Q => \^dout_reg[7]_0\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(2),
      Q => \^dout_reg[7]_0\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(3),
      Q => \^dout_reg[7]_0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(4),
      Q => \^dout_reg[7]_0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(5),
      Q => \^dout_reg[7]_0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(6),
      Q => \^dout_reg[7]_0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(7),
      Q => \^dout_reg[7]_0\(7),
      R => '0'
    );
\mem_reg_0_31_0_5__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => slot_0_axi_arready,
      I1 => slot_0_axi_arvalid,
      O => \^e\(0)
    );
\rptr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => p_0_in(0)
    );
\rptr[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => p_0_in(1)
    );
\rptr[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => p_0_in(2)
    );
\rptr[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => p_0_in(3)
    );
\rptr[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => p_0_in(4)
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^slot_0_axi_rlast_0\(0),
      D => p_0_in(0),
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^slot_0_axi_rlast_0\(0),
      D => p_0_in(1),
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^slot_0_axi_rlast_0\(0),
      D => p_0_in(2),
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^slot_0_axi_rlast_0\(0),
      D => p_0_in(3),
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^slot_0_axi_rlast_0\(0),
      D => p_0_in(4),
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\wptr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      O => \p_0_in__0\(0)
    );
\wptr[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^wptr_reg[4]_0\(1),
      O => \p_0_in__0\(1)
    );
\wptr[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^wptr_reg[4]_0\(1),
      I2 => \^wptr_reg[4]_0\(2),
      O => \p_0_in__0\(2)
    );
\wptr[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(1),
      I1 => \^wptr_reg[4]_0\(0),
      I2 => \^wptr_reg[4]_0\(2),
      I3 => \^wptr_reg[4]_0\(3),
      O => \p_0_in__0\(3)
    );
\wptr[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(2),
      I1 => \^wptr_reg[4]_0\(0),
      I2 => \^wptr_reg[4]_0\(1),
      I3 => \^wptr_reg[4]_0\(3),
      I4 => \^wptr_reg[4]_0\(4),
      O => \p_0_in__0\(4)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(0),
      Q => \^wptr_reg[4]_0\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(1),
      Q => \^wptr_reg[4]_0\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(2),
      Q => \^wptr_reg[4]_0\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(3),
      Q => \^wptr_reg[4]_0\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(4),
      Q => \^wptr_reg[4]_0\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo_42 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \num_rd_beats_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[5]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \num_rd_beats_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[7]_1\ : out STD_LOGIC;
    \num_rd_beats_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_rlast_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[4]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \num_rd_beats_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_arvalid : in STD_LOGIC;
    slot_1_axi_rlast : in STD_LOGIC;
    slot_1_axi_rvalid : in STD_LOGIC;
    slot_1_axi_rready : in STD_LOGIC;
    \dout_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo_42 : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo_42 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19_n_0\ : STD_LOGIC;
  signal \^dout_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dout_reg[5]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^dout_reg[5]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dout_reg[6]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^dout_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dout_reg[7]_1\ : STD_LOGIC;
  signal \^num_rd_beats_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slot_1_axi_rlast_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rptr[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rptr[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rptr[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rptr[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \wptr[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \wptr[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \wptr[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wptr[4]_i_1\ : label is "soft_lutpair72";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  E(0) <= \^e\(0);
  \dout_reg[2]_0\(2 downto 0) <= \^dout_reg[2]_0\(2 downto 0);
  \dout_reg[5]_0\(3 downto 0) <= \^dout_reg[5]_0\(3 downto 0);
  \dout_reg[5]_1\(2 downto 0) <= \^dout_reg[5]_1\(2 downto 0);
  \dout_reg[6]_2\(3 downto 0) <= \^dout_reg[6]_2\(3 downto 0);
  \dout_reg[7]_0\(7 downto 0) <= \^dout_reg[7]_0\(7 downto 0);
  \dout_reg[7]_1\ <= \^dout_reg[7]_1\;
  \num_rd_beats_reg[6]\(3 downto 0) <= \^num_rd_beats_reg[6]\(3 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
  slot_1_axi_rlast_0(0) <= \^slot_1_axi_rlast_0\(0);
  \wptr_reg[4]_0\(4 downto 0) <= \^wptr_reg[4]_0\(4 downto 0);
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(2),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(2),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(1),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1\(0),
      I2 => \^dout_reg[7]_0\(7),
      I3 => Q(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(1),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(1),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807FFFFF7F800000"
    )
        port map (
      I0 => Q(1),
      I1 => O(0),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0),
      I3 => Q(2),
      I4 => \^dout_reg[7]_0\(6),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(0),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(0),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^dout_reg[7]_0\(4),
      I1 => Q(2),
      I2 => \^dout_reg[7]_0\(5),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^dout_reg[7]_0\(3),
      O => \dout_reg[4]_2\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dout_reg[7]_0\(3),
      I1 => Q(1),
      O => \dout_reg[4]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^dout_reg[7]_0\(6),
      I1 => Q(3),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0\,
      O => \^dout_reg[6]_2\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32_n_0\,
      I2 => Q(1),
      I3 => \^dout_reg[7]_0\(4),
      I4 => Q(0),
      I5 => \^dout_reg[7]_0\(5),
      O => \num_rd_beats_reg[2]\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^dout_reg[7]_0\(5),
      I2 => Q(1),
      I3 => \^dout_reg[7]_0\(4),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(2),
      O => \num_rd_beats_reg[2]\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^dout_reg[7]_0\(3),
      I1 => Q(1),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(0),
      O => \num_rd_beats_reg[2]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^dout_reg[7]_0\(3),
      O => \num_rd_beats_reg[2]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(4),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(5),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(6),
      O => \^dout_reg[5]_0\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(3),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(4),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(5),
      O => \^dout_reg[5]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(2),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(3),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(4),
      O => \^dout_reg[5]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(1),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(2),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(3),
      O => \^dout_reg[5]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^dout_reg[5]_0\(3),
      I1 => \^dout_reg[7]_0\(4),
      I2 => Q(6),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33_n_0\,
      I4 => Q(7),
      I5 => \^dout_reg[7]_0\(3),
      O => \dout_reg[4]_0\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^dout_reg[5]_0\(2),
      I1 => \^dout_reg[7]_0\(4),
      I2 => Q(5),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34_n_0\,
      I4 => Q(6),
      I5 => \^dout_reg[7]_0\(3),
      O => \dout_reg[4]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A08080808080808"
    )
        port map (
      I0 => \^dout_reg[7]_0\(6),
      I1 => Q(2),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0\,
      I3 => Q(1),
      I4 => O(0),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0),
      O => \^dout_reg[6]_2\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^dout_reg[5]_0\(1),
      I1 => \^dout_reg[7]_0\(4),
      I2 => Q(4),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35_n_0\,
      I4 => Q(5),
      I5 => \^dout_reg[7]_0\(3),
      O => \dout_reg[4]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^dout_reg[5]_0\(0),
      I1 => \^dout_reg[7]_0\(4),
      I2 => Q(3),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36_n_0\,
      I4 => Q(4),
      I5 => \^dout_reg[7]_0\(3),
      O => \dout_reg[4]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^dout_reg[7]_0\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \^dout_reg[7]_0\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \^dout_reg[7]_0\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^dout_reg[7]_0\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \^dout_reg[7]_0\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5995959595959595"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0\,
      I1 => \^dout_reg[7]_0\(6),
      I2 => Q(2),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0),
      I4 => O(0),
      I5 => Q(1),
      O => \^dout_reg[6]_2\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(1),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(0),
      I2 => Q(0),
      I3 => \^dout_reg[7]_0\(7),
      O => \^dout_reg[6]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^dout_reg[6]_2\(3),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0\,
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(4),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0\,
      O => \dout_reg[6]_1\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^dout_reg[6]_2\(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0\,
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(3),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0\,
      O => \dout_reg[6]_1\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA959555"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0\,
      I1 => Q(0),
      I2 => \^dout_reg[7]_0\(7),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(1),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(0),
      O => \dout_reg[6]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0\,
      I1 => Q(1),
      I2 => \^dout_reg[7]_0\(6),
      I3 => O(0),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0),
      O => \dout_reg[6]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(7),
      I1 => \^dout_reg[7]_0\(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(0),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9_0\(0),
      I2 => \^dout_reg[7]_0\(7),
      I3 => Q(4),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(4),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(0),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9_0\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(3),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1\(2),
      I2 => \^dout_reg[7]_0\(7),
      I3 => Q(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(3),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(3),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1\(1),
      I2 => \^dout_reg[7]_0\(7),
      I3 => Q(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(7),
      I2 => CO(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(6),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(5),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(5),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10_n_0\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(2),
      I2 => Q(6),
      I3 => \^dout_reg[7]_0\(7),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1),
      I5 => Q(5),
      O => \^num_rd_beats_reg[6]\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(7),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(8),
      O => \^dout_reg[2]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(6),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(7),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(8),
      O => \^dout_reg[2]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(5),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(6),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(7),
      O => \^dout_reg[2]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(1),
      I1 => Q(7),
      I2 => \^dout_reg[7]_0\(2),
      I3 => Q(8),
      O => \dout_reg[1]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^dout_reg[2]_0\(0),
      I1 => \^dout_reg[7]_0\(1),
      I2 => Q(7),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27_n_0\,
      I4 => Q(8),
      I5 => \^dout_reg[7]_0\(0),
      O => \dout_reg[1]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(6),
      I1 => \^dout_reg[7]_0\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8F8F808808080"
    )
        port map (
      I0 => \^dout_reg[7]_0\(6),
      I1 => Q(6),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1),
      I3 => Q(5),
      I4 => \^dout_reg[7]_0\(7),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0\,
      O => \^num_rd_beats_reg[6]\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^dout_reg[7]_0\(6),
      I1 => Q(5),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0\,
      O => \^num_rd_beats_reg[6]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^dout_reg[7]_0\(6),
      I1 => Q(4),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0\,
      O => \^num_rd_beats_reg[6]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^num_rd_beats_reg[6]\(3),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16_n_0\,
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(8),
      I4 => \^dout_reg[7]_1\,
      O => \dout_reg[6]_3\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^num_rd_beats_reg[6]\(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17_n_0\,
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(7),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18_n_0\,
      O => \dout_reg[6]_3\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^num_rd_beats_reg[6]\(1),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19_n_0\,
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(6),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0\,
      O => \dout_reg[6]_3\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^num_rd_beats_reg[6]\(0),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0\,
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(5),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0\,
      O => \dout_reg[6]_3\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(6),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(7),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(8),
      O => \^dout_reg[5]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(5),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(6),
      I4 => \^dout_reg[7]_0\(3),
      I5 => Q(7),
      O => \^dout_reg[5]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(4),
      I1 => Q(7),
      I2 => \^dout_reg[7]_0\(5),
      I3 => Q(8),
      O => \dout_reg[4]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^dout_reg[5]_1\(0),
      I1 => \^dout_reg[7]_0\(4),
      I2 => Q(7),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15_n_0\,
      I4 => Q(8),
      I5 => \^dout_reg[7]_0\(3),
      O => \dout_reg[4]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(6),
      I1 => \^dout_reg[7]_0\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0\,
      I1 => CO(0),
      I2 => Q(7),
      I3 => \^dout_reg[7]_0\(7),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(2),
      I5 => Q(6),
      O => \num_rd_beats_reg[7]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(8),
      I1 => CO(0),
      I2 => Q(7),
      I3 => \^dout_reg[7]_0\(7),
      O => \num_rd_beats_reg[8]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(8),
      I1 => \^dout_reg[7]_0\(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^dout_reg[7]_0\(7),
      I1 => Q(6),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(2),
      O => \^dout_reg[7]_1\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(5),
      I1 => Q(7),
      I2 => \^dout_reg[7]_0\(4),
      I3 => Q(8),
      O => \^dout_reg[5]_1\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^dout_reg[7]_0\(1),
      I1 => Q(2),
      I2 => \^dout_reg[7]_0\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^dout_reg[7]_0\(0),
      O => \dout_reg[1]_2\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dout_reg[7]_0\(0),
      I1 => Q(1),
      O => \dout_reg[1]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0\,
      I2 => Q(1),
      I3 => \^dout_reg[7]_0\(1),
      I4 => Q(0),
      I5 => \^dout_reg[7]_0\(2),
      O => S(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^dout_reg[7]_0\(2),
      I2 => Q(1),
      I3 => \^dout_reg[7]_0\(1),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(2),
      O => S(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^dout_reg[7]_0\(0),
      I1 => Q(1),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(0),
      O => S(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^dout_reg[7]_0\(0),
      O => S(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^dout_reg[7]_0\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(2),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(3),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(4),
      O => \^di\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(1),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(2),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(3),
      O => \^di\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^dout_reg[7]_0\(1),
      I2 => Q(6),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16_n_0\,
      I4 => Q(7),
      I5 => \^dout_reg[7]_0\(0),
      O => \dout_reg[1]_0\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^dout_reg[7]_0\(1),
      I2 => Q(5),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17_n_0\,
      I4 => Q(6),
      I5 => \^dout_reg[7]_0\(0),
      O => \dout_reg[1]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^dout_reg[7]_0\(1),
      I2 => Q(4),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18_n_0\,
      I4 => Q(5),
      I5 => \^dout_reg[7]_0\(0),
      O => \dout_reg[1]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^dout_reg[7]_0\(1),
      I2 => Q(3),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19_n_0\,
      I4 => Q(4),
      I5 => \^dout_reg[7]_0\(0),
      O => \dout_reg[1]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \^dout_reg[7]_0\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \^dout_reg[7]_0\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^dout_reg[7]_0\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \^dout_reg[7]_0\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => O(0),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0),
      I2 => \^dout_reg[7]_0\(6),
      I3 => Q(0),
      O => \dout_reg[6]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(4),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(5),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(6),
      O => \^di\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^dout_reg[7]_0\(2),
      I1 => Q(3),
      I2 => \^dout_reg[7]_0\(1),
      I3 => Q(4),
      I4 => \^dout_reg[7]_0\(0),
      I5 => Q(5),
      O => \^di\(2)
    );
Last_Read_buf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => slot_1_axi_rlast,
      I1 => slot_1_axi_rvalid,
      I2 => slot_1_axi_rready,
      O => \^slot_1_axi_rlast_0\(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(0),
      Q => \^dout_reg[7]_0\(0),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(1),
      Q => \^dout_reg[7]_0\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(2),
      Q => \^dout_reg[7]_0\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(3),
      Q => \^dout_reg[7]_0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(4),
      Q => \^dout_reg[7]_0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(5),
      Q => \^dout_reg[7]_0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(6),
      Q => \^dout_reg[7]_0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[7]_2\(7),
      Q => \^dout_reg[7]_0\(7),
      R => '0'
    );
\mem_reg_0_31_0_5_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => slot_1_axi_arready,
      I1 => slot_1_axi_arvalid,
      O => \^e\(0)
    );
\rptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => p_0_in(0)
    );
\rptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => p_0_in(1)
    );
\rptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => p_0_in(2)
    );
\rptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => p_0_in(3)
    );
\rptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => p_0_in(4)
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^slot_1_axi_rlast_0\(0),
      D => p_0_in(0),
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^slot_1_axi_rlast_0\(0),
      D => p_0_in(1),
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^slot_1_axi_rlast_0\(0),
      D => p_0_in(2),
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^slot_1_axi_rlast_0\(0),
      D => p_0_in(3),
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^slot_1_axi_rlast_0\(0),
      D => p_0_in(4),
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\wptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      O => \p_0_in__0\(0)
    );
\wptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^wptr_reg[4]_0\(1),
      O => \p_0_in__0\(1)
    );
\wptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^wptr_reg[4]_0\(1),
      I2 => \^wptr_reg[4]_0\(2),
      O => \p_0_in__0\(2)
    );
\wptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(1),
      I1 => \^wptr_reg[4]_0\(0),
      I2 => \^wptr_reg[4]_0\(2),
      I3 => \^wptr_reg[4]_0\(3),
      O => \p_0_in__0\(3)
    );
\wptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(2),
      I1 => \^wptr_reg[4]_0\(0),
      I2 => \^wptr_reg[4]_0\(1),
      I3 => \^wptr_reg[4]_0\(3),
      I4 => \^wptr_reg[4]_0\(4),
      O => \p_0_in__0\(4)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(0),
      Q => \^wptr_reg[4]_0\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(1),
      Q => \^wptr_reg[4]_0\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(2),
      Q => \^wptr_reg[4]_0\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(3),
      Q => \^wptr_reg[4]_0\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(4),
      Q => \^wptr_reg[4]_0\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0\ is
  port (
    FBC_Empty : out STD_LOGIC;
    FBC_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Write_Beat_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_10 : in STD_LOGIC;
    FBC1_Empty : in STD_LOGIC;
    \wptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUX_N_CNT.Add_in_Valid_i_14__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0\ is
  signal \^fbc_empty\ : STD_LOGIC;
  signal \^fbc_rd_data\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__11_n_0\ : STD_LOGIC;
  signal \empty_i_3__14_n_0\ : STD_LOGIC;
  signal \empty_i_4__10_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_4__10\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__12\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__12\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__12\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__12\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__12\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__18\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__18\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__18\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__18\ : label is "soft_lutpair173";
begin
  FBC_Empty <= \^fbc_empty\;
  FBC_Rd_Data <= \^fbc_rd_data\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\GEN_MUX_N_CNT.Add_in_Valid_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_14__0\,
      I1 => \^fbc_rd_data\,
      O => Write_Beat_Cnt_En(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_10,
      Q => \^fbc_rd_data\,
      R => '0'
    );
\empty_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000082"
    )
        port map (
      I0 => \empty_i_2__11_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__11_n_0\,
      I3 => FBC1_Empty,
      I4 => \wptr_reg[0]_0\(0),
      I5 => \^fbc_empty\,
      O => empty0
    );
\empty_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_3__14_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_4__10_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__11_n_0\
    );
\empty_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_3__14_n_0\
    );
\empty_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_4__10_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fbc_empty\,
      S => SR(0)
    );
\rptr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__12_n_0\
    );
\rptr[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__12_n_0\
    );
\rptr[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__12_n_0\
    );
\rptr[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__12_n_0\
    );
\rptr[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__12_n_0\
    );
\rptr[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__11_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[0]_i_1__12_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[1]_i_1__12_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[2]_i_1__12_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[3]_i_1__12_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[4]_i_1__12_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[5]_i_1__11_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__7\(0)
    );
\wptr[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__7\(1)
    );
\wptr[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__7\(2)
    );
\wptr[3]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__7\(3)
    );
\wptr[4]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__7\(4)
    );
\wptr[5]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__7\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__7\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_14\ is
  port (
    F1_Empty : out STD_LOGIC;
    F1_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_8 : in STD_LOGIC;
    F2_Empty : in STD_LOGIC;
    \wptr_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_14\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_14\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^f1_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_3__20_n_0\ : STD_LOGIC;
  signal \empty_i_4__20_n_0\ : STD_LOGIC;
  signal \empty_i_5__8_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__20_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__8\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__22\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__22\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__22\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__22\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__22\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__12\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__12\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__12\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__12\ : label is "soft_lutpair178";
begin
  E(0) <= \^e\(0);
  F1_Empty <= \^f1_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\F12_Rd_Vld_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^f1_empty\,
      I1 => F2_Empty,
      O => \^e\(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_8,
      Q => F1_Rd_Data,
      R => '0'
    );
\empty_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000082"
    )
        port map (
      I0 => \empty_i_3__20_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__20_n_0\,
      I3 => F2_Empty,
      I4 => \wptr_reg[5]_0\(0),
      I5 => \^f1_empty\,
      O => empty0
    );
\empty_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_4__20_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_5__8_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_3__20_n_0\
    );
\empty_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_4__20_n_0\
    );
\empty_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_5__8_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^f1_empty\,
      S => SR(0)
    );
\rptr[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__22_n_0\
    );
\rptr[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__22_n_0\
    );
\rptr[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__22_n_0\
    );
\rptr[3]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__22_n_0\
    );
\rptr[4]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__22_n_0\
    );
\rptr[5]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__20_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[0]_i_1__22_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[1]_i_1__22_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[2]_i_1__22_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[3]_i_1__22_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[4]_i_1__22_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[5]_i_1__20_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__1\(0)
    );
\wptr[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__1\(1)
    );
\wptr[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__1\(2)
    );
\wptr[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__1\(3)
    );
\wptr[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__1\(4)
    );
\wptr[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__1\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__1\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__1\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__1\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__1\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__1\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__1\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_15\ is
  port (
    F2_Empty : out STD_LOGIC;
    F2_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_9 : in STD_LOGIC;
    F1_Empty : in STD_LOGIC;
    \wptr_reg[0]_0\ : in STD_LOGIC;
    slot_0_axi_wvalid : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    \wptr_reg[0]_1\ : in STD_LOGIC;
    \rptr_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_15\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_15\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^f2_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__20_n_0\ : STD_LOGIC;
  signal \empty_i_3__19_n_0\ : STD_LOGIC;
  signal \empty_i_4__19_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__19_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_4__19\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__21\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__21\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__21\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__21\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__21\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__13\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__13\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__13\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__13\ : label is "soft_lutpair183";
begin
  E(0) <= \^e\(0);
  F2_Empty <= \^f2_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_9,
      Q => F2_Rd_Data,
      R => '0'
    );
\empty_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000082"
    )
        port map (
      I0 => \empty_i_2__20_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__19_n_0\,
      I3 => F1_Empty,
      I4 => \^e\(0),
      I5 => \^f2_empty\,
      O => empty0
    );
\empty_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_3__19_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_4__19_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__20_n_0\
    );
\empty_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_3__19_n_0\
    );
\empty_i_4__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_4__19_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^f2_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_0__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400040"
    )
        port map (
      I0 => \wptr_reg[0]_0\,
      I1 => slot_0_axi_wvalid,
      I2 => Metrics_Cnt_En,
      I3 => Use_Ext_Trigger,
      I4 => \wptr_reg[0]_1\,
      O => \^e\(0)
    );
\rptr[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__21_n_0\
    );
\rptr[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__21_n_0\
    );
\rptr[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__21_n_0\
    );
\rptr[3]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__21_n_0\
    );
\rptr[4]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__21_n_0\
    );
\rptr[5]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__19_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[0]_i_1__21_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[1]_i_1__21_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[2]_i_1__21_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[3]_i_1__21_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[4]_i_1__21_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[5]_i_1__19_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__2\(0)
    );
\wptr[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__2\(1)
    );
\wptr[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__2\(2)
    );
\wptr[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__2\(3)
    );
\wptr[4]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__2\(4)
    );
\wptr[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__2\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_17\ is
  port (
    FWL1_Empty : out STD_LOGIC;
    \empty2__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    FWL_Empty : in STD_LOGIC;
    Last_fifo_Wr_en : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    \wptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_17\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_17\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fwl1_empty\ : STD_LOGIC;
  signal empty0 : STD_LOGIC;
  signal \^empty2__0\ : STD_LOGIC;
  signal \empty_i_2__16_n_0\ : STD_LOGIC;
  signal \empty_i_4__15_n_0\ : STD_LOGIC;
  signal \empty_i_5__5_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__16_n_0\ : STD_LOGIC;
  signal rptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__5\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__17\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__17\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__17\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__17\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__17\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__19\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__19\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__19\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__19\ : label is "soft_lutpair224";
begin
  E(0) <= \^e\(0);
  FWL1_Empty <= \^fwl1_empty\;
  \empty2__0\ <= \^empty2__0\;
\FWL_Rd_Vld_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fwl1_empty\,
      I1 => FWL_Empty,
      O => \^e\(0)
    );
\empty_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000820000"
    )
        port map (
      I0 => \empty_i_2__16_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__16_n_0\,
      I3 => FWL_Empty,
      I4 => \^empty2__0\,
      I5 => \^fwl1_empty\,
      O => empty0
    );
\empty_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => wptr_reg(3),
      I1 => \empty_i_4__15_n_0\,
      I2 => wptr_reg(4),
      I3 => \empty_i_5__5_n_0\,
      I4 => rptr_reg(3),
      I5 => rptr_reg(4),
      O => \empty_i_2__16_n_0\
    );
\empty_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => Last_fifo_Wr_en,
      I1 => Metrics_Cnt_En,
      I2 => Use_Ext_Trigger,
      I3 => empty_reg_0,
      O => \^empty2__0\
    );
\empty_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      I2 => wptr_reg(2),
      I3 => rptr_reg(0),
      I4 => rptr_reg(1),
      I5 => rptr_reg(2),
      O => \empty_i_4__15_n_0\
    );
\empty_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => rptr_reg(0),
      I2 => rptr_reg(1),
      O => \empty_i_5__5_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fwl1_empty\,
      S => SR(0)
    );
\rptr[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rptr_reg(0),
      O => \rptr[0]_i_1__17_n_0\
    );
\rptr[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      O => \rptr[1]_i_1__17_n_0\
    );
\rptr[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      I2 => rptr_reg(2),
      O => \rptr[2]_i_1__17_n_0\
    );
\rptr[3]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rptr_reg(1),
      I1 => rptr_reg(0),
      I2 => rptr_reg(2),
      I3 => rptr_reg(3),
      O => \rptr[3]_i_1__17_n_0\
    );
\rptr[4]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => rptr_reg(0),
      I2 => rptr_reg(1),
      I3 => rptr_reg(3),
      I4 => rptr_reg(4),
      O => \rptr[4]_i_1__17_n_0\
    );
\rptr[5]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rptr_reg(3),
      I1 => rptr_reg(1),
      I2 => rptr_reg(0),
      I3 => rptr_reg(2),
      I4 => rptr_reg(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__16_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[0]_i_1__17_n_0\,
      Q => rptr_reg(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[1]_i_1__17_n_0\,
      Q => rptr_reg(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[2]_i_1__17_n_0\,
      Q => rptr_reg(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[3]_i_1__17_n_0\,
      Q => rptr_reg(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[4]_i_1__17_n_0\,
      Q => rptr_reg(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[5]_i_1__16_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wptr_reg(0),
      O => \p_0_in__8\(0)
    );
\wptr[1]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      O => \p_0_in__8\(1)
    );
\wptr[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      I2 => wptr_reg(2),
      O => \p_0_in__8\(2)
    );
\wptr[3]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wptr_reg(1),
      I1 => wptr_reg(0),
      I2 => wptr_reg(2),
      I3 => wptr_reg(3),
      O => \p_0_in__8\(3)
    );
\wptr[4]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wptr_reg(2),
      I1 => wptr_reg(0),
      I2 => wptr_reg(1),
      I3 => wptr_reg(3),
      I4 => wptr_reg(4),
      O => \p_0_in__8\(4)
    );
\wptr[5]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wptr_reg(3),
      I1 => wptr_reg(1),
      I2 => wptr_reg(0),
      I3 => wptr_reg(2),
      I4 => wptr_reg(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__8\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__8\(0),
      Q => wptr_reg(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__8\(1),
      Q => wptr_reg(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__8\(2),
      Q => wptr_reg(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__8\(3),
      Q => wptr_reg(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__8\(4),
      Q => wptr_reg(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__8\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_18\ is
  port (
    FSWI_Empty : out STD_LOGIC;
    FSWI_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    F1_Wr_Data_2 : out STD_LOGIC;
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_12 : in STD_LOGIC;
    FSWI1_Empty : in STD_LOGIC;
    \wptr_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    awid_match_d1 : in STD_LOGIC;
    En_Id_Based : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_18\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_18\ is
  signal \^fswi_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__13_n_0\ : STD_LOGIC;
  signal \empty_i_3__15_n_0\ : STD_LOGIC;
  signal \empty_i_4__12_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__11\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_4__12\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__14\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__14\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__14\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__14\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__14\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__22\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__22\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__22\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__22\ : label is "soft_lutpair246";
begin
  FSWI_Empty <= \^fswi_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_12,
      Q => FSWI_Rd_Data,
      R => '0'
    );
\empty_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000082"
    )
        port map (
      I0 => \empty_i_2__13_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__13_n_0\,
      I3 => FSWI1_Empty,
      I4 => \wptr_reg[5]_0\(0),
      I5 => \^fswi_empty\,
      O => empty0
    );
\empty_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_3__15_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_4__12_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__13_n_0\
    );
\empty_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_3__15_n_0\
    );
\empty_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_4__12_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fswi_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_0__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => awid_match_d1,
      I1 => En_Id_Based,
      O => F1_Wr_Data_2
    );
\rptr[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__14_n_0\
    );
\rptr[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__14_n_0\
    );
\rptr[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__14_n_0\
    );
\rptr[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__14_n_0\
    );
\rptr[4]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__14_n_0\
    );
\rptr[5]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__13_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[0]_i_1__14_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[1]_i_1__14_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[2]_i_1__14_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[3]_i_1__14_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[4]_i_1__14_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[5]_i_1__13_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__11\(0)
    );
\wptr[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__11\(1)
    );
\wptr[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__11\(2)
    );
\wptr[3]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__11\(3)
    );
\wptr[4]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__11\(4)
    );
\wptr[5]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__11\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__11\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__11\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__11\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__11\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__11\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__11\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_19\ is
  port (
    FWL_Empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    FWL_Rd_Vld_reg : out STD_LOGIC;
    FWL_Rd_Vld_reg_0 : out STD_LOGIC;
    FWL_Rd_Vld_reg_1 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_11 : in STD_LOGIC;
    FWL1_Empty : in STD_LOGIC;
    \wptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FWL_Rd_Vld_1 : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_6\ : in STD_LOGIC;
    FWL_Rd_Vld : in STD_LOGIC;
    FWL_Rd_Data : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_6_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_10\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_10_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_19\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_19\ is
  signal \^fwl_empty\ : STD_LOGIC;
  signal FWL_Rd_Data_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__15_n_0\ : STD_LOGIC;
  signal \empty_i_3__17_n_0\ : STD_LOGIC;
  signal \empty_i_4__14_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__15_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_4__14\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__16\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__16\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__16\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__16\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__16\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__20\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__20\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__20\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__20\ : label is "soft_lutpair251";
begin
  FWL_Empty <= \^fwl_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\GEN_MUX_N_CNT.Add_in_Valid_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FWL_Rd_Vld_1,
      I1 => FWL_Rd_Data_0,
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_6\,
      I3 => FWL_Rd_Vld,
      I4 => FWL_Rd_Data,
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_6_0\,
      O => FWL_Rd_Vld_reg
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FWL_Rd_Vld_1,
      I1 => FWL_Rd_Data_0,
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_10\,
      I3 => FWL_Rd_Vld,
      I4 => FWL_Rd_Data,
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_10_0\,
      O => FWL_Rd_Vld_reg_0
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FWL_Rd_Vld_1,
      I1 => FWL_Rd_Data_0,
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_10__0\,
      I3 => FWL_Rd_Vld,
      I4 => FWL_Rd_Data,
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0\,
      O => FWL_Rd_Vld_reg_1
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_11,
      Q => FWL_Rd_Data_0,
      R => '0'
    );
\empty_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000082"
    )
        port map (
      I0 => \empty_i_2__15_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__15_n_0\,
      I3 => FWL1_Empty,
      I4 => \wptr_reg[0]_0\(0),
      I5 => \^fwl_empty\,
      O => empty0
    );
\empty_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_3__17_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_4__14_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__15_n_0\
    );
\empty_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_3__17_n_0\
    );
\empty_i_4__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_4__14_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fwl_empty\,
      S => SR(0)
    );
\rptr[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__16_n_0\
    );
\rptr[1]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__16_n_0\
    );
\rptr[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__16_n_0\
    );
\rptr[3]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__16_n_0\
    );
\rptr[4]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__16_n_0\
    );
\rptr[5]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__15_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[0]_i_1__16_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[1]_i_1__16_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[2]_i_1__16_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[3]_i_1__16_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[4]_i_1__16_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[5]_i_1__15_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__9\(0)
    );
\wptr[1]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__9\(1)
    );
\wptr[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__9\(2)
    );
\wptr[3]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__9\(3)
    );
\wptr[4]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__9\(4)
    );
\wptr[5]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__9\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__9\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__9\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__9\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__9\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__9\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__9\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_34\ is
  port (
    FBC_Empty : out STD_LOGIC;
    FBC_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Write_Beat_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_5 : in STD_LOGIC;
    FBC1_Empty : in STD_LOGIC;
    \wptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUX_N_CNT.Add_in_Valid_i_12__1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_34\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_34\ is
  signal \^fbc_empty\ : STD_LOGIC;
  signal \^fbc_rd_data\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__0_n_0\ : STD_LOGIC;
  signal \empty_i_3__3_n_0\ : STD_LOGIC;
  signal empty_i_4_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_i_4 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__6\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__6\ : label is "soft_lutpair0";
begin
  FBC_Empty <= \^fbc_empty\;
  FBC_Rd_Data <= \^fbc_rd_data\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\GEN_MUX_N_CNT.Add_in_Valid_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_12__1\,
      I1 => \^fbc_rd_data\,
      O => Write_Beat_Cnt_En(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_5,
      Q => \^fbc_rd_data\,
      R => '0'
    );
\empty_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000082"
    )
        port map (
      I0 => \empty_i_2__0_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__0_n_0\,
      I3 => FBC1_Empty,
      I4 => \wptr_reg[0]_0\(0),
      I5 => \^fbc_empty\,
      O => empty0
    );
\empty_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_3__3_n_0\,
      I2 => \^q\(4),
      I3 => empty_i_4_n_0,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__0_n_0\
    );
\empty_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_3__3_n_0\
    );
empty_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => empty_i_4_n_0
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fbc_empty\,
      S => SR(0)
    );
\rptr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__0_n_0\
    );
\rptr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__0_n_0\
    );
\rptr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__0_n_0\
    );
\rptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__0_n_0\
    );
\rptr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__0_n_0\
    );
\rptr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__0_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[0]_i_1__0_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[1]_i_1__0_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[2]_i_1__0_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[3]_i_1__0_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[4]_i_1__0_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[5]_i_1__0_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__7\(0)
    );
\wptr[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__7\(1)
    );
\wptr[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__7\(2)
    );
\wptr[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__7\(3)
    );
\wptr[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__7\(4)
    );
\wptr[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__7\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__7\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_35\ is
  port (
    F1_Empty : out STD_LOGIC;
    F1_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_3 : in STD_LOGIC;
    F2_Empty : in STD_LOGIC;
    \wptr_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_35\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_35\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^f1_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_3__9_n_0\ : STD_LOGIC;
  signal \empty_i_4__9_n_0\ : STD_LOGIC;
  signal \empty_i_5__3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__10\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__10\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__10\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__10\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__10\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__0\ : label is "soft_lutpair5";
begin
  E(0) <= \^e\(0);
  F1_Empty <= \^f1_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
F12_Rd_Vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^f1_empty\,
      I1 => F2_Empty,
      O => \^e\(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_3,
      Q => F1_Rd_Data,
      R => '0'
    );
empty_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000082"
    )
        port map (
      I0 => \empty_i_3__9_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__9_n_0\,
      I3 => F2_Empty,
      I4 => \wptr_reg[5]_0\(0),
      I5 => \^f1_empty\,
      O => empty0
    );
\empty_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_4__9_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_5__3_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_3__9_n_0\
    );
\empty_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_4__9_n_0\
    );
\empty_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_5__3_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^f1_empty\,
      S => SR(0)
    );
\rptr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__10_n_0\
    );
\rptr[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__10_n_0\
    );
\rptr[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__10_n_0\
    );
\rptr[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__10_n_0\
    );
\rptr[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__10_n_0\
    );
\rptr[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__9_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[0]_i_1__10_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[1]_i_1__10_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[2]_i_1__10_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[3]_i_1__10_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[4]_i_1__10_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[5]_i_1__9_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__1\(0)
    );
\wptr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__1\(1)
    );
\wptr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__1\(2)
    );
\wptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__1\(3)
    );
\wptr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__1\(4)
    );
\wptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__1\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__1\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__1\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__1\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__1\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__1\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__1\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_36\ is
  port (
    F2_Empty : out STD_LOGIC;
    F2_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_4 : in STD_LOGIC;
    F1_Empty : in STD_LOGIC;
    \wptr_reg[0]_0\ : in STD_LOGIC;
    slot_1_axi_wvalid : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    \wptr_reg[0]_1\ : in STD_LOGIC;
    \rptr_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_36\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_36\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^f2_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__9_n_0\ : STD_LOGIC;
  signal \empty_i_3__8_n_0\ : STD_LOGIC;
  signal \empty_i_4__8_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_4__8\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__9\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__9\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__9\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__9\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__9\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__1\ : label is "soft_lutpair10";
begin
  E(0) <= \^e\(0);
  F2_Empty <= \^f2_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_4,
      Q => F2_Rd_Data,
      R => '0'
    );
empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000082"
    )
        port map (
      I0 => \empty_i_2__9_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__8_n_0\,
      I3 => F1_Empty,
      I4 => \^e\(0),
      I5 => \^f2_empty\,
      O => empty0
    );
\empty_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_3__8_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_4__8_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__9_n_0\
    );
\empty_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_3__8_n_0\
    );
\empty_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_4__8_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^f2_empty\,
      S => SR(0)
    );
mem_reg_0_31_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400040"
    )
        port map (
      I0 => \wptr_reg[0]_0\,
      I1 => slot_1_axi_wvalid,
      I2 => Metrics_Cnt_En,
      I3 => Use_Ext_Trigger,
      I4 => \wptr_reg[0]_1\,
      O => \^e\(0)
    );
\rptr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__9_n_0\
    );
\rptr[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__9_n_0\
    );
\rptr[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__9_n_0\
    );
\rptr[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__9_n_0\
    );
\rptr[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__9_n_0\
    );
\rptr[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__8_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[0]_i_1__9_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[1]_i_1__9_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[2]_i_1__9_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[3]_i_1__9_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[4]_i_1__9_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[5]_i_1__8_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__2\(0)
    );
\wptr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__2\(1)
    );
\wptr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__2\(2)
    );
\wptr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__2\(3)
    );
\wptr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__2\(4)
    );
\wptr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__2\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_41\ is
  port (
    FWL1_Empty : out STD_LOGIC;
    \empty2__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    FWL_Empty : in STD_LOGIC;
    Last_fifo_Wr_en : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    \wptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_41\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_41\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fwl1_empty\ : STD_LOGIC;
  signal empty0 : STD_LOGIC;
  signal \^empty2__0\ : STD_LOGIC;
  signal \empty_i_2__5_n_0\ : STD_LOGIC;
  signal \empty_i_4__4_n_0\ : STD_LOGIC;
  signal \empty_i_5__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__5_n_0\ : STD_LOGIC;
  signal rptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__5\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__5\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__7\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__7\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__7\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__7\ : label is "soft_lutpair66";
begin
  E(0) <= \^e\(0);
  FWL1_Empty <= \^fwl1_empty\;
  \empty2__0\ <= \^empty2__0\;
FWL_Rd_Vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fwl1_empty\,
      I1 => FWL_Empty,
      O => \^e\(0)
    );
\empty_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000820000"
    )
        port map (
      I0 => \empty_i_2__5_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__5_n_0\,
      I3 => FWL_Empty,
      I4 => \^empty2__0\,
      I5 => \^fwl1_empty\,
      O => empty0
    );
\empty_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => wptr_reg(3),
      I1 => \empty_i_4__4_n_0\,
      I2 => wptr_reg(4),
      I3 => \empty_i_5__0_n_0\,
      I4 => rptr_reg(3),
      I5 => rptr_reg(4),
      O => \empty_i_2__5_n_0\
    );
\empty_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => Last_fifo_Wr_en,
      I1 => Metrics_Cnt_En,
      I2 => Use_Ext_Trigger,
      I3 => empty_reg_0,
      O => \^empty2__0\
    );
\empty_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      I2 => wptr_reg(2),
      I3 => rptr_reg(0),
      I4 => rptr_reg(1),
      I5 => rptr_reg(2),
      O => \empty_i_4__4_n_0\
    );
\empty_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => rptr_reg(0),
      I2 => rptr_reg(1),
      O => \empty_i_5__0_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fwl1_empty\,
      S => SR(0)
    );
\rptr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rptr_reg(0),
      O => \rptr[0]_i_1__5_n_0\
    );
\rptr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      O => \rptr[1]_i_1__5_n_0\
    );
\rptr[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      I2 => rptr_reg(2),
      O => \rptr[2]_i_1__5_n_0\
    );
\rptr[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rptr_reg(1),
      I1 => rptr_reg(0),
      I2 => rptr_reg(2),
      I3 => rptr_reg(3),
      O => \rptr[3]_i_1__5_n_0\
    );
\rptr[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => rptr_reg(0),
      I2 => rptr_reg(1),
      I3 => rptr_reg(3),
      I4 => rptr_reg(4),
      O => \rptr[4]_i_1__5_n_0\
    );
\rptr[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rptr_reg(3),
      I1 => rptr_reg(1),
      I2 => rptr_reg(0),
      I3 => rptr_reg(2),
      I4 => rptr_reg(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__5_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[0]_i_1__5_n_0\,
      Q => rptr_reg(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[1]_i_1__5_n_0\,
      Q => rptr_reg(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[2]_i_1__5_n_0\,
      Q => rptr_reg(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[3]_i_1__5_n_0\,
      Q => rptr_reg(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[4]_i_1__5_n_0\,
      Q => rptr_reg(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[5]_i_1__5_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wptr_reg(0),
      O => \p_0_in__8\(0)
    );
\wptr[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      O => \p_0_in__8\(1)
    );
\wptr[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      I2 => wptr_reg(2),
      O => \p_0_in__8\(2)
    );
\wptr[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wptr_reg(1),
      I1 => wptr_reg(0),
      I2 => wptr_reg(2),
      I3 => wptr_reg(3),
      O => \p_0_in__8\(3)
    );
\wptr[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wptr_reg(2),
      I1 => wptr_reg(0),
      I2 => wptr_reg(1),
      I3 => wptr_reg(3),
      I4 => wptr_reg(4),
      O => \p_0_in__8\(4)
    );
\wptr[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wptr_reg(3),
      I1 => wptr_reg(1),
      I2 => wptr_reg(0),
      I3 => wptr_reg(2),
      I4 => wptr_reg(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__8\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__8\(0),
      Q => wptr_reg(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__8\(1),
      Q => wptr_reg(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__8\(2),
      Q => wptr_reg(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__8\(3),
      Q => wptr_reg(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__8\(4),
      Q => wptr_reg(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__8\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_43\ is
  port (
    FSWI_Empty : out STD_LOGIC;
    FSWI_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    F1_Wr_Data : out STD_LOGIC;
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_7 : in STD_LOGIC;
    FSWI1_Empty : in STD_LOGIC;
    \wptr_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    awid_match_d1 : in STD_LOGIC;
    En_Id_Based : in STD_LOGIC;
    Slv_Wr_Idle_Cnt_En : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Metric_Sel_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Write_Latency_En : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUX_N_CNT.Add_in_Valid_i_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Metric_Sel_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Metric_Sel_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_43\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_43\ is
  signal \^fswi_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__2_n_0\ : STD_LOGIC;
  signal \empty_i_3__4_n_0\ : STD_LOGIC;
  signal \empty_i_4__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__11\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_4__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__10\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__10\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__10\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__10\ : label is "soft_lutpair88";
begin
  FSWI_Empty <= \^fswi_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\GEN_MUX_N_CNT.Add_in_Valid_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_En(1),
      I1 => Slv_Wr_Idle_Cnt_En(0),
      I2 => Metric_Sel_2(0),
      I3 => Write_Latency_En(0),
      I4 => Metric_Sel_2(1),
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_17\(0),
      O => \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_En(1),
      I1 => Slv_Wr_Idle_Cnt_En(0),
      I2 => Metric_Sel_0(0),
      I3 => Write_Latency_En(0),
      I4 => Metric_Sel_0(1),
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_17\(0),
      O => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_En(1),
      I1 => Slv_Wr_Idle_Cnt_En(0),
      I2 => Metric_Sel_1(0),
      I3 => Write_Latency_En(0),
      I4 => Metric_Sel_1(1),
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_17\(0),
      O => \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_7,
      Q => FSWI_Rd_Data,
      R => '0'
    );
\empty_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000082"
    )
        port map (
      I0 => \empty_i_2__2_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__2_n_0\,
      I3 => FSWI1_Empty,
      I4 => \wptr_reg[5]_0\(0),
      I5 => \^fswi_empty\,
      O => empty0
    );
\empty_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_3__4_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_4__1_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__2_n_0\
    );
\empty_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_3__4_n_0\
    );
\empty_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_4__1_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fswi_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => awid_match_d1,
      I1 => En_Id_Based,
      O => F1_Wr_Data
    );
\rptr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__2_n_0\
    );
\rptr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__2_n_0\
    );
\rptr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__2_n_0\
    );
\rptr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__2_n_0\
    );
\rptr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__2_n_0\
    );
\rptr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__2_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[0]_i_1__2_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[1]_i_1__2_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[2]_i_1__2_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[3]_i_1__2_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[4]_i_1__2_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[5]_i_1__2_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__11\(0)
    );
\wptr[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__11\(1)
    );
\wptr[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__11\(2)
    );
\wptr[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__11\(3)
    );
\wptr[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__11\(4)
    );
\wptr[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__11\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__11\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__11\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__11\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__11\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__11\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[5]_0\(0),
      D => \p_0_in__11\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_44\ is
  port (
    FWL_Empty : out STD_LOGIC;
    FWL_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_6 : in STD_LOGIC;
    FWL1_Empty : in STD_LOGIC;
    \wptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_44\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_44\ is
  signal \^fwl_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__4_n_0\ : STD_LOGIC;
  signal \empty_i_3__6_n_0\ : STD_LOGIC;
  signal \empty_i_4__3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_4__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__8\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__8\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__8\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__8\ : label is "soft_lutpair93";
begin
  FWL_Empty <= \^fwl_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_6,
      Q => FWL_Rd_Data,
      R => '0'
    );
\empty_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000082"
    )
        port map (
      I0 => \empty_i_2__4_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__4_n_0\,
      I3 => FWL1_Empty,
      I4 => \wptr_reg[0]_0\(0),
      I5 => \^fwl_empty\,
      O => empty0
    );
\empty_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_3__6_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_4__3_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__4_n_0\
    );
\empty_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_3__6_n_0\
    );
\empty_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_4__3_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fwl_empty\,
      S => SR(0)
    );
\rptr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__4_n_0\
    );
\rptr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__4_n_0\
    );
\rptr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__4_n_0\
    );
\rptr[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__4_n_0\
    );
\rptr[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__4_n_0\
    );
\rptr[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__4_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[0]_i_1__4_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[1]_i_1__4_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[2]_i_1__4_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[3]_i_1__4_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[4]_i_1__4_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[5]_i_1__4_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__9\(0)
    );
\wptr[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__9\(1)
    );
\wptr[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__9\(2)
    );
\wptr[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__9\(3)
    );
\wptr[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__9\(4)
    );
\wptr[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__9\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__9\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__9\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__9\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__9\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__9\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \wptr_reg[0]_0\(0),
      D => \p_0_in__9\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1\ is
  port (
    F3_Empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \wptr_reg[5]_0\ : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    F4_Empty : in STD_LOGIC;
    \dout_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^f3_empty\ : STD_LOGIC;
  signal F3_Rd_Data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_6__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_7__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_8__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_9__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_25__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_29__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_30__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_31__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_32__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_33__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_34__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_35__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_36__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_37__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_38__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_39__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_40__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_41__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_42__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_43__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_44__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal empty0 : STD_LOGIC;
  signal \empty2__0\ : STD_LOGIC;
  signal \empty_i_2__19_n_0\ : STD_LOGIC;
  signal \empty_i_4__18_n_0\ : STD_LOGIC;
  signal \empty_i_5__7_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__18_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0\ : label is 11;
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0\ : label is 11;
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__20\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__20\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__20\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__20\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__20\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__14\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__14\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__14\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__14\ : label is "soft_lutpair188";
begin
  E(0) <= \^e\(0);
  F3_Empty <= \^f3_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\F34_Rd_Vld_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^f3_empty\,
      I1 => F4_Empty,
      O => \^empty_reg_0\(0)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(11),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(10),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(10),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(9),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(8),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(8),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(11),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_6__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(10),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_7__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(9),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_8__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(8),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(15),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(14),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(14),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(13),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(12),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(12),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(15),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_6__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(14),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_7__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(13),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_8__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(12),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(19),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(18),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(18),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(17),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(16),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(16),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(19),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_6__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(18),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(18),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_7__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(17),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_8__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(16),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(16),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(23),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(22),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(22),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(21),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(20),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(20),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(23),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_6__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(22),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(22),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_7__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(21),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_8__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(20),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(20),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(27),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(26),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(26),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(25),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(24),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(24),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(27),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_6__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(26),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(26),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_7__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(25),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_8__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(24),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(24),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(30),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(30),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(31),
      I3 => F3_Rd_Data(31),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_11__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(28),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(28),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(29),
      I3 => F3_Rd_Data(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_12__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(26),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(26),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(27),
      I3 => F3_Rd_Data(27),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_13__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(24),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(24),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(25),
      I3 => F3_Rd_Data(25),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_14__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(30),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(30),
      I2 => F3_Rd_Data(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(31),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_15__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(28),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(28),
      I2 => F3_Rd_Data(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_16__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(26),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(26),
      I2 => F3_Rd_Data(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(27),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_17__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(24),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(24),
      I2 => F3_Rd_Data(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(25),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_18__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(22),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(22),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(23),
      I3 => F3_Rd_Data(23),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_20__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(20),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(20),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(21),
      I3 => F3_Rd_Data(21),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_21__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(18),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(18),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(19),
      I3 => F3_Rd_Data(19),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_22__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(16),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(16),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(17),
      I3 => F3_Rd_Data(17),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_23__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(22),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(22),
      I2 => F3_Rd_Data(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(23),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_24__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(20),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(20),
      I2 => F3_Rd_Data(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(21),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_25__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(18),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(18),
      I2 => F3_Rd_Data(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(19),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_26__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(16),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(16),
      I2 => F3_Rd_Data(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(17),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_27__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(14),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(15),
      I3 => F3_Rd_Data(15),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_29__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(30),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(30),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(12),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(13),
      I3 => F3_Rd_Data(13),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_30__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(10),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(11),
      I3 => F3_Rd_Data(11),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_31__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(8),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(9),
      I3 => F3_Rd_Data(9),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_32__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(14),
      I2 => F3_Rd_Data(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(15),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_33__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(12),
      I2 => F3_Rd_Data(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(13),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_34__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(10),
      I2 => F3_Rd_Data(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(11),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_35__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(8),
      I2 => F3_Rd_Data(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(9),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_36__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(6),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(7),
      I3 => F3_Rd_Data(7),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_37__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(4),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(5),
      I3 => F3_Rd_Data(5),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_38__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(2),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(3),
      I3 => F3_Rd_Data(3),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_39__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(0),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(1),
      I3 => F3_Rd_Data(1),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_40__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(6),
      I2 => F3_Rd_Data(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(7),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_41__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(4),
      I2 => F3_Rd_Data(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(5),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_42__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(2),
      I2 => F3_Rd_Data(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(3),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_43__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(0),
      I2 => F3_Rd_Data(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(1),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_44__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(28),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(28),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(31),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(30),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(30),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_6__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(29),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_7__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(28),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(28),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_8__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(3),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(2),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(2),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(1),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(0),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(0),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(3),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_6__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(2),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_7__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(1),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_8__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(0),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(7),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(6),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(6),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(5),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(4),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(4),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(7),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_6__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(6),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_7__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(5),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_8__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(4),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[11]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[11]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[11]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[11]_i_5__0_n_0\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \Wr_Lat_Cnt_Diff_reg[11]_i_6__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[11]_i_7__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[11]_i_8__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[11]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[15]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[15]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[15]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[15]_i_5__0_n_0\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \Wr_Lat_Cnt_Diff_reg[15]_i_6__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[15]_i_7__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[15]_i_8__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[15]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[19]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[19]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[19]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[19]_i_5__0_n_0\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \Wr_Lat_Cnt_Diff_reg[19]_i_6__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[19]_i_7__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[19]_i_8__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[19]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[23]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[23]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[23]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[23]_i_5__0_n_0\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \Wr_Lat_Cnt_Diff_reg[23]_i_6__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[23]_i_7__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[23]_i_8__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[23]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[27]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[27]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[27]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[27]_i_5__0_n_0\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \Wr_Lat_Cnt_Diff_reg[27]_i_6__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[27]_i_7__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[27]_i_8__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[27]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_20__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_21__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_22__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_23__0_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_24__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_25__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_26__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_27__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_29__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_30__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_31__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_32__0_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_33__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_34__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_35__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_36__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_0\,
      CO(3) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_2__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_3__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_4__0_n_0\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_5__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_6__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_7__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_8__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_37__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_38__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_39__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_40__0_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_41__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_42__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_43__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_44__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_11__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_12__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_13__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_14__0_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_15__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_16__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_17__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_18__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_3\,
      CYINIT => '1',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[3]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[3]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[3]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[3]_i_5__0_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[3]_i_6__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[3]_i_7__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[3]_i_8__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[3]_i_9__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[7]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[7]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[7]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[7]_i_5__0_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \Wr_Lat_Cnt_Diff_reg[7]_i_6__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[7]_i_7__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[7]_i_8__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[7]_i_9__0_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(0),
      Q => F3_Rd_Data(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(10),
      Q => F3_Rd_Data(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(11),
      Q => F3_Rd_Data(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(12),
      Q => F3_Rd_Data(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(13),
      Q => F3_Rd_Data(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(14),
      Q => F3_Rd_Data(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(15),
      Q => F3_Rd_Data(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(16),
      Q => F3_Rd_Data(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(17),
      Q => F3_Rd_Data(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(18),
      Q => F3_Rd_Data(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(19),
      Q => F3_Rd_Data(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(1),
      Q => F3_Rd_Data(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(20),
      Q => F3_Rd_Data(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(21),
      Q => F3_Rd_Data(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(22),
      Q => F3_Rd_Data(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(23),
      Q => F3_Rd_Data(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(24),
      Q => F3_Rd_Data(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(25),
      Q => F3_Rd_Data(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(26),
      Q => F3_Rd_Data(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(27),
      Q => F3_Rd_Data(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(28),
      Q => F3_Rd_Data(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(29),
      Q => F3_Rd_Data(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(2),
      Q => F3_Rd_Data(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(30),
      Q => F3_Rd_Data(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(31),
      Q => F3_Rd_Data(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(32),
      Q => F3_Rd_Data(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(3),
      Q => F3_Rd_Data(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(4),
      Q => F3_Rd_Data(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(5),
      Q => F3_Rd_Data(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(6),
      Q => F3_Rd_Data(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(7),
      Q => F3_Rd_Data(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(8),
      Q => F3_Rd_Data(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_0\(9),
      Q => F3_Rd_Data(9),
      R => '0'
    );
\empty_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000820000"
    )
        port map (
      I0 => \empty_i_2__19_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__18_n_0\,
      I3 => F4_Empty,
      I4 => \empty2__0\,
      I5 => \^f3_empty\,
      O => empty0
    );
\empty_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_4__18_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_5__7_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__19_n_0\
    );
\empty_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => \out\,
      I1 => Metrics_Cnt_En,
      I2 => Use_Ext_Trigger,
      I3 => \wptr_reg[5]_0\,
      O => \empty2__0\
    );
\empty_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_4__18_n_0\
    );
\empty_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_5__7_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^f3_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_5__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \wptr_reg[5]_0\,
      I1 => Use_Ext_Trigger,
      I2 => Metrics_Cnt_En,
      I3 => \out\,
      O => \^e\(0)
    );
\rptr[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__20_n_0\
    );
\rptr[1]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__20_n_0\
    );
\rptr[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__20_n_0\
    );
\rptr[3]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__20_n_0\
    );
\rptr[4]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__20_n_0\
    );
\rptr[5]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__18_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[0]_i_1__20_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[1]_i_1__20_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[2]_i_1__20_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[3]_i_1__20_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[4]_i_1__20_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[5]_i_1__18_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__3\(0)
    );
\wptr[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__3\(1)
    );
\wptr[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__3\(2)
    );
\wptr[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__3\(3)
    );
\wptr[4]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__3\(4)
    );
\wptr[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__3\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__3\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__3\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__3\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__3\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__3\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__3\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_16\ is
  port (
    F4_Empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \wptr_reg[5]_0\ : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    F3_Empty : in STD_LOGIC;
    \dout_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \rptr_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_16\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_16\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^f4_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty2__0\ : STD_LOGIC;
  signal \empty_i_2__18_n_0\ : STD_LOGIC;
  signal \empty_i_4__17_n_0\ : STD_LOGIC;
  signal \empty_i_5__6_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__17_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__6\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__19\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__19\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__19\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__19\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__19\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__15\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__15\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__15\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__15\ : label is "soft_lutpair193";
begin
  E(0) <= \^e\(0);
  F4_Empty <= \^f4_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(0),
      Q => \dout_reg[32]_0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(10),
      Q => \dout_reg[32]_0\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(11),
      Q => \dout_reg[32]_0\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(12),
      Q => \dout_reg[32]_0\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(13),
      Q => \dout_reg[32]_0\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(14),
      Q => \dout_reg[32]_0\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(15),
      Q => \dout_reg[32]_0\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(16),
      Q => \dout_reg[32]_0\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(17),
      Q => \dout_reg[32]_0\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(18),
      Q => \dout_reg[32]_0\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(19),
      Q => \dout_reg[32]_0\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(1),
      Q => \dout_reg[32]_0\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(20),
      Q => \dout_reg[32]_0\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(21),
      Q => \dout_reg[32]_0\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(22),
      Q => \dout_reg[32]_0\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(23),
      Q => \dout_reg[32]_0\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(24),
      Q => \dout_reg[32]_0\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(25),
      Q => \dout_reg[32]_0\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(26),
      Q => \dout_reg[32]_0\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(27),
      Q => \dout_reg[32]_0\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(28),
      Q => \dout_reg[32]_0\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(29),
      Q => \dout_reg[32]_0\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(2),
      Q => \dout_reg[32]_0\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(30),
      Q => \dout_reg[32]_0\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(31),
      Q => \dout_reg[32]_0\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(32),
      Q => \dout_reg[32]_0\(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(3),
      Q => \dout_reg[32]_0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(4),
      Q => \dout_reg[32]_0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(5),
      Q => \dout_reg[32]_0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(6),
      Q => \dout_reg[32]_0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(7),
      Q => \dout_reg[32]_0\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(8),
      Q => \dout_reg[32]_0\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(9),
      Q => \dout_reg[32]_0\(9),
      R => '0'
    );
\empty_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000820000"
    )
        port map (
      I0 => \empty_i_2__18_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__17_n_0\,
      I3 => F3_Empty,
      I4 => \empty2__0\,
      I5 => \^f4_empty\,
      O => empty0
    );
\empty_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_4__17_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_5__6_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__18_n_0\
    );
\empty_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => \out\,
      I1 => Metrics_Cnt_En,
      I2 => Use_Ext_Trigger,
      I3 => \wptr_reg[5]_0\,
      O => \empty2__0\
    );
\empty_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_4__17_n_0\
    );
\empty_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_5__6_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^f4_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_5__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \wptr_reg[5]_0\,
      I1 => Use_Ext_Trigger,
      I2 => Metrics_Cnt_En,
      I3 => \out\,
      O => \^e\(0)
    );
\rptr[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__19_n_0\
    );
\rptr[1]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__19_n_0\
    );
\rptr[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__19_n_0\
    );
\rptr[3]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__19_n_0\
    );
\rptr[4]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__19_n_0\
    );
\rptr[5]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__17_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[0]_i_1__19_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[1]_i_1__19_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[2]_i_1__19_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[3]_i_1__19_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[4]_i_1__19_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[5]_i_1__17_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__4\(0)
    );
\wptr[1]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__4\(1)
    );
\wptr[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__4\(2)
    );
\wptr[3]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__4\(3)
    );
\wptr[4]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__4\(4)
    );
\wptr[5]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__4\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_20\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg_0 : out STD_LOGIC;
    rst_int_n_reg : out STD_LOGIC;
    Read_Latency_One : out STD_LOGIC;
    Read_Latency_One_D10 : out STD_LOGIC;
    \dout_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    Read_Latency_One_D1 : in STD_LOGIC;
    Rd_Latency_Fifo_Rd_En : in STD_LOGIC;
    Metrics_Cnt_En_Int : in STD_LOGIC;
    Rd_Latency_Fifo_Wr_En : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    \wptr_reg[0]_0\ : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    Rd_Latency_Fifo_Wr_En_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Latency_Fifo_Rd_En2 : in STD_LOGIC;
    rd_latency_end : in STD_LOGIC;
    En_Id_Based : in STD_LOGIC;
    rid_match_reg : in STD_LOGIC;
    Rd_Lat_Start : in STD_LOGIC;
    id_matched_return01_out : in STD_LOGIC;
    Read_Latency_One_D1_reg : in STD_LOGIC;
    \dout_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_20\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_20\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal Rd_Latency_Fifo_Empty : STD_LOGIC;
  signal Rd_Latency_Fifo_Full : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_out : STD_LOGIC;
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__17_n_0\ : STD_LOGIC;
  signal \empty_i_3__18_n_0\ : STD_LOGIC;
  signal \empty_i_4__16_n_0\ : STD_LOGIC;
  signal full0 : STD_LOGIC;
  signal \full_i_2__0_n_0\ : STD_LOGIC;
  signal \full_i_3__0_n_0\ : STD_LOGIC;
  signal \full_i_4__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Rd_Latency_Fifo_Rd_En_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \Read_Latency_One_D1_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \empty_i_4__16\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__18\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__18\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__18\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__18\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__18\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__16\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__16\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__16\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__16\ : label is "soft_lutpair256";
begin
  E(0) <= \^e\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\Rd_Latency_Fifo_Rd_En_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_En2,
      I1 => rst_int_n,
      I2 => Rd_Latency_Fifo_Empty,
      I3 => rd_latency_end,
      O => rst_int_n_reg
    );
\Rd_Latency_Fifo_Wr_En_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Rd_Latency_Fifo_Full,
      I1 => rst_int_n,
      I2 => Rd_Latency_Fifo_Wr_En_reg(0),
      O => full_reg_0
    );
\Read_Latency_One_D1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Read_Latency_One_D1_reg,
      I1 => Rd_Latency_Fifo_Empty,
      O => Read_Latency_One_D10
    );
\Read_Latency_One_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA222A200000000"
    )
        port map (
      I0 => Rd_Latency_Fifo_Empty,
      I1 => En_Id_Based,
      I2 => rid_match_reg,
      I3 => Rd_Lat_Start,
      I4 => id_matched_return01_out,
      I5 => rd_latency_end,
      O => Read_Latency_One
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(0),
      Q => \dout_reg[32]_0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(10),
      Q => \dout_reg[32]_0\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(11),
      Q => \dout_reg[32]_0\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(12),
      Q => \dout_reg[32]_0\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(13),
      Q => \dout_reg[32]_0\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(14),
      Q => \dout_reg[32]_0\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(15),
      Q => \dout_reg[32]_0\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(16),
      Q => \dout_reg[32]_0\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(17),
      Q => \dout_reg[32]_0\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(18),
      Q => \dout_reg[32]_0\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(19),
      Q => \dout_reg[32]_0\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(1),
      Q => \dout_reg[32]_0\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(20),
      Q => \dout_reg[32]_0\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(21),
      Q => \dout_reg[32]_0\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(22),
      Q => \dout_reg[32]_0\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(23),
      Q => \dout_reg[32]_0\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(24),
      Q => \dout_reg[32]_0\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(25),
      Q => \dout_reg[32]_0\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(26),
      Q => \dout_reg[32]_0\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(27),
      Q => \dout_reg[32]_0\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(28),
      Q => \dout_reg[32]_0\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(29),
      Q => \dout_reg[32]_0\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(2),
      Q => \dout_reg[32]_0\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(30),
      Q => \dout_reg[32]_0\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(31),
      Q => \dout_reg[32]_0\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(32),
      Q => \dout_reg[32]_0\(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(3),
      Q => \dout_reg[32]_0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(4),
      Q => \dout_reg[32]_0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(5),
      Q => \dout_reg[32]_0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(6),
      Q => \dout_reg[32]_0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(7),
      Q => \dout_reg[32]_0\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(8),
      Q => \dout_reg[32]_0\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(9),
      Q => \dout_reg[32]_0\(9),
      R => '0'
    );
\empty_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00008200"
    )
        port map (
      I0 => \empty_i_2__17_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_2__0_n_0\,
      I3 => Rd_Latency_Fifo_Rd_En_out,
      I4 => \^e\(0),
      I5 => Rd_Latency_Fifo_Empty,
      O => empty0
    );
\empty_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_3__18_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_4__16_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__17_n_0\
    );
\empty_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_3__18_n_0\
    );
\empty_i_4__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_4__16_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => Rd_Latency_Fifo_Empty,
      S => SR(0)
    );
\full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABBA"
    )
        port map (
      I0 => Rd_Latency_Fifo_Full,
      I1 => \full_i_2__0_n_0\,
      I2 => \p_0_in__5\(5),
      I3 => p_0_in,
      I4 => Read_Latency_One_D1,
      I5 => Rd_Latency_Fifo_Rd_En,
      O => full0
    );
\full_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF9FFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => Metrics_Cnt_En_Int,
      I3 => Rd_Latency_Fifo_Wr_En,
      I4 => \full_i_3__0_n_0\,
      I5 => \full_i_4__0_n_0\,
      O => \full_i_2__0_n_0\
    );
\full_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D696BFFFBFFFD696"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^rptr_reg[4]_0\(3),
      O => \full_i_3__0_n_0\
    );
\full_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778FFFFFFFF8778"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \p_0_in__5\(4),
      I5 => \^rptr_reg[4]_0\(4),
      O => \full_i_4__0_n_0\
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => full0,
      Q => Rd_Latency_Fifo_Full,
      R => SR(0)
    );
\mem_reg_0_31_0_5__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => Rd_Latency_Fifo_Wr_En,
      I1 => Metrics_Cnt_En,
      I2 => Use_Ext_Trigger,
      I3 => \wptr_reg[0]_0\,
      O => \^e\(0)
    );
\rptr[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__18_n_0\
    );
\rptr[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__18_n_0\
    );
\rptr[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__18_n_0\
    );
\rptr[3]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__18_n_0\
    );
\rptr[4]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__18_n_0\
    );
\rptr[5]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_En,
      I1 => Read_Latency_One_D1,
      O => Rd_Latency_Fifo_Rd_En_out
    );
\rptr[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_2__0_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[0]_i_1__18_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[1]_i_1__18_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[2]_i_1__18_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[3]_i_1__18_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[4]_i_1__18_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[5]_i_2__0_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__5\(0)
    );
\wptr[1]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__5\(1)
    );
\wptr[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__5\(2)
    );
\wptr[3]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__5\(3)
    );
\wptr[4]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__5\(4)
    );
\wptr[5]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__5\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__5\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__5\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__5\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__5\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__5\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__5\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_37\ is
  port (
    F3_Empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \wptr_reg[5]_0\ : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    F4_Empty : in STD_LOGIC;
    dout0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_37\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_37\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^f3_empty\ : STD_LOGIC;
  signal F3_Rd_Data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_9_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_9_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal empty0 : STD_LOGIC;
  signal \empty2__0\ : STD_LOGIC;
  signal \empty_i_2__8_n_0\ : STD_LOGIC;
  signal \empty_i_4__7_n_0\ : STD_LOGIC;
  signal \empty_i_5__2_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9\ : label is 11;
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__8\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__8\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__8\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__8\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__8\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__2\ : label is "soft_lutpair15";
begin
  E(0) <= \^e\(0);
  F3_Empty <= \^f3_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
F34_Rd_Vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^f3_empty\,
      I1 => F4_Empty,
      O => \^empty_reg_0\(0)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(11),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(10),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(10),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(9),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(8),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(8),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(11),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_6_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(10),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_7_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(9),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_8_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(8),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(15),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(14),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(14),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(13),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(12),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(12),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(15),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_6_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(14),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_7_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(13),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_8_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(12),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(19),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(18),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(18),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(17),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(16),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(16),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(19),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_6_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(18),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(18),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_7_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(17),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_8_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(16),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(16),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(23),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(22),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(22),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(21),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(20),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(20),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(23),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_6_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(22),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(22),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_7_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(21),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_8_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(20),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(20),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(27),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(26),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(26),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(25),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(24),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(24),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(27),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_6_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(26),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(26),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_7_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(25),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_8_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(24),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(24),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(30),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(30),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(31),
      I3 => F3_Rd_Data(31),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(28),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(28),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(29),
      I3 => F3_Rd_Data(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(26),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(26),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(27),
      I3 => F3_Rd_Data(27),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(24),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(24),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(25),
      I3 => F3_Rd_Data(25),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(30),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(30),
      I2 => F3_Rd_Data(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(31),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(28),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(28),
      I2 => F3_Rd_Data(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(26),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(26),
      I2 => F3_Rd_Data(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(27),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(24),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(24),
      I2 => F3_Rd_Data(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(25),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(30),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(30),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(22),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(22),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(23),
      I3 => F3_Rd_Data(23),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(20),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(20),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(21),
      I3 => F3_Rd_Data(21),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(18),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(18),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(19),
      I3 => F3_Rd_Data(19),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(16),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(16),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(17),
      I3 => F3_Rd_Data(17),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(22),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(22),
      I2 => F3_Rd_Data(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(23),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(20),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(20),
      I2 => F3_Rd_Data(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(21),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(18),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(18),
      I2 => F3_Rd_Data(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(19),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(16),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(16),
      I2 => F3_Rd_Data(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(17),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(14),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(15),
      I3 => F3_Rd_Data(15),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(12),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(13),
      I3 => F3_Rd_Data(13),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(10),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(11),
      I3 => F3_Rd_Data(11),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(8),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(9),
      I3 => F3_Rd_Data(9),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(14),
      I2 => F3_Rd_Data(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(15),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(12),
      I2 => F3_Rd_Data(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(13),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(10),
      I2 => F3_Rd_Data(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(11),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(8),
      I2 => F3_Rd_Data(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(9),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(6),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(7),
      I3 => F3_Rd_Data(7),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(4),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(5),
      I3 => F3_Rd_Data(5),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(2),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(3),
      I3 => F3_Rd_Data(3),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(28),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(28),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => F3_Rd_Data(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(0),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(1),
      I3 => F3_Rd_Data(1),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(6),
      I2 => F3_Rd_Data(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(7),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(4),
      I2 => F3_Rd_Data(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(5),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(2),
      I2 => F3_Rd_Data(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(3),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => F3_Rd_Data(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(0),
      I2 => F3_Rd_Data(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(1),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(31),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(30),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(30),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_6_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(29),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_7_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(28),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(28),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_8_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(3),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(2),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(2),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(1),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(0),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(0),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(3),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_6_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(2),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_7_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(1),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_8_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(0),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(7),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(6),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(6),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(5),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I2 => F3_Rd_Data(4),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(4),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(7),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_6_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(6),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_7_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(5),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_8_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => F3_Rd_Data(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(4),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[3]\(32),
      I4 => F3_Rd_Data(32),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \Wr_Lat_Cnt_Diff_reg[11]_i_6_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[11]_i_7_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[11]_i_8_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[11]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \Wr_Lat_Cnt_Diff_reg[15]_i_6_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[15]_i_7_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[15]_i_8_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[15]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \Wr_Lat_Cnt_Diff_reg[19]_i_6_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[19]_i_7_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[19]_i_8_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[19]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \Wr_Lat_Cnt_Diff_reg[23]_i_6_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[23]_i_7_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[23]_i_8_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[23]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \Wr_Lat_Cnt_Diff_reg[27]_i_6_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[27]_i_7_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[27]_i_8_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[27]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_5_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_6_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_7_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_8_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[3]_i_6_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[3]_i_7_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[3]_i_8_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[3]_i_9_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \Wr_Lat_Cnt_Diff_reg[7]_i_6_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[7]_i_7_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[7]_i_8_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[7]_i_9_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(0),
      Q => F3_Rd_Data(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(10),
      Q => F3_Rd_Data(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(11),
      Q => F3_Rd_Data(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(12),
      Q => F3_Rd_Data(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(13),
      Q => F3_Rd_Data(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(14),
      Q => F3_Rd_Data(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(15),
      Q => F3_Rd_Data(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(16),
      Q => F3_Rd_Data(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(17),
      Q => F3_Rd_Data(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(18),
      Q => F3_Rd_Data(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(19),
      Q => F3_Rd_Data(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(1),
      Q => F3_Rd_Data(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(20),
      Q => F3_Rd_Data(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(21),
      Q => F3_Rd_Data(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(22),
      Q => F3_Rd_Data(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(23),
      Q => F3_Rd_Data(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(24),
      Q => F3_Rd_Data(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(25),
      Q => F3_Rd_Data(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(26),
      Q => F3_Rd_Data(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(27),
      Q => F3_Rd_Data(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(28),
      Q => F3_Rd_Data(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(29),
      Q => F3_Rd_Data(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(2),
      Q => F3_Rd_Data(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(30),
      Q => F3_Rd_Data(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(31),
      Q => F3_Rd_Data(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(32),
      Q => F3_Rd_Data(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(3),
      Q => F3_Rd_Data(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(4),
      Q => F3_Rd_Data(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(5),
      Q => F3_Rd_Data(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(6),
      Q => F3_Rd_Data(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(7),
      Q => F3_Rd_Data(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(8),
      Q => F3_Rd_Data(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(9),
      Q => F3_Rd_Data(9),
      R => '0'
    );
\empty_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000820000"
    )
        port map (
      I0 => \empty_i_2__8_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__7_n_0\,
      I3 => F4_Empty,
      I4 => \empty2__0\,
      I5 => \^f3_empty\,
      O => empty0
    );
\empty_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_4__7_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_5__2_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__8_n_0\
    );
empty_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => \out\,
      I1 => Metrics_Cnt_En,
      I2 => Use_Ext_Trigger,
      I3 => \wptr_reg[5]_0\,
      O => \empty2__0\
    );
\empty_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_4__7_n_0\
    );
\empty_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_5__2_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^f3_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \wptr_reg[5]_0\,
      I1 => Use_Ext_Trigger,
      I2 => Metrics_Cnt_En,
      I3 => \out\,
      O => \^e\(0)
    );
\rptr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__8_n_0\
    );
\rptr[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__8_n_0\
    );
\rptr[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__8_n_0\
    );
\rptr[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__8_n_0\
    );
\rptr[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__8_n_0\
    );
\rptr[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__7_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[0]_i_1__8_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[1]_i_1__8_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[2]_i_1__8_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[3]_i_1__8_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[4]_i_1__8_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[5]_i_1__7_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__3\(0)
    );
\wptr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__3\(1)
    );
\wptr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__3\(2)
    );
\wptr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__3\(3)
    );
\wptr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__3\(4)
    );
\wptr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__3\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__3\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__3\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__3\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__3\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__3\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__3\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_38\ is
  port (
    F4_Empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \wptr_reg[5]_0\ : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    F3_Empty : in STD_LOGIC;
    \dout_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \rptr_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_38\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_38\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^f4_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty2__0\ : STD_LOGIC;
  signal \empty_i_2__7_n_0\ : STD_LOGIC;
  signal \empty_i_4__6_n_0\ : STD_LOGIC;
  signal \empty_i_5__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__7\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__7\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__7\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__7\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__7\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__3\ : label is "soft_lutpair20";
begin
  E(0) <= \^e\(0);
  F4_Empty <= \^f4_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(0),
      Q => \dout_reg[32]_0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(10),
      Q => \dout_reg[32]_0\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(11),
      Q => \dout_reg[32]_0\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(12),
      Q => \dout_reg[32]_0\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(13),
      Q => \dout_reg[32]_0\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(14),
      Q => \dout_reg[32]_0\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(15),
      Q => \dout_reg[32]_0\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(16),
      Q => \dout_reg[32]_0\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(17),
      Q => \dout_reg[32]_0\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(18),
      Q => \dout_reg[32]_0\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(19),
      Q => \dout_reg[32]_0\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(1),
      Q => \dout_reg[32]_0\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(20),
      Q => \dout_reg[32]_0\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(21),
      Q => \dout_reg[32]_0\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(22),
      Q => \dout_reg[32]_0\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(23),
      Q => \dout_reg[32]_0\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(24),
      Q => \dout_reg[32]_0\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(25),
      Q => \dout_reg[32]_0\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(26),
      Q => \dout_reg[32]_0\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(27),
      Q => \dout_reg[32]_0\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(28),
      Q => \dout_reg[32]_0\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(29),
      Q => \dout_reg[32]_0\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(2),
      Q => \dout_reg[32]_0\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(30),
      Q => \dout_reg[32]_0\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(31),
      Q => \dout_reg[32]_0\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(32),
      Q => \dout_reg[32]_0\(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(3),
      Q => \dout_reg[32]_0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(4),
      Q => \dout_reg[32]_0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(5),
      Q => \dout_reg[32]_0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(6),
      Q => \dout_reg[32]_0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(7),
      Q => \dout_reg[32]_0\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(8),
      Q => \dout_reg[32]_0\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(9),
      Q => \dout_reg[32]_0\(9),
      R => '0'
    );
\empty_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000820000"
    )
        port map (
      I0 => \empty_i_2__7_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__6_n_0\,
      I3 => F3_Empty,
      I4 => \empty2__0\,
      I5 => \^f4_empty\,
      O => empty0
    );
\empty_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_4__6_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_5__1_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__7_n_0\
    );
\empty_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => \out\,
      I1 => Metrics_Cnt_En,
      I2 => Use_Ext_Trigger,
      I3 => \wptr_reg[5]_0\,
      O => \empty2__0\
    );
\empty_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_4__6_n_0\
    );
\empty_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_5__1_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^f4_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \wptr_reg[5]_0\,
      I1 => Use_Ext_Trigger,
      I2 => Metrics_Cnt_En,
      I3 => \out\,
      O => \^e\(0)
    );
\rptr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__7_n_0\
    );
\rptr[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__7_n_0\
    );
\rptr[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__7_n_0\
    );
\rptr[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__7_n_0\
    );
\rptr[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__7_n_0\
    );
\rptr[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__6_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[0]_i_1__7_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[1]_i_1__7_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[2]_i_1__7_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[3]_i_1__7_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[4]_i_1__7_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \rptr_reg[5]_0\(0),
      D => \rptr[5]_i_1__6_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__4\(0)
    );
\wptr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__4\(1)
    );
\wptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__4\(2)
    );
\wptr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__4\(3)
    );
\wptr[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__4\(4)
    );
\wptr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__4\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_47\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg_0 : out STD_LOGIC;
    rst_int_n_reg : out STD_LOGIC;
    Read_Latency_One : out STD_LOGIC;
    Read_Latency_One_D10 : out STD_LOGIC;
    \dout_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    Read_Latency_One_D1 : in STD_LOGIC;
    Rd_Latency_Fifo_Rd_En : in STD_LOGIC;
    Metrics_Cnt_En_Int : in STD_LOGIC;
    Rd_Latency_Fifo_Wr_En : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    \wptr_reg[0]_0\ : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    Rd_Latency_Fifo_Wr_En_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Latency_Fifo_Rd_En2 : in STD_LOGIC;
    rd_latency_end : in STD_LOGIC;
    En_Id_Based : in STD_LOGIC;
    rid_match_reg : in STD_LOGIC;
    Rd_Lat_Start : in STD_LOGIC;
    id_matched_return01_out : in STD_LOGIC;
    Read_Latency_One_D1_reg : in STD_LOGIC;
    \dout_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_47\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_47\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal Rd_Latency_Fifo_Empty : STD_LOGIC;
  signal Rd_Latency_Fifo_Full : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_out : STD_LOGIC;
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__6_n_0\ : STD_LOGIC;
  signal \empty_i_3__7_n_0\ : STD_LOGIC;
  signal \empty_i_4__5_n_0\ : STD_LOGIC;
  signal full0 : STD_LOGIC;
  signal full_i_2_n_0 : STD_LOGIC;
  signal full_i_3_n_0 : STD_LOGIC;
  signal full_i_4_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Rd_Latency_Fifo_Rd_En_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of Read_Latency_One_D1_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \empty_i_4__5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__6\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__6\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__6\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__6\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__6\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__4\ : label is "soft_lutpair98";
begin
  E(0) <= \^e\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
Rd_Latency_Fifo_Rd_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_En2,
      I1 => rst_int_n,
      I2 => Rd_Latency_Fifo_Empty,
      I3 => rd_latency_end,
      O => rst_int_n_reg
    );
Rd_Latency_Fifo_Wr_En_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Rd_Latency_Fifo_Full,
      I1 => rst_int_n,
      I2 => Rd_Latency_Fifo_Wr_En_reg(0),
      O => full_reg_0
    );
Read_Latency_One_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Read_Latency_One_D1_reg,
      I1 => Rd_Latency_Fifo_Empty,
      O => Read_Latency_One_D10
    );
Read_Latency_One_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA222A200000000"
    )
        port map (
      I0 => Rd_Latency_Fifo_Empty,
      I1 => En_Id_Based,
      I2 => rid_match_reg,
      I3 => Rd_Lat_Start,
      I4 => id_matched_return01_out,
      I5 => rd_latency_end,
      O => Read_Latency_One
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(0),
      Q => \dout_reg[32]_0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(10),
      Q => \dout_reg[32]_0\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(11),
      Q => \dout_reg[32]_0\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(12),
      Q => \dout_reg[32]_0\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(13),
      Q => \dout_reg[32]_0\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(14),
      Q => \dout_reg[32]_0\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(15),
      Q => \dout_reg[32]_0\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(16),
      Q => \dout_reg[32]_0\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(17),
      Q => \dout_reg[32]_0\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(18),
      Q => \dout_reg[32]_0\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(19),
      Q => \dout_reg[32]_0\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(1),
      Q => \dout_reg[32]_0\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(20),
      Q => \dout_reg[32]_0\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(21),
      Q => \dout_reg[32]_0\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(22),
      Q => \dout_reg[32]_0\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(23),
      Q => \dout_reg[32]_0\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(24),
      Q => \dout_reg[32]_0\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(25),
      Q => \dout_reg[32]_0\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(26),
      Q => \dout_reg[32]_0\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(27),
      Q => \dout_reg[32]_0\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(28),
      Q => \dout_reg[32]_0\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(29),
      Q => \dout_reg[32]_0\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(2),
      Q => \dout_reg[32]_0\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(30),
      Q => \dout_reg[32]_0\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(31),
      Q => \dout_reg[32]_0\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(32),
      Q => \dout_reg[32]_0\(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(3),
      Q => \dout_reg[32]_0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(4),
      Q => \dout_reg[32]_0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(5),
      Q => \dout_reg[32]_0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(6),
      Q => \dout_reg[32]_0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(7),
      Q => \dout_reg[32]_0\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(8),
      Q => \dout_reg[32]_0\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[32]_1\(9),
      Q => \dout_reg[32]_0\(9),
      R => '0'
    );
\empty_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00008200"
    )
        port map (
      I0 => \empty_i_2__6_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_2_n_0\,
      I3 => Rd_Latency_Fifo_Rd_En_out,
      I4 => \^e\(0),
      I5 => Rd_Latency_Fifo_Empty,
      O => empty0
    );
\empty_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_3__7_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_4__5_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__6_n_0\
    );
\empty_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_3__7_n_0\
    );
\empty_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_4__5_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => Rd_Latency_Fifo_Empty,
      S => SR(0)
    );
full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABBA"
    )
        port map (
      I0 => Rd_Latency_Fifo_Full,
      I1 => full_i_2_n_0,
      I2 => \p_0_in__5\(5),
      I3 => p_0_in,
      I4 => Read_Latency_One_D1,
      I5 => Rd_Latency_Fifo_Rd_En,
      O => full0
    );
full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF9FFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => Metrics_Cnt_En_Int,
      I3 => Rd_Latency_Fifo_Wr_En,
      I4 => full_i_3_n_0,
      I5 => full_i_4_n_0,
      O => full_i_2_n_0
    );
full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D696BFFFBFFFD696"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^rptr_reg[4]_0\(3),
      O => full_i_3_n_0
    );
full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778FFFFFFFF8778"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \p_0_in__5\(4),
      I5 => \^rptr_reg[4]_0\(4),
      O => full_i_4_n_0
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => full0,
      Q => Rd_Latency_Fifo_Full,
      R => SR(0)
    );
mem_reg_0_31_0_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => Rd_Latency_Fifo_Wr_En,
      I1 => Metrics_Cnt_En,
      I2 => Use_Ext_Trigger,
      I3 => \wptr_reg[0]_0\,
      O => \^e\(0)
    );
\rptr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__6_n_0\
    );
\rptr[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__6_n_0\
    );
\rptr[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__6_n_0\
    );
\rptr[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__6_n_0\
    );
\rptr[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__6_n_0\
    );
\rptr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_En,
      I1 => Read_Latency_One_D1,
      O => Rd_Latency_Fifo_Rd_En_out
    );
\rptr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_2_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[0]_i_1__6_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[1]_i_1__6_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[2]_i_1__6_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[3]_i_1__6_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[4]_i_1__6_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[5]_i_2_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__5\(0)
    );
\wptr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__5\(1)
    );
\wptr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__5\(2)
    );
\wptr[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__5\(3)
    );
\wptr[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__5\(4)
    );
\wptr[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__5\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__5\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__5\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__5\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__5\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__5\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__5\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2\ is
  port (
    FBC1_Empty : out STD_LOGIC;
    FBC_Rd_Vld_reg : out STD_LOGIC;
    FBC_Rd_Vld_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FBC_Rd_Vld_reg_1 : out STD_LOGIC;
    FBC_Rd_Vld_reg_2 : out STD_LOGIC;
    FBC_Rd_Vld_reg_3 : out STD_LOGIC;
    FBC_Rd_Vld_reg_4 : out STD_LOGIC;
    FBC_Rd_Vld_reg_5 : out STD_LOGIC;
    FBC_Rd_Vld_reg_6 : out STD_LOGIC;
    FBC_Rd_Vld_reg_7 : out STD_LOGIC;
    FBC_Rd_Vld_reg_8 : out STD_LOGIC;
    FBC_Rd_Vld_reg_9 : out STD_LOGIC;
    FBC_Rd_Vld_reg_10 : out STD_LOGIC;
    FBC_Rd_Vld_reg_11 : out STD_LOGIC;
    FBC_Rd_Vld_reg_12 : out STD_LOGIC;
    FBC_Rd_Vld_reg_13 : out STD_LOGIC;
    FBC_Rd_Vld_reg_14 : out STD_LOGIC;
    FBC_Rd_Vld_reg_15 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[32]_0\ : out STD_LOGIC;
    \dout_reg[32]_1\ : out STD_LOGIC;
    \dout_reg[32]_2\ : out STD_LOGIC;
    \dout_reg[17]_0\ : out STD_LOGIC;
    \dout_reg[17]_1\ : out STD_LOGIC;
    \dout_reg[17]_2\ : out STD_LOGIC;
    \dout_reg[18]_0\ : out STD_LOGIC;
    \dout_reg[18]_1\ : out STD_LOGIC;
    \dout_reg[18]_2\ : out STD_LOGIC;
    \dout_reg[19]_0\ : out STD_LOGIC;
    \dout_reg[19]_1\ : out STD_LOGIC;
    \dout_reg[19]_2\ : out STD_LOGIC;
    \dout_reg[20]_0\ : out STD_LOGIC;
    \dout_reg[20]_1\ : out STD_LOGIC;
    \dout_reg[20]_2\ : out STD_LOGIC;
    \dout_reg[21]_0\ : out STD_LOGIC;
    \dout_reg[21]_1\ : out STD_LOGIC;
    \dout_reg[21]_2\ : out STD_LOGIC;
    \dout_reg[22]_0\ : out STD_LOGIC;
    \dout_reg[22]_1\ : out STD_LOGIC;
    \dout_reg[22]_2\ : out STD_LOGIC;
    \dout_reg[23]_0\ : out STD_LOGIC;
    \dout_reg[23]_1\ : out STD_LOGIC;
    \dout_reg[23]_2\ : out STD_LOGIC;
    \dout_reg[24]_0\ : out STD_LOGIC;
    \dout_reg[24]_1\ : out STD_LOGIC;
    \dout_reg[24]_2\ : out STD_LOGIC;
    \dout_reg[25]_0\ : out STD_LOGIC;
    \dout_reg[25]_1\ : out STD_LOGIC;
    \dout_reg[25]_2\ : out STD_LOGIC;
    \dout_reg[26]_0\ : out STD_LOGIC;
    \dout_reg[26]_1\ : out STD_LOGIC;
    \dout_reg[26]_2\ : out STD_LOGIC;
    \dout_reg[27]_0\ : out STD_LOGIC;
    \dout_reg[27]_1\ : out STD_LOGIC;
    \dout_reg[27]_2\ : out STD_LOGIC;
    \dout_reg[28]_0\ : out STD_LOGIC;
    \dout_reg[28]_1\ : out STD_LOGIC;
    \dout_reg[28]_2\ : out STD_LOGIC;
    \dout_reg[29]_0\ : out STD_LOGIC;
    \dout_reg[29]_1\ : out STD_LOGIC;
    \dout_reg[29]_2\ : out STD_LOGIC;
    \dout_reg[30]_0\ : out STD_LOGIC;
    \dout_reg[30]_1\ : out STD_LOGIC;
    \dout_reg[30]_2\ : out STD_LOGIC;
    \dout_reg[31]_0\ : out STD_LOGIC;
    \dout_reg[31]_1\ : out STD_LOGIC;
    \dout_reg[31]_2\ : out STD_LOGIC;
    S0_Write_Byte_Cnt : out STD_LOGIC_VECTOR ( 14 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[0]_i_8\ : in STD_LOGIC;
    Beat_fifo_Wr_en : in STD_LOGIC;
    \wptr_reg[5]_0\ : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    FBC_Empty : in STD_LOGIC;
    \empty2__0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[0]_i_8_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUX_N_CNT.Add_in[0]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FBC_Rd_Vld_0 : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[0]_i_8__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUX_N_CNT.Add_in[0]_i_8__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUX_N_CNT.Add_in[17]_i_6\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[17]_i_6_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[17]_i_6__0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[17]_i_6__1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\ : in STD_LOGIC;
    \dout_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fbc1_empty\ : STD_LOGIC;
  signal FBC1_Rd_Data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__12_n_0\ : STD_LOGIC;
  signal \empty_i_4__11_n_0\ : STD_LOGIC;
  signal \empty_i_5__4_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^wptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[10]_i_10\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[10]_i_9\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[11]_i_10\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[11]_i_9\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[12]_i_10\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[12]_i_9\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[13]_i_10\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[13]_i_9\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[14]_i_10\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[14]_i_9\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[15]_i_10\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[15]_i_9\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[16]_i_13\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[16]_i_14\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[1]_i_10\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[1]_i_9\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[2]_i_12__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[3]_i_10\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[3]_i_9\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[4]_i_10\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[4]_i_9\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[5]_i_10\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[5]_i_9\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[6]_i_10\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[6]_i_9\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[7]_i_10\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[7]_i_9\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[8]_i_10\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[8]_i_9\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[9]_i_10\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[9]_i_9\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_7\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \empty_i_5__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__13\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__13\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__13\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__13\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__13\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__17\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__17\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__17\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__17\ : label is "soft_lutpair198";
begin
  E(0) <= \^e\(0);
  FBC1_Empty <= \^fbc1_empty\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
  \wptr_reg[4]_0\(4 downto 0) <= \^wptr_reg[4]_0\(4 downto 0);
\FBC_Rd_Vld_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fbc1_empty\,
      I1 => FBC_Empty,
      O => \^empty_reg_0\(0)
    );
\GEN_MUX_N_CNT.Add_in[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8080808"
    )
        port map (
      I0 => FBC1_Rd_Data(32),
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8_0\(1),
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_8_1\(0),
      I4 => FBC_Rd_Vld_0,
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_8_0\(0),
      O => \dout_reg[32]_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8080808"
    )
        port map (
      I0 => FBC1_Rd_Data(32),
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8__0\(1),
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_8_1\(0),
      I4 => FBC_Rd_Vld_0,
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_8__0\(0),
      O => \dout_reg[32]_1\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8080808"
    )
        port map (
      I0 => FBC1_Rd_Data(32),
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8__1\(1),
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_8_1\(0),
      I4 => FBC_Rd_Vld_0,
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_8__1\(0),
      O => \dout_reg[32]_2\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(9),
      O => FBC_Rd_Vld_reg_9
    );
\GEN_MUX_N_CNT.Add_in[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(42),
      O => S0_Write_Byte_Cnt(8)
    );
\GEN_MUX_N_CNT.Add_in[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(10),
      O => FBC_Rd_Vld_reg_10
    );
\GEN_MUX_N_CNT.Add_in[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(43),
      O => S0_Write_Byte_Cnt(9)
    );
\GEN_MUX_N_CNT.Add_in[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(11),
      O => FBC_Rd_Vld_reg_11
    );
\GEN_MUX_N_CNT.Add_in[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(44),
      O => S0_Write_Byte_Cnt(10)
    );
\GEN_MUX_N_CNT.Add_in[13]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(12),
      O => FBC_Rd_Vld_reg_12
    );
\GEN_MUX_N_CNT.Add_in[13]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(45),
      O => S0_Write_Byte_Cnt(11)
    );
\GEN_MUX_N_CNT.Add_in[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(13),
      O => FBC_Rd_Vld_reg_13
    );
\GEN_MUX_N_CNT.Add_in[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(46),
      O => S0_Write_Byte_Cnt(12)
    );
\GEN_MUX_N_CNT.Add_in[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(14),
      O => FBC_Rd_Vld_reg_14
    );
\GEN_MUX_N_CNT.Add_in[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(47),
      O => S0_Write_Byte_Cnt(13)
    );
\GEN_MUX_N_CNT.Add_in[16]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(48),
      O => S0_Write_Byte_Cnt(14)
    );
\GEN_MUX_N_CNT.Add_in[16]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(15),
      O => FBC_Rd_Vld_reg_15
    );
\GEN_MUX_N_CNT.Add_in[17]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(16),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(49),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[17]_1\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(16),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(49),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[17]_2\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(16),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(49),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[17]_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(17),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(50),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[18]_1\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(17),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(50),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[18]_2\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(17),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(50),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[18]_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(18),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(51),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[19]_1\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(18),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(51),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[19]_2\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(18),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(51),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[19]_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(0),
      O => FBC_Rd_Vld_reg_0
    );
\GEN_MUX_N_CNT.Add_in[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(33),
      O => S0_Write_Byte_Cnt(0)
    );
\GEN_MUX_N_CNT.Add_in[20]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(19),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(52),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[20]_1\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(19),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(52),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[20]_2\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(19),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(52),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[20]_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(20),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(53),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[21]_1\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(20),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(53),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[21]_2\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(20),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(53),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[21]_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(21),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(54),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[22]_1\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(21),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(54),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[22]_2\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(21),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(54),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[22]_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(22),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(55),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[23]_1\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(22),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(55),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[23]_2\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(22),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(55),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[23]_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(23),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(56),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[24]_1\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(23),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(56),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[24]_2\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(23),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(56),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[24]_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(24),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(57),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[25]_1\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(24),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(57),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[25]_2\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(24),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(57),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[25]_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(25),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(58),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[26]_1\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(25),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(58),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[26]_2\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(25),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(58),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[26]_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(26),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(59),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[27]_1\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(26),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(59),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[27]_2\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(26),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(59),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[27]_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(27),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(60),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[28]_1\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(27),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(60),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[28]_2\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(27),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(60),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[28]_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(28),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(61),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[29]_1\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(28),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(61),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[29]_2\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(28),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(61),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[29]_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(1),
      O => FBC_Rd_Vld_reg_1
    );
\GEN_MUX_N_CNT.Add_in[30]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(29),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(62),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[30]_1\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(29),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(62),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[30]_2\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(29),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(62),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[30]_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(30),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(63),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      O => \dout_reg[31]_1\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(30),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(63),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      O => \dout_reg[31]_2\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^q\(30),
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I3 => FBC1_Rd_Data(63),
      I4 => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      O => \dout_reg[31]_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(2),
      O => FBC_Rd_Vld_reg_2
    );
\GEN_MUX_N_CNT.Add_in[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(35),
      O => S0_Write_Byte_Cnt(1)
    );
\GEN_MUX_N_CNT.Add_in[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(3),
      O => FBC_Rd_Vld_reg_3
    );
\GEN_MUX_N_CNT.Add_in[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(36),
      O => S0_Write_Byte_Cnt(2)
    );
\GEN_MUX_N_CNT.Add_in[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(4),
      O => FBC_Rd_Vld_reg_4
    );
\GEN_MUX_N_CNT.Add_in[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(37),
      O => S0_Write_Byte_Cnt(3)
    );
\GEN_MUX_N_CNT.Add_in[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(5),
      O => FBC_Rd_Vld_reg_5
    );
\GEN_MUX_N_CNT.Add_in[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(38),
      O => S0_Write_Byte_Cnt(4)
    );
\GEN_MUX_N_CNT.Add_in[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(6),
      O => FBC_Rd_Vld_reg_6
    );
\GEN_MUX_N_CNT.Add_in[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(39),
      O => S0_Write_Byte_Cnt(5)
    );
\GEN_MUX_N_CNT.Add_in[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(7),
      O => FBC_Rd_Vld_reg_7
    );
\GEN_MUX_N_CNT.Add_in[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(40),
      O => S0_Write_Byte_Cnt(6)
    );
\GEN_MUX_N_CNT.Add_in[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => \^q\(8),
      O => FBC_Rd_Vld_reg_8
    );
\GEN_MUX_N_CNT.Add_in[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(41),
      O => S0_Write_Byte_Cnt(7)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_8\,
      I1 => FBC1_Rd_Data(0),
      O => FBC_Rd_Vld_reg
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(0),
      Q => FBC1_Rd_Data(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(10),
      Q => \^q\(9),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(11),
      Q => \^q\(10),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(12),
      Q => \^q\(11),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(13),
      Q => \^q\(12),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(14),
      Q => \^q\(13),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(15),
      Q => \^q\(14),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(16),
      Q => \^q\(15),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(17),
      Q => \^q\(16),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(18),
      Q => \^q\(17),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(19),
      Q => \^q\(18),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(1),
      Q => \^q\(0),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(20),
      Q => \^q\(19),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(21),
      Q => \^q\(20),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(22),
      Q => \^q\(21),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(23),
      Q => \^q\(22),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(24),
      Q => \^q\(23),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(25),
      Q => \^q\(24),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(26),
      Q => \^q\(25),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(27),
      Q => \^q\(26),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(28),
      Q => \^q\(27),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(29),
      Q => \^q\(28),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(2),
      Q => \^q\(1),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(30),
      Q => \^q\(29),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(31),
      Q => \^q\(30),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(32),
      Q => FBC1_Rd_Data(32),
      R => '0'
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(33),
      Q => FBC1_Rd_Data(33),
      R => '0'
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(34),
      Q => \^q\(31),
      R => '0'
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(35),
      Q => FBC1_Rd_Data(35),
      R => '0'
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(36),
      Q => FBC1_Rd_Data(36),
      R => '0'
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(37),
      Q => FBC1_Rd_Data(37),
      R => '0'
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(38),
      Q => FBC1_Rd_Data(38),
      R => '0'
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(39),
      Q => FBC1_Rd_Data(39),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(3),
      Q => \^q\(2),
      R => '0'
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(40),
      Q => FBC1_Rd_Data(40),
      R => '0'
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(41),
      Q => FBC1_Rd_Data(41),
      R => '0'
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(42),
      Q => FBC1_Rd_Data(42),
      R => '0'
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(43),
      Q => FBC1_Rd_Data(43),
      R => '0'
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(44),
      Q => FBC1_Rd_Data(44),
      R => '0'
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(45),
      Q => FBC1_Rd_Data(45),
      R => '0'
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(46),
      Q => FBC1_Rd_Data(46),
      R => '0'
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(47),
      Q => FBC1_Rd_Data(47),
      R => '0'
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(48),
      Q => FBC1_Rd_Data(48),
      R => '0'
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(49),
      Q => FBC1_Rd_Data(49),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(4),
      Q => \^q\(3),
      R => '0'
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(50),
      Q => FBC1_Rd_Data(50),
      R => '0'
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(51),
      Q => FBC1_Rd_Data(51),
      R => '0'
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(52),
      Q => FBC1_Rd_Data(52),
      R => '0'
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(53),
      Q => FBC1_Rd_Data(53),
      R => '0'
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(54),
      Q => FBC1_Rd_Data(54),
      R => '0'
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(55),
      Q => FBC1_Rd_Data(55),
      R => '0'
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(56),
      Q => FBC1_Rd_Data(56),
      R => '0'
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(57),
      Q => FBC1_Rd_Data(57),
      R => '0'
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(58),
      Q => FBC1_Rd_Data(58),
      R => '0'
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(59),
      Q => FBC1_Rd_Data(59),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(5),
      Q => \^q\(4),
      R => '0'
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(60),
      Q => FBC1_Rd_Data(60),
      R => '0'
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(61),
      Q => FBC1_Rd_Data(61),
      R => '0'
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(62),
      Q => FBC1_Rd_Data(62),
      R => '0'
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(63),
      Q => FBC1_Rd_Data(63),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(6),
      Q => \^q\(5),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(7),
      Q => \^q\(6),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(8),
      Q => \^q\(7),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(9),
      Q => \^q\(8),
      R => '0'
    );
\empty_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000820000"
    )
        port map (
      I0 => \empty_i_2__12_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__12_n_0\,
      I3 => FBC_Empty,
      I4 => \empty2__0\,
      I5 => \^fbc1_empty\,
      O => empty0
    );
\empty_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(3),
      I1 => \empty_i_4__11_n_0\,
      I2 => \^wptr_reg[4]_0\(4),
      I3 => \empty_i_5__4_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__12_n_0\
    );
\empty_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^wptr_reg[4]_0\(1),
      I2 => \^wptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_4__11_n_0\
    );
\empty_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_5__4_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fbc1_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_5__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => Beat_fifo_Wr_en,
      I1 => \wptr_reg[5]_0\,
      I2 => Use_Ext_Trigger,
      I3 => Metrics_Cnt_En,
      O => \^e\(0)
    );
\rptr[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__13_n_0\
    );
\rptr[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__13_n_0\
    );
\rptr[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__13_n_0\
    );
\rptr[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__13_n_0\
    );
\rptr[4]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__13_n_0\
    );
\rptr[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__12_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[0]_i_1__13_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[1]_i_1__13_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[2]_i_1__13_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[3]_i_1__13_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[4]_i_1__13_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[5]_i_1__12_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      O => \p_0_in__6\(0)
    );
\wptr[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^wptr_reg[4]_0\(1),
      O => \p_0_in__6\(1)
    );
\wptr[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^wptr_reg[4]_0\(1),
      I2 => \^wptr_reg[4]_0\(2),
      O => \p_0_in__6\(2)
    );
\wptr[3]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(1),
      I1 => \^wptr_reg[4]_0\(0),
      I2 => \^wptr_reg[4]_0\(2),
      I3 => \^wptr_reg[4]_0\(3),
      O => \p_0_in__6\(3)
    );
\wptr[4]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(2),
      I1 => \^wptr_reg[4]_0\(0),
      I2 => \^wptr_reg[4]_0\(1),
      I3 => \^wptr_reg[4]_0\(3),
      I4 => \^wptr_reg[4]_0\(4),
      O => \p_0_in__6\(4)
    );
\wptr[5]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(3),
      I1 => \^wptr_reg[4]_0\(1),
      I2 => \^wptr_reg[4]_0\(0),
      I3 => \^wptr_reg[4]_0\(2),
      I4 => \^wptr_reg[4]_0\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__6\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__6\(0),
      Q => \^wptr_reg[4]_0\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__6\(1),
      Q => \^wptr_reg[4]_0\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__6\(2),
      Q => \^wptr_reg[4]_0\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__6\(3),
      Q => \^wptr_reg[4]_0\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__6\(4),
      Q => \^wptr_reg[4]_0\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__6\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2_39\ is
  port (
    FBC1_Empty : out STD_LOGIC;
    FBC_Rd_Vld_reg : out STD_LOGIC;
    FBC_Rd_Vld_reg_0 : out STD_LOGIC;
    FBC_Rd_Vld_reg_1 : out STD_LOGIC;
    FBC_Rd_Vld_reg_2 : out STD_LOGIC;
    FBC_Rd_Vld_reg_3 : out STD_LOGIC;
    FBC_Rd_Vld_reg_4 : out STD_LOGIC;
    FBC_Rd_Vld_reg_5 : out STD_LOGIC;
    FBC_Rd_Vld_reg_6 : out STD_LOGIC;
    FBC_Rd_Vld_reg_7 : out STD_LOGIC;
    FBC_Rd_Vld_reg_8 : out STD_LOGIC;
    FBC_Rd_Vld_reg_9 : out STD_LOGIC;
    FBC_Rd_Vld_reg_10 : out STD_LOGIC;
    FBC_Rd_Vld_reg_11 : out STD_LOGIC;
    FBC_Rd_Vld_reg_12 : out STD_LOGIC;
    FBC_Rd_Vld_reg_13 : out STD_LOGIC;
    FBC_Rd_Vld_reg_14 : out STD_LOGIC;
    FBC_Rd_Vld_reg_15 : out STD_LOGIC;
    FBC_Rd_Vld_reg_16 : out STD_LOGIC;
    FBC_Rd_Vld_reg_17 : out STD_LOGIC;
    FBC_Rd_Vld_reg_18 : out STD_LOGIC;
    FBC_Rd_Vld_reg_19 : out STD_LOGIC;
    FBC_Rd_Vld_reg_20 : out STD_LOGIC;
    FBC_Rd_Vld_reg_21 : out STD_LOGIC;
    FBC_Rd_Vld_reg_22 : out STD_LOGIC;
    FBC_Rd_Vld_reg_23 : out STD_LOGIC;
    FBC_Rd_Vld_reg_24 : out STD_LOGIC;
    FBC_Rd_Vld_reg_25 : out STD_LOGIC;
    FBC_Rd_Vld_reg_26 : out STD_LOGIC;
    FBC_Rd_Vld_reg_27 : out STD_LOGIC;
    FBC_Rd_Vld_reg_28 : out STD_LOGIC;
    FBC_Rd_Vld_reg_29 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[1]_0\ : out STD_LOGIC;
    \dout_reg[1]_1\ : out STD_LOGIC;
    \dout_reg[1]_2\ : out STD_LOGIC;
    \dout_reg[3]_0\ : out STD_LOGIC;
    \dout_reg[3]_1\ : out STD_LOGIC;
    \dout_reg[3]_2\ : out STD_LOGIC;
    \dout_reg[4]_0\ : out STD_LOGIC;
    \dout_reg[4]_1\ : out STD_LOGIC;
    \dout_reg[4]_2\ : out STD_LOGIC;
    \dout_reg[5]_0\ : out STD_LOGIC;
    \dout_reg[5]_1\ : out STD_LOGIC;
    \dout_reg[5]_2\ : out STD_LOGIC;
    \dout_reg[6]_0\ : out STD_LOGIC;
    \dout_reg[6]_1\ : out STD_LOGIC;
    \dout_reg[6]_2\ : out STD_LOGIC;
    \dout_reg[7]_0\ : out STD_LOGIC;
    \dout_reg[7]_1\ : out STD_LOGIC;
    \dout_reg[7]_2\ : out STD_LOGIC;
    \dout_reg[8]_0\ : out STD_LOGIC;
    \dout_reg[8]_1\ : out STD_LOGIC;
    \dout_reg[8]_2\ : out STD_LOGIC;
    \dout_reg[9]_0\ : out STD_LOGIC;
    \dout_reg[9]_1\ : out STD_LOGIC;
    \dout_reg[9]_2\ : out STD_LOGIC;
    \dout_reg[10]_0\ : out STD_LOGIC;
    \dout_reg[10]_1\ : out STD_LOGIC;
    \dout_reg[10]_2\ : out STD_LOGIC;
    \dout_reg[11]_0\ : out STD_LOGIC;
    \dout_reg[11]_1\ : out STD_LOGIC;
    \dout_reg[11]_2\ : out STD_LOGIC;
    \dout_reg[12]_0\ : out STD_LOGIC;
    \dout_reg[12]_1\ : out STD_LOGIC;
    \dout_reg[12]_2\ : out STD_LOGIC;
    \dout_reg[13]_0\ : out STD_LOGIC;
    \dout_reg[13]_1\ : out STD_LOGIC;
    \dout_reg[13]_2\ : out STD_LOGIC;
    \dout_reg[14]_0\ : out STD_LOGIC;
    \dout_reg[14]_1\ : out STD_LOGIC;
    \dout_reg[14]_2\ : out STD_LOGIC;
    \dout_reg[15]_0\ : out STD_LOGIC;
    \dout_reg[15]_1\ : out STD_LOGIC;
    \dout_reg[15]_2\ : out STD_LOGIC;
    \dout_reg[16]_0\ : out STD_LOGIC;
    \dout_reg[16]_1\ : out STD_LOGIC;
    \dout_reg[16]_2\ : out STD_LOGIC;
    \dout_reg[32]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_Write_Byte_Cnt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\ : in STD_LOGIC;
    Beat_fifo_Wr_en : in STD_LOGIC;
    \wptr_reg[5]_0\ : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    FBC_Empty : in STD_LOGIC;
    \empty2__0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[1]_i_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[1]_i_4_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[1]_i_4__0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[1]_i_4__1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\ : in STD_LOGIC;
    \dout_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2_39\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2_39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2_39\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fbc1_empty\ : STD_LOGIC;
  signal FBC1_Rd_Data : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__1_n_0\ : STD_LOGIC;
  signal \empty_i_4__0_n_0\ : STD_LOGIC;
  signal empty_i_5_n_0 : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[10]_i_7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[11]_i_7\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[12]_i_7\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[13]_i_7\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[14]_i_7\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[15]_i_7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[16]_i_8\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[17]_i_7\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[18]_i_7\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[19]_i_7\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[1]_i_7\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[20]_i_7\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[21]_i_7\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[22]_i_7\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[23]_i_7\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[24]_i_7\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[25]_i_7\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[26]_i_7\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[27]_i_7\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[28]_i_7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[29]_i_7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[2]_i_11\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[30]_i_7\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[31]_i_15\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[3]_i_7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[4]_i_7\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[5]_i_7\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[6]_i_7\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[7]_i_7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[8]_i_7\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[9]_i_7\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of empty_i_5 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__5\ : label is "soft_lutpair40";
begin
  E(0) <= \^e\(0);
  FBC1_Empty <= \^fbc1_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
FBC_Rd_Vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fbc1_empty\,
      I1 => FBC_Empty,
      O => \^empty_reg_0\(0)
    );
\GEN_MUX_N_CNT.Add_in[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(10),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(42),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[10]_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(10),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(42),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[10]_1\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(10),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(42),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[10]_2\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(11),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(43),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[11]_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(11),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(43),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[11]_1\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(11),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(43),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[11]_2\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(12),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(44),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[12]_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(12),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(44),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[12]_1\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(12),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(44),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[12]_2\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(13),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(45),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[13]_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(13),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(45),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[13]_1\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(13),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(45),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[13]_2\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(14),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(46),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[14]_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(14),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(46),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[14]_1\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(14),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(46),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[14]_2\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(15),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(47),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[15]_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(15),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(47),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[15]_1\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(15),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(47),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[15]_2\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(16),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(48),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[16]_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(16),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(48),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[16]_1\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(16),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(48),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[16]_2\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(49),
      O => S1_Write_Byte_Cnt(1)
    );
\GEN_MUX_N_CNT.Add_in[18]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(50),
      O => S1_Write_Byte_Cnt(2)
    );
\GEN_MUX_N_CNT.Add_in[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(51),
      O => S1_Write_Byte_Cnt(3)
    );
\GEN_MUX_N_CNT.Add_in[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(1),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(33),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[1]_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(1),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(33),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[1]_1\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(1),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(33),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[1]_2\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(52),
      O => S1_Write_Byte_Cnt(4)
    );
\GEN_MUX_N_CNT.Add_in[21]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(53),
      O => S1_Write_Byte_Cnt(5)
    );
\GEN_MUX_N_CNT.Add_in[22]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(54),
      O => S1_Write_Byte_Cnt(6)
    );
\GEN_MUX_N_CNT.Add_in[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(55),
      O => S1_Write_Byte_Cnt(7)
    );
\GEN_MUX_N_CNT.Add_in[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(56),
      O => S1_Write_Byte_Cnt(8)
    );
\GEN_MUX_N_CNT.Add_in[25]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(57),
      O => S1_Write_Byte_Cnt(9)
    );
\GEN_MUX_N_CNT.Add_in[26]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(58),
      O => S1_Write_Byte_Cnt(10)
    );
\GEN_MUX_N_CNT.Add_in[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(59),
      O => S1_Write_Byte_Cnt(11)
    );
\GEN_MUX_N_CNT.Add_in[28]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(60),
      O => S1_Write_Byte_Cnt(12)
    );
\GEN_MUX_N_CNT.Add_in[29]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(61),
      O => S1_Write_Byte_Cnt(13)
    );
\GEN_MUX_N_CNT.Add_in[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(34),
      O => S1_Write_Byte_Cnt(0)
    );
\GEN_MUX_N_CNT.Add_in[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(62),
      O => S1_Write_Byte_Cnt(14)
    );
\GEN_MUX_N_CNT.Add_in[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(63),
      O => S1_Write_Byte_Cnt(15)
    );
\GEN_MUX_N_CNT.Add_in[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(3),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(35),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[3]_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(3),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(35),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[3]_1\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(3),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(35),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[3]_2\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(4),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(36),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[4]_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(4),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(36),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[4]_1\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(4),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(36),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[4]_2\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(5),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(37),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[5]_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(5),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(37),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[5]_1\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(5),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(37),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[5]_2\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(6),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(38),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[6]_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(6),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(38),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[6]_1\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(6),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(38),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[6]_2\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(7),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(39),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[7]_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(7),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(39),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[7]_1\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(7),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(39),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[7]_2\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(8),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(40),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[8]_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(8),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(40),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[8]_1\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(8),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(40),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[8]_2\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(9),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(41),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      O => \dout_reg[9]_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(9),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(41),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      O => \dout_reg[9]_1\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(9),
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I3 => FBC1_Rd_Data(41),
      I4 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      O => \dout_reg[9]_2\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(10),
      O => FBC_Rd_Vld_reg_8
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(11),
      O => FBC_Rd_Vld_reg_9
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(12),
      O => FBC_Rd_Vld_reg_10
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(13),
      O => FBC_Rd_Vld_reg_11
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(14),
      O => FBC_Rd_Vld_reg_12
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(15),
      O => FBC_Rd_Vld_reg_13
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(16),
      O => FBC_Rd_Vld_reg_14
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(17),
      O => FBC_Rd_Vld_reg_15
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(18),
      O => FBC_Rd_Vld_reg_16
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(19),
      O => FBC_Rd_Vld_reg_17
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(1),
      O => FBC_Rd_Vld_reg
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(20),
      O => FBC_Rd_Vld_reg_18
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(21),
      O => FBC_Rd_Vld_reg_19
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(22),
      O => FBC_Rd_Vld_reg_20
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(23),
      O => FBC_Rd_Vld_reg_21
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(24),
      O => FBC_Rd_Vld_reg_22
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(25),
      O => FBC_Rd_Vld_reg_23
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(26),
      O => FBC_Rd_Vld_reg_24
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(27),
      O => FBC_Rd_Vld_reg_25
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(28),
      O => FBC_Rd_Vld_reg_26
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(29),
      O => FBC_Rd_Vld_reg_27
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(2),
      O => FBC_Rd_Vld_reg_0
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(30),
      O => FBC_Rd_Vld_reg_28
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(31),
      O => FBC_Rd_Vld_reg_29
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(3),
      O => FBC_Rd_Vld_reg_1
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(4),
      O => FBC_Rd_Vld_reg_2
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(5),
      O => FBC_Rd_Vld_reg_3
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(6),
      O => FBC_Rd_Vld_reg_4
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(7),
      O => FBC_Rd_Vld_reg_5
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(8),
      O => FBC_Rd_Vld_reg_6
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FBC1_Rd_Data(9),
      O => FBC_Rd_Vld_reg_7
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(0),
      Q => \dout_reg[32]_0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(10),
      Q => FBC1_Rd_Data(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(11),
      Q => FBC1_Rd_Data(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(12),
      Q => FBC1_Rd_Data(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(13),
      Q => FBC1_Rd_Data(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(14),
      Q => FBC1_Rd_Data(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(15),
      Q => FBC1_Rd_Data(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(16),
      Q => FBC1_Rd_Data(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(17),
      Q => FBC1_Rd_Data(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(18),
      Q => FBC1_Rd_Data(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(19),
      Q => FBC1_Rd_Data(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(1),
      Q => FBC1_Rd_Data(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(20),
      Q => FBC1_Rd_Data(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(21),
      Q => FBC1_Rd_Data(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(22),
      Q => FBC1_Rd_Data(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(23),
      Q => FBC1_Rd_Data(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(24),
      Q => FBC1_Rd_Data(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(25),
      Q => FBC1_Rd_Data(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(26),
      Q => FBC1_Rd_Data(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(27),
      Q => FBC1_Rd_Data(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(28),
      Q => FBC1_Rd_Data(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(29),
      Q => FBC1_Rd_Data(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(2),
      Q => FBC1_Rd_Data(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(30),
      Q => FBC1_Rd_Data(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(31),
      Q => FBC1_Rd_Data(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(32),
      Q => \dout_reg[32]_0\(1),
      R => '0'
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(33),
      Q => FBC1_Rd_Data(33),
      R => '0'
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(34),
      Q => FBC1_Rd_Data(34),
      R => '0'
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(35),
      Q => FBC1_Rd_Data(35),
      R => '0'
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(36),
      Q => FBC1_Rd_Data(36),
      R => '0'
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(37),
      Q => FBC1_Rd_Data(37),
      R => '0'
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(38),
      Q => FBC1_Rd_Data(38),
      R => '0'
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(39),
      Q => FBC1_Rd_Data(39),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(3),
      Q => FBC1_Rd_Data(3),
      R => '0'
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(40),
      Q => FBC1_Rd_Data(40),
      R => '0'
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(41),
      Q => FBC1_Rd_Data(41),
      R => '0'
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(42),
      Q => FBC1_Rd_Data(42),
      R => '0'
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(43),
      Q => FBC1_Rd_Data(43),
      R => '0'
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(44),
      Q => FBC1_Rd_Data(44),
      R => '0'
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(45),
      Q => FBC1_Rd_Data(45),
      R => '0'
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(46),
      Q => FBC1_Rd_Data(46),
      R => '0'
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(47),
      Q => FBC1_Rd_Data(47),
      R => '0'
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(48),
      Q => FBC1_Rd_Data(48),
      R => '0'
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(49),
      Q => FBC1_Rd_Data(49),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(4),
      Q => FBC1_Rd_Data(4),
      R => '0'
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(50),
      Q => FBC1_Rd_Data(50),
      R => '0'
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(51),
      Q => FBC1_Rd_Data(51),
      R => '0'
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(52),
      Q => FBC1_Rd_Data(52),
      R => '0'
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(53),
      Q => FBC1_Rd_Data(53),
      R => '0'
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(54),
      Q => FBC1_Rd_Data(54),
      R => '0'
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(55),
      Q => FBC1_Rd_Data(55),
      R => '0'
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(56),
      Q => FBC1_Rd_Data(56),
      R => '0'
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(57),
      Q => FBC1_Rd_Data(57),
      R => '0'
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(58),
      Q => FBC1_Rd_Data(58),
      R => '0'
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(59),
      Q => FBC1_Rd_Data(59),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(5),
      Q => FBC1_Rd_Data(5),
      R => '0'
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(60),
      Q => FBC1_Rd_Data(60),
      R => '0'
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(61),
      Q => FBC1_Rd_Data(61),
      R => '0'
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(62),
      Q => FBC1_Rd_Data(62),
      R => '0'
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(63),
      Q => FBC1_Rd_Data(63),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(6),
      Q => FBC1_Rd_Data(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(7),
      Q => FBC1_Rd_Data(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(8),
      Q => FBC1_Rd_Data(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[63]_0\(9),
      Q => FBC1_Rd_Data(9),
      R => '0'
    );
\empty_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000820000"
    )
        port map (
      I0 => \empty_i_2__1_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__1_n_0\,
      I3 => FBC_Empty,
      I4 => \empty2__0\,
      I5 => \^fbc1_empty\,
      O => empty0
    );
\empty_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_4__0_n_0\,
      I2 => \^q\(4),
      I3 => empty_i_5_n_0,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__1_n_0\
    );
\empty_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_4__0_n_0\
    );
empty_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => empty_i_5_n_0
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fbc1_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_5_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => Beat_fifo_Wr_en,
      I1 => \wptr_reg[5]_0\,
      I2 => Use_Ext_Trigger,
      I3 => Metrics_Cnt_En,
      O => \^e\(0)
    );
\rptr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__1_n_0\
    );
\rptr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__1_n_0\
    );
\rptr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__1_n_0\
    );
\rptr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__1_n_0\
    );
\rptr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__1_n_0\
    );
\rptr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__1_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[0]_i_1__1_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[1]_i_1__1_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[2]_i_1__1_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[3]_i_1__1_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[4]_i_1__1_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[5]_i_1__1_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__6\(0)
    );
\wptr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__6\(1)
    );
\wptr[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__6\(2)
    );
\wptr[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__6\(3)
    );
\wptr[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__6\(4)
    );
\wptr[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__6\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__6\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__6\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__6\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__6\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__6\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__6\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3\ is
  port (
    FSWI1_Empty : out STD_LOGIC;
    FSWI_Rd_Vld_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    FSWI_Rd_Vld : in STD_LOGIC;
    \wptr_reg[5]_0\ : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Last_fifo_Wr_en : in STD_LOGIC;
    FSWI_Empty : in STD_LOGIC;
    \empty2__0\ : in STD_LOGIC;
    \dout_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fswi1_empty\ : STD_LOGIC;
  signal FSWI1_Rd_Data : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__14_n_0\ : STD_LOGIC;
  signal \empty_i_3__16_n_0\ : STD_LOGIC;
  signal \empty_i_4__13_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_4__13\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__15\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__15\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__15\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__15\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__15\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__21\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__21\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__21\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__21\ : label is "soft_lutpair219";
begin
  E(0) <= \^e\(0);
  FSWI1_Empty <= \^fswi1_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\FSWI_Rd_Vld_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fswi1_empty\,
      I1 => FSWI_Empty,
      O => \^empty_reg_0\(0)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FSWI_Rd_Vld,
      I1 => FSWI1_Rd_Data(0),
      O => FSWI_Rd_Vld_reg
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(0),
      Q => FSWI1_Rd_Data(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(10),
      Q => \dout_reg[31]_0\(9),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(11),
      Q => \dout_reg[31]_0\(10),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(12),
      Q => \dout_reg[31]_0\(11),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(13),
      Q => \dout_reg[31]_0\(12),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(14),
      Q => \dout_reg[31]_0\(13),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(15),
      Q => \dout_reg[31]_0\(14),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(16),
      Q => \dout_reg[31]_0\(15),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(17),
      Q => \dout_reg[31]_0\(16),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(18),
      Q => \dout_reg[31]_0\(17),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(19),
      Q => \dout_reg[31]_0\(18),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(1),
      Q => \dout_reg[31]_0\(0),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(20),
      Q => \dout_reg[31]_0\(19),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(21),
      Q => \dout_reg[31]_0\(20),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(22),
      Q => \dout_reg[31]_0\(21),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(23),
      Q => \dout_reg[31]_0\(22),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(24),
      Q => \dout_reg[31]_0\(23),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(25),
      Q => \dout_reg[31]_0\(24),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(26),
      Q => \dout_reg[31]_0\(25),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(27),
      Q => \dout_reg[31]_0\(26),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(28),
      Q => \dout_reg[31]_0\(27),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(29),
      Q => \dout_reg[31]_0\(28),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(2),
      Q => \dout_reg[31]_0\(1),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(30),
      Q => \dout_reg[31]_0\(29),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(31),
      Q => \dout_reg[31]_0\(30),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(3),
      Q => \dout_reg[31]_0\(2),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(4),
      Q => \dout_reg[31]_0\(3),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(5),
      Q => \dout_reg[31]_0\(4),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(6),
      Q => \dout_reg[31]_0\(5),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(7),
      Q => \dout_reg[31]_0\(6),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(8),
      Q => \dout_reg[31]_0\(7),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_1\(9),
      Q => \dout_reg[31]_0\(8),
      R => '0'
    );
\empty_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000820000"
    )
        port map (
      I0 => \empty_i_2__14_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__14_n_0\,
      I3 => FSWI_Empty,
      I4 => \empty2__0\,
      I5 => \^fswi1_empty\,
      O => empty0
    );
\empty_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_3__16_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_4__13_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__14_n_0\
    );
\empty_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_3__16_n_0\
    );
\empty_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_4__13_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fswi1_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_5__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \wptr_reg[5]_0\,
      I1 => Use_Ext_Trigger,
      I2 => Metrics_Cnt_En,
      I3 => Last_fifo_Wr_en,
      O => \^e\(0)
    );
\rptr[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__15_n_0\
    );
\rptr[1]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__15_n_0\
    );
\rptr[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__15_n_0\
    );
\rptr[3]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__15_n_0\
    );
\rptr[4]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__15_n_0\
    );
\rptr[5]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__14_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[0]_i_1__15_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[1]_i_1__15_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[2]_i_1__15_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[3]_i_1__15_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[4]_i_1__15_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[5]_i_1__14_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__10\(0)
    );
\wptr[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__10\(1)
    );
\wptr[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__10\(2)
    );
\wptr[3]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__10\(3)
    );
\wptr[4]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__10\(4)
    );
\wptr[5]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__10\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__10\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__10\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__10\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__10\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__10\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__10\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3_40\ is
  port (
    FSWI1_Empty : out STD_LOGIC;
    FSWI_Rd_Vld_reg : out STD_LOGIC;
    \dout_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Read_Latency_Int_reg[17]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[17]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[17]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[18]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[18]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[18]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[19]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[19]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[19]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[20]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[20]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[20]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[21]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[21]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[21]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[22]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[22]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[22]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[23]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[23]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[23]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[24]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[24]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[24]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[25]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[25]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[25]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[26]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[26]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[26]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[27]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[27]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[27]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[28]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[28]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[28]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[29]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[29]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[29]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[30]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[30]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[30]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[31]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[31]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[31]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    FSWI_Rd_Vld_reg_0 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_1 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_2 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_3 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_4 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_5 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_6 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_7 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_8 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_9 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_10 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_11 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_12 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_13 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_14 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_15 : out STD_LOGIC;
    \dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    FSWI_Rd_Vld_reg_16 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_17 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_18 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_19 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_20 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_21 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_22 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_23 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_24 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_25 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_26 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_27 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_28 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_29 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_30 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_31 : out STD_LOGIC;
    \dout_reg[31]_1\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    FSWI_Rd_Vld_reg_32 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_33 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_34 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_35 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_36 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_37 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_38 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_39 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_40 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_41 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_42 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_43 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_44 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_45 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_46 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_47 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\ : in STD_LOGIC;
    \wptr_reg[5]_0\ : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Last_fifo_Wr_en : in STD_LOGIC;
    FSWI_Empty : in STD_LOGIC;
    \empty2__0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[17]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[17]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[17]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_5\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_6\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_7\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_8\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_9\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    FBC_Rd_Vld_0 : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\ : in STD_LOGIC;
    FSWI_Rd_Vld_1 : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\ : in STD_LOGIC;
    \dout_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3_40\ : entity is "axi_perf_mon_v5_0_31_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3_40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3_40\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fswi1_empty\ : STD_LOGIC;
  signal FSWI1_Rd_Data : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^fswi_rd_vld_reg_0\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_1\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_10\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_11\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_12\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_13\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_14\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_15\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_16\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_17\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_18\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_19\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_2\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_20\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_21\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_22\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_23\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_24\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_25\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_26\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_27\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_28\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_29\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_3\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_30\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_31\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_32\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_33\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_34\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_35\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_36\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_37\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_38\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_39\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_4\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_40\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_41\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_42\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_43\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_44\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_45\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_46\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_47\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_5\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_6\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_7\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_8\ : STD_LOGIC;
  signal \^fswi_rd_vld_reg_9\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^dout_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__3_n_0\ : STD_LOGIC;
  signal \empty_i_3__5_n_0\ : STD_LOGIC;
  signal \empty_i_4__2_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_4__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__9\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__9\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__9\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__9\ : label is "soft_lutpair61";
begin
  E(0) <= \^e\(0);
  FSWI1_Empty <= \^fswi1_empty\;
  FSWI_Rd_Vld_reg_0 <= \^fswi_rd_vld_reg_0\;
  FSWI_Rd_Vld_reg_1 <= \^fswi_rd_vld_reg_1\;
  FSWI_Rd_Vld_reg_10 <= \^fswi_rd_vld_reg_10\;
  FSWI_Rd_Vld_reg_11 <= \^fswi_rd_vld_reg_11\;
  FSWI_Rd_Vld_reg_12 <= \^fswi_rd_vld_reg_12\;
  FSWI_Rd_Vld_reg_13 <= \^fswi_rd_vld_reg_13\;
  FSWI_Rd_Vld_reg_14 <= \^fswi_rd_vld_reg_14\;
  FSWI_Rd_Vld_reg_15 <= \^fswi_rd_vld_reg_15\;
  FSWI_Rd_Vld_reg_16 <= \^fswi_rd_vld_reg_16\;
  FSWI_Rd_Vld_reg_17 <= \^fswi_rd_vld_reg_17\;
  FSWI_Rd_Vld_reg_18 <= \^fswi_rd_vld_reg_18\;
  FSWI_Rd_Vld_reg_19 <= \^fswi_rd_vld_reg_19\;
  FSWI_Rd_Vld_reg_2 <= \^fswi_rd_vld_reg_2\;
  FSWI_Rd_Vld_reg_20 <= \^fswi_rd_vld_reg_20\;
  FSWI_Rd_Vld_reg_21 <= \^fswi_rd_vld_reg_21\;
  FSWI_Rd_Vld_reg_22 <= \^fswi_rd_vld_reg_22\;
  FSWI_Rd_Vld_reg_23 <= \^fswi_rd_vld_reg_23\;
  FSWI_Rd_Vld_reg_24 <= \^fswi_rd_vld_reg_24\;
  FSWI_Rd_Vld_reg_25 <= \^fswi_rd_vld_reg_25\;
  FSWI_Rd_Vld_reg_26 <= \^fswi_rd_vld_reg_26\;
  FSWI_Rd_Vld_reg_27 <= \^fswi_rd_vld_reg_27\;
  FSWI_Rd_Vld_reg_28 <= \^fswi_rd_vld_reg_28\;
  FSWI_Rd_Vld_reg_29 <= \^fswi_rd_vld_reg_29\;
  FSWI_Rd_Vld_reg_3 <= \^fswi_rd_vld_reg_3\;
  FSWI_Rd_Vld_reg_30 <= \^fswi_rd_vld_reg_30\;
  FSWI_Rd_Vld_reg_31 <= \^fswi_rd_vld_reg_31\;
  FSWI_Rd_Vld_reg_32 <= \^fswi_rd_vld_reg_32\;
  FSWI_Rd_Vld_reg_33 <= \^fswi_rd_vld_reg_33\;
  FSWI_Rd_Vld_reg_34 <= \^fswi_rd_vld_reg_34\;
  FSWI_Rd_Vld_reg_35 <= \^fswi_rd_vld_reg_35\;
  FSWI_Rd_Vld_reg_36 <= \^fswi_rd_vld_reg_36\;
  FSWI_Rd_Vld_reg_37 <= \^fswi_rd_vld_reg_37\;
  FSWI_Rd_Vld_reg_38 <= \^fswi_rd_vld_reg_38\;
  FSWI_Rd_Vld_reg_39 <= \^fswi_rd_vld_reg_39\;
  FSWI_Rd_Vld_reg_4 <= \^fswi_rd_vld_reg_4\;
  FSWI_Rd_Vld_reg_40 <= \^fswi_rd_vld_reg_40\;
  FSWI_Rd_Vld_reg_41 <= \^fswi_rd_vld_reg_41\;
  FSWI_Rd_Vld_reg_42 <= \^fswi_rd_vld_reg_42\;
  FSWI_Rd_Vld_reg_43 <= \^fswi_rd_vld_reg_43\;
  FSWI_Rd_Vld_reg_44 <= \^fswi_rd_vld_reg_44\;
  FSWI_Rd_Vld_reg_45 <= \^fswi_rd_vld_reg_45\;
  FSWI_Rd_Vld_reg_46 <= \^fswi_rd_vld_reg_46\;
  FSWI_Rd_Vld_reg_47 <= \^fswi_rd_vld_reg_47\;
  FSWI_Rd_Vld_reg_5 <= \^fswi_rd_vld_reg_5\;
  FSWI_Rd_Vld_reg_6 <= \^fswi_rd_vld_reg_6\;
  FSWI_Rd_Vld_reg_7 <= \^fswi_rd_vld_reg_7\;
  FSWI_Rd_Vld_reg_8 <= \^fswi_rd_vld_reg_8\;
  FSWI_Rd_Vld_reg_9 <= \^fswi_rd_vld_reg_9\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \dout_reg[0]_0\(0) <= \^dout_reg[0]_0\(0);
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
FSWI_Rd_Vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fswi1_empty\,
      I1 => FSWI_Empty,
      O => \^empty_reg_0\(0)
    );
\GEN_MUX_N_CNT.Add_in[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[17]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(0),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(0),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[17]\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[17]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(0),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(0),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[17]_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[17]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(0),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(0),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[17]_1\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[18]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(1),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(1),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[18]\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[18]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(1),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(1),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[18]_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[18]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(1),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(1),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[18]_1\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[19]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(2),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(2),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[19]\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[19]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(2),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(2),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[19]_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[19]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(2),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(2),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[19]_1\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[20]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(3),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(3),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[20]\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[20]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(3),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(3),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[20]_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[20]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(3),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(3),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[20]_1\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[21]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(4),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(4),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[21]\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[21]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(4),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(4),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[21]_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[21]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(4),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(4),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[21]_1\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[22]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(5),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(5),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[22]\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[22]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(5),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(5),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[22]_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[22]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(5),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(5),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[22]_1\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[23]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(6),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(6),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[23]\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[23]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(6),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(6),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[23]_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[23]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(6),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(6),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[23]_1\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[24]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(7),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(7),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[24]\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[24]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(7),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(7),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[24]_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[24]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(7),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(7),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[24]_1\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[25]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(8),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(8),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[25]\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[25]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(8),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(8),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[25]_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[25]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(8),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(8),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[25]_1\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[26]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(9),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(9),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[26]\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[26]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(9),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(9),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[26]_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[26]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(9),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(9),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[26]_1\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[27]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(10),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(10),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[27]\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[27]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(10),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(10),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[27]_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[27]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(10),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(10),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[27]_1\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[28]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(11),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(11),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[28]\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[28]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(11),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(11),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[28]_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[28]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(11),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(11),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[28]_1\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[29]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(12),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(12),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[29]\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[29]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(12),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(12),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[29]_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[29]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(12),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(12),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[29]_1\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[30]\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(13),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(13),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[30]\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[30]_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(13),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(13),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[30]_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[30]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(13),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(13),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[30]_1\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(14),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(14),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Read_Latency_Int_reg[31]\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(14),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(14),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      O => \Read_Latency_Int_reg[31]_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[31]\(14),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\(14),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      O => \Read_Latency_Int_reg[31]_1\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => \^dout_reg[0]_0\(0),
      O => FSWI_Rd_Vld_reg
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_9\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(9),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(9)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_25\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(9),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(9)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_41\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(9),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(9)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(10),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(9),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_9\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(10),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(9),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_25\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(10),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(9),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_41\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_10\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(10),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(10)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_26\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(10),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(10)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_42\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(10),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(10)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(11),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(10),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_10\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(11),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(10),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_26\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(11),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(10),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_42\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_11\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(11),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(11)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_27\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(11),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(11)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_43\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(11),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(11)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(12),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(11),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_11\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(12),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(11),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_27\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(12),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(11),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_43\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_12\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(12),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(12)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_28\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(12),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(12)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_44\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(12),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(12)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(13),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(12),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_12\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(13),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(12),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_28\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(13),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(12),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_44\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_13\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(13),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(13)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_29\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(13),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(13)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_45\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(13),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(13)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(14),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(13),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_13\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(14),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(13),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_29\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(14),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(13),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_45\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_14\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(14),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(14)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_30\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(14),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(14)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_46\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(14),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(14)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(15),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(14),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_14\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(15),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(14),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_30\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(15),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(14),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_46\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_15\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(15),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(15)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_31\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(15),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(15)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_47\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(15),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(15)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(16),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(15),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_15\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(16),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(15),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_31\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(16),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(15),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_47\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(16),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(16)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(16),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(16)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(16),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(16)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(17),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(16),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(17),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(16),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(17),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(16),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(17),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(17)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(17),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(17)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(17),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(17)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(18),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(17),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(18),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(17),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(18),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(17),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(18),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(18)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(18),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(18)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(18),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(18)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(19),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(18),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(19),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(18),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(19),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(18),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(0),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(0)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_16\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(0),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(0)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_32\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(0),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(0)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(1),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(0),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(1),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(0),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_16\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(1),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(0),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_32\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(19),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(19)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(19),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(19)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(19),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(19)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(20),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(19),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(20),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(19),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(20),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(19),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(20),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(20)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(20),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(20)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(20),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(20)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(21),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(20),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(21),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(20),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(21),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(20),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(21),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(21)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(21),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(21)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(21),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(21)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(22),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(21),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(22),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(21),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(22),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(21),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(22),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(22)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(22),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(22)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(22),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(22)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(23),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(22),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(23),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(22),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(23),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(22),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(23),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(23)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(23),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(23)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(23),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(23)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(24),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(23),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(24),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(23),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(24),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(23),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(24),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(24)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(24),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(24)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(24),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(24)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(25),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(24),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(25),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(24),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(25),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(24),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(25),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(25)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(25),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(25)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(25),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(25)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(26),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(25),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(26),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(25),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(26),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(25),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(26),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(26)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(26),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(26)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(26),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(26)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(27),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(26),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(27),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(26),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(27),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(26),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(27),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(27)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(27),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(27)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(27),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(27)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(28),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(27),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(28),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(27),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(28),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(27),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(28),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(28)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(28),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(28)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(28),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(28)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(29),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(28),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(29),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(28),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(29),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(28),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_1\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(1),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(1)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_17\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(1),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(1)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_33\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(1),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(1)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(2),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(1),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_1\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(2),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(1),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_17\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(2),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(1),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_33\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(29),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(29)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(29),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(29)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(29),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(29)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(30),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(29),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(30),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(29),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(30),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(29),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(30),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(30)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(30),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(30)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(30),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(30)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(31),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(30),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(31),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(30),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(31),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(30),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_2\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(2),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(2)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_18\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(2),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(2)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_34\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(2),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(2)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(3),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(2),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_2\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(3),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(2),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_18\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(3),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(2),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_34\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_3\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(3),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(3)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_19\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(3),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(3)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_35\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(3),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(3)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(4),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(3),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_3\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(4),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(3),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_19\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(4),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(3),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_35\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_4\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(4),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(4)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_20\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(4),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(4)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_36\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(4),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(4)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(5),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(4),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_4\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(5),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(4),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_20\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(5),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(4),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_36\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_5\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(5),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(5)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_21\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(5),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(5)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_37\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(5),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(5)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(6),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(5),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_5\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(6),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(5),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_21\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(6),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(5),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_37\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_6\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(6),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(6)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_22\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(6),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(6)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_38\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(6),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(6)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(7),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(6),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_6\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(7),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(6),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_22\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(7),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(6),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_38\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_7\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(7),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(7)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_23\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(7),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(7)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_39\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(7),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(7)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(8),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(7),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_7\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(8),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(7),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_23\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(8),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(7),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_39\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_8\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(8),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      O => D(8)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_24\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(8),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      O => \dout_reg[31]_0\(8)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^fswi_rd_vld_reg_40\,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(8),
      I3 => FBC_Rd_Vld_0,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9]\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      O => \dout_reg[31]_1\(8)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(9),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(8),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      O => \^fswi_rd_vld_reg_8\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(9),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(8),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      O => \^fswi_rd_vld_reg_24\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      I1 => FSWI1_Rd_Data(9),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\,
      I3 => FSWI_Rd_Vld_1,
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(8),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\,
      O => \^fswi_rd_vld_reg_40\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(0),
      Q => \^dout_reg[0]_0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(10),
      Q => FSWI1_Rd_Data(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(11),
      Q => FSWI1_Rd_Data(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(12),
      Q => FSWI1_Rd_Data(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(13),
      Q => FSWI1_Rd_Data(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(14),
      Q => FSWI1_Rd_Data(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(15),
      Q => FSWI1_Rd_Data(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(16),
      Q => FSWI1_Rd_Data(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(17),
      Q => FSWI1_Rd_Data(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(18),
      Q => FSWI1_Rd_Data(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(19),
      Q => FSWI1_Rd_Data(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(1),
      Q => FSWI1_Rd_Data(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(20),
      Q => FSWI1_Rd_Data(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(21),
      Q => FSWI1_Rd_Data(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(22),
      Q => FSWI1_Rd_Data(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(23),
      Q => FSWI1_Rd_Data(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(24),
      Q => FSWI1_Rd_Data(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(25),
      Q => FSWI1_Rd_Data(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(26),
      Q => FSWI1_Rd_Data(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(27),
      Q => FSWI1_Rd_Data(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(28),
      Q => FSWI1_Rd_Data(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(29),
      Q => FSWI1_Rd_Data(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(2),
      Q => FSWI1_Rd_Data(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(30),
      Q => FSWI1_Rd_Data(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(31),
      Q => FSWI1_Rd_Data(31),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(3),
      Q => FSWI1_Rd_Data(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(4),
      Q => FSWI1_Rd_Data(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(5),
      Q => FSWI1_Rd_Data(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(6),
      Q => FSWI1_Rd_Data(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(7),
      Q => FSWI1_Rd_Data(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(8),
      Q => FSWI1_Rd_Data(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[31]_2\(9),
      Q => FSWI1_Rd_Data(9),
      R => '0'
    );
\empty_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000820000"
    )
        port map (
      I0 => \empty_i_2__3_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \rptr[5]_i_1__3_n_0\,
      I3 => FSWI_Empty,
      I4 => \empty2__0\,
      I5 => \^fswi1_empty\,
      O => empty0
    );
\empty_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480804040080804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \empty_i_3__5_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_4__2_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^rptr_reg[4]_0\(4),
      O => \empty_i_2__3_n_0\
    );
\empty_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^rptr_reg[4]_0\(2),
      O => \empty_i_3__5_n_0\
    );
\empty_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_4__2_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fswi1_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_5_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \wptr_reg[5]_0\,
      I1 => Use_Ext_Trigger,
      I2 => Metrics_Cnt_En,
      I3 => Last_fifo_Wr_en,
      O => \^e\(0)
    );
\rptr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__3_n_0\
    );
\rptr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      O => \rptr[1]_i_1__3_n_0\
    );
\rptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__3_n_0\
    );
\rptr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(3),
      O => \rptr[3]_i_1__3_n_0\
    );
\rptr[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__3_n_0\
    );
\rptr[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      I4 => \^rptr_reg[4]_0\(4),
      I5 => p_0_in,
      O => \rptr[5]_i_1__3_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[0]_i_1__3_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[1]_i_1__3_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[2]_i_1__3_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[3]_i_1__3_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[4]_i_1__3_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^empty_reg_0\(0),
      D => \rptr[5]_i_1__3_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__10\(0)
    );
\wptr[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__10\(1)
    );
\wptr[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__10\(2)
    );
\wptr[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__10\(3)
    );
\wptr[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__10\(4)
    );
\wptr[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__10\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__10\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__10\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__10\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__10\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__10\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__10\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair275";
begin
  dest_out_bin(4) <= \dest_graysync_ff[3]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair114";
begin
  dest_out_bin(4) <= \dest_graysync_ff[3]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair118";
begin
  dest_out_bin(4) <= \dest_graysync_ff[3]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair271";
begin
  dest_out_bin(4) <= \dest_graysync_ff[3]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 6;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \dest_graysync_ff[5]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[5]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[5]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[5]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair273";
begin
  dest_out_bin(5) <= \dest_graysync_ff[5]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(0),
      Q => \dest_graysync_ff[5]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(1),
      Q => \dest_graysync_ff[5]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(2),
      Q => \dest_graysync_ff[5]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(3),
      Q => \dest_graysync_ff[5]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(4),
      Q => \dest_graysync_ff[5]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(5),
      Q => \dest_graysync_ff[5]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(0),
      I1 => \dest_graysync_ff[5]\(2),
      I2 => \dest_graysync_ff[5]\(4),
      I3 => \dest_graysync_ff[5]\(5),
      I4 => \dest_graysync_ff[5]\(3),
      I5 => \dest_graysync_ff[5]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(1),
      I1 => \dest_graysync_ff[5]\(3),
      I2 => \dest_graysync_ff[5]\(5),
      I3 => \dest_graysync_ff[5]\(4),
      I4 => \dest_graysync_ff[5]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(2),
      I1 => \dest_graysync_ff[5]\(4),
      I2 => \dest_graysync_ff[5]\(5),
      I3 => \dest_graysync_ff[5]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(3),
      I1 => \dest_graysync_ff[5]\(5),
      I2 => \dest_graysync_ff[5]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(4),
      I1 => \dest_graysync_ff[5]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 6;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \dest_graysync_ff[5]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[5]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[5]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[5]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair116";
begin
  dest_out_bin(5) <= \dest_graysync_ff[5]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(0),
      Q => \dest_graysync_ff[5]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(1),
      Q => \dest_graysync_ff[5]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(2),
      Q => \dest_graysync_ff[5]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(3),
      Q => \dest_graysync_ff[5]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(4),
      Q => \dest_graysync_ff[5]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(5),
      Q => \dest_graysync_ff[5]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(0),
      I1 => \dest_graysync_ff[5]\(2),
      I2 => \dest_graysync_ff[5]\(4),
      I3 => \dest_graysync_ff[5]\(5),
      I4 => \dest_graysync_ff[5]\(3),
      I5 => \dest_graysync_ff[5]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(1),
      I1 => \dest_graysync_ff[5]\(3),
      I2 => \dest_graysync_ff[5]\(5),
      I3 => \dest_graysync_ff[5]\(4),
      I4 => \dest_graysync_ff[5]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(2),
      I1 => \dest_graysync_ff[5]\(4),
      I2 => \dest_graysync_ff[5]\(5),
      I3 => \dest_graysync_ff[5]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(3),
      I1 => \dest_graysync_ff[5]\(5),
      I2 => \dest_graysync_ff[5]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(4),
      I1 => \dest_graysync_ff[5]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair276";
begin
  dest_out_bin(5) <= \dest_graysync_ff[3]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(4),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair119";
begin
  dest_out_bin(5) <= \dest_graysync_ff[3]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(4),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 4;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1210222021211121"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[1]_0\,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222022222222"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[1]_0\,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBFDDDD42402222"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => \count_value_i_reg[1]_1\(1),
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => DI(1)
    );
\grdc.rd_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_27 is
  port (
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_27 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_27 is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1210222021211121"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[1]_0\,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222022222222"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[1]_0\,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBFDDDD42402222"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => \count_value_i_reg[1]_1\(1),
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => DI(1)
    );
\grdc.rd_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_rd_en_i : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_9_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \^ram_rd_en_i\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__3\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_2__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\ : label is "soft_lutpair279";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[5]_i_2\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  ram_rd_en_i <= \^ram_rd_en_i\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \count_value_i[5]_i_2__0_n_0\,
      I5 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFDD"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[5]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\,
      I2 => \^q\(3),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAFFEF10550010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => count_value_i(0),
      I3 => \^q\(1),
      I4 => count_value_i(1),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A55AA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => count_value_i(0),
      I3 => \^q\(1),
      I4 => count_value_i(1),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => count_value_i(0),
      I3 => \^q\(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDD4D"
    )
        port map (
      I0 => count_value_i(1),
      I1 => \^q\(1),
      I2 => count_value_i(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FBFF04FF0400FB"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => \^q\(0),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I2 => \^ram_rd_en_i\,
      I3 => \^q\(0),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      O => D(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FF0071"
    )
        port map (
      I0 => \^ram_rd_en_i\,
      I1 => \^q\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAEAAAAAAAAEAAE"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I1 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I4 => \^q\(4),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\(4),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^ram_rd_en_i\
    );
\grdc.rd_data_count_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[5]_0\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[5]_0\(3),
      O => \grdc.rd_data_count_i[3]_i_6_n_0\
    );
\grdc.rd_data_count_i[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => \grdc.rd_data_count_i_reg[5]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[5]_0\(2),
      O => \grdc.rd_data_count_i[3]_i_7_n_0\
    );
\grdc.rd_data_count_i[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[5]_0\(1),
      I3 => count_value_i(1),
      I4 => \^q\(1),
      O => \grdc.rd_data_count_i[3]_i_8_n_0\
    );
\grdc.rd_data_count_i[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[5]_0\(0),
      O => \grdc.rd_data_count_i[3]_i_9_n_0\
    );
\grdc.rd_data_count_i[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[5]_0\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[5]_0\(4),
      O => \grdc.rd_data_count_i[5]_i_5_n_0\
    );
\grdc.rd_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 1) => \reg_out_i_reg[3]\(2 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \grdc.rd_data_count_i[3]_i_6_n_0\,
      S(2) => \grdc.rd_data_count_i[3]_i_7_n_0\,
      S(1) => \grdc.rd_data_count_i[3]_i_8_n_0\,
      S(0) => \grdc.rd_data_count_i[3]_i_9_n_0\
    );
\grdc.rd_data_count_i_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grdc.rd_data_count_i_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grdc.rd_data_count_i_reg[5]\(0),
      O(3 downto 2) => \NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \reg_out_i_reg[3]\(4 downto 3),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => \grdc.rd_data_count_i[5]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_28\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_rd_en_i : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_28\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_28\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_9_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \^ram_rd_en_i\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_2__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\ : label is "soft_lutpair122";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[5]_i_2\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  ram_rd_en_i <= \^ram_rd_en_i\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \count_value_i[5]_i_2__0_n_0\,
      I5 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFDD"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[5]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\,
      I2 => \^q\(3),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAFFEF10550010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => count_value_i(0),
      I3 => \^q\(1),
      I4 => count_value_i(1),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A55AA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => count_value_i(0),
      I3 => \^q\(1),
      I4 => count_value_i(1),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => count_value_i(0),
      I3 => \^q\(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDD4D"
    )
        port map (
      I0 => count_value_i(1),
      I1 => \^q\(1),
      I2 => count_value_i(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FBFF04FF0400FB"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => \^q\(0),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I2 => \^ram_rd_en_i\,
      I3 => \^q\(0),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      O => D(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FF0071"
    )
        port map (
      I0 => \^ram_rd_en_i\,
      I1 => \^q\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAEAAAAAAAAEAAE"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I1 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I4 => \^q\(4),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\(4),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^ram_rd_en_i\
    );
\grdc.rd_data_count_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[5]_0\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[5]_0\(3),
      O => \grdc.rd_data_count_i[3]_i_6_n_0\
    );
\grdc.rd_data_count_i[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => \grdc.rd_data_count_i_reg[5]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[5]_0\(2),
      O => \grdc.rd_data_count_i[3]_i_7_n_0\
    );
\grdc.rd_data_count_i[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[5]_0\(1),
      I3 => count_value_i(1),
      I4 => \^q\(1),
      O => \grdc.rd_data_count_i[3]_i_8_n_0\
    );
\grdc.rd_data_count_i[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[5]_0\(0),
      O => \grdc.rd_data_count_i[3]_i_9_n_0\
    );
\grdc.rd_data_count_i[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[5]_0\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[5]_0\(4),
      O => \grdc.rd_data_count_i[5]_i_5_n_0\
    );
\grdc.rd_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 1) => \reg_out_i_reg[3]\(2 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \grdc.rd_data_count_i[3]_i_6_n_0\,
      S(2) => \grdc.rd_data_count_i[3]_i_7_n_0\,
      S(1) => \grdc.rd_data_count_i[3]_i_8_n_0\,
      S(0) => \grdc.rd_data_count_i[3]_i_9_n_0\
    );
\grdc.rd_data_count_i_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grdc.rd_data_count_i_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grdc.rd_data_count_i_reg[5]\(0),
      O(3 downto 2) => \NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \reg_out_i_reg[3]\(4 downto 3),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => \grdc.rd_data_count_i[5]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair129";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[5]_i_1\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i[5]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(1),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[5]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[5]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[5]\(1),
      O => \gwdc.wr_data_count_i[3]_i_4_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[5]\(0),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[5]\(5),
      O => \gwdc.wr_data_count_i[5]_i_2_n_0\
    );
\gwdc.wr_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[5]\(4),
      O => \gwdc.wr_data_count_i[5]_i_3_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(4),
      O(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(4 downto 3),
      S(3 downto 2) => B"00",
      S(1) => \gwdc.wr_data_count_i[5]_i_2_n_0\,
      S(0) => \gwdc.wr_data_count_i[5]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_8\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_8\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair286";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[5]_i_1\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i[5]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(1),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[5]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[5]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[5]\(1),
      O => \gwdc.wr_data_count_i[3]_i_4_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[5]\(0),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[5]\(5),
      O => \gwdc.wr_data_count_i[5]_i_2_n_0\
    );
\gwdc.wr_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[5]\(4),
      O => \gwdc.wr_data_count_i[5]_i_3_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(4),
      O(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(4 downto 3),
      S(3 downto 2) => B"00",
      S(1) => \gwdc.wr_data_count_i[5]_i_2_n_0\,
      S(0) => \gwdc.wr_data_count_i[5]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    \reg_out_i_reg[0]\ : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair285";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(0),
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(1),
      I3 => \count_value_i_reg_n_0_[1]\,
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => E(0),
      O => \reg_out_i_reg[0]\
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(4),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(3),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_29\ is
  port (
    \reg_out_i_reg[0]\ : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_29\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_29\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair128";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(0),
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(1),
      I3 => \count_value_i_reg_n_0_[1]\,
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => E(0),
      O => \reg_out_i_reg[0]\
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(4),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(3),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\ is
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair131";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\ : label is 35;
begin
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => wr_pntr_plus1_pf(1),
      I2 => wr_pntr_plus1_pf(3),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      I2 => wr_pntr_plus1_pf(3),
      I3 => wr_pntr_plus1_pf(4),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(4),
      I2 => wr_pntr_plus1_pf(3),
      I3 => wr_pntr_plus1_pf(2),
      I4 => wr_pntr_plus1_pf(5),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(1),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(2),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(3),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(4),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => Q(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => Q(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => Q(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => Q(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(5),
      I1 => Q(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => E(0),
      DI(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      O(3) => D(0),
      O(2 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(1),
      S(3 downto 1) => B"000",
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90090000"
    )
        port map (
      I0 => Q(3),
      I1 => wr_pntr_plus1_pf(4),
      I2 => Q(4),
      I3 => wr_pntr_plus1_pf(5),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I5 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => Q(2),
      I2 => wr_pntr_plus1_pf(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => wr_pntr_plus1_pf(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\ is
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair288";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\ : label is 35;
begin
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => wr_pntr_plus1_pf(1),
      I2 => wr_pntr_plus1_pf(3),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      I2 => wr_pntr_plus1_pf(3),
      I3 => wr_pntr_plus1_pf(4),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(4),
      I2 => wr_pntr_plus1_pf(3),
      I3 => wr_pntr_plus1_pf(2),
      I4 => wr_pntr_plus1_pf(5),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(1),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(2),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(3),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(4),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => Q(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => Q(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => Q(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => Q(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(5),
      I1 => Q(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => E(0),
      DI(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      O(3) => D(0),
      O(2 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(1),
      S(3 downto 1) => B"000",
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90090000"
    )
        port map (
      I0 => Q(3),
      I1 => wr_pntr_plus1_pf(4),
      I2 => Q(4),
      I3 => wr_pntr_plus1_pf(5),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I5 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => Q(2),
      I2 => wr_pntr_plus1_pf(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => wr_pntr_plus1_pf(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    \reg_out_i_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair290";
begin
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[1]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => Q(4),
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => E(0),
      O => \reg_out_i_reg[3]\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_33\ is
  port (
    \reg_out_i_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_33\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_33\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair133";
begin
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[1]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => Q(4),
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => E(0),
      O => \reg_out_i_reg[3]\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_int_reg_0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C4"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      I2 => rst,
      I3 => wrst_busy,
      O => d_out_int_reg_0
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => prog_full,
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => Q(1),
      I3 => Q(0),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_30 is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_int_reg_0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_30 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_30 is
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C4"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      I2 => rst,
      I3 => wrst_busy,
      O => d_out_int_reg_0
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => prog_full,
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => Q(1),
      I3 => Q(0),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_23 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_23 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_23 is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25 is
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\ : STD_LOGIC;
  signal \^reg_out_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2\ : label is "soft_lutpair121";
begin
  \reg_out_i_reg[4]_0\(4 downto 0) <= \^reg_out_i_reg[4]_0\(4 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => Q(2),
      I1 => \^reg_out_i_reg[4]_0\(2),
      I2 => \^reg_out_i_reg[4]_0\(1),
      I3 => Q(1),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0\,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2B2B2B2B2BBB2B2"
    )
        port map (
      I0 => \^reg_out_i_reg[4]_0\(0),
      I1 => Q(0),
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\(1),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => Q(4),
      I1 => \^reg_out_i_reg[4]_0\(4),
      I2 => \^reg_out_i_reg[4]_0\(3),
      I3 => Q(3),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \^reg_out_i_reg[4]_0\(1),
      I1 => Q(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0\,
      I3 => Q(2),
      I4 => \^reg_out_i_reg[4]_0\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(0),
      Q => \^reg_out_i_reg[4]_0\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(1),
      Q => \^reg_out_i_reg[4]_0\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(2),
      Q => \^reg_out_i_reg[4]_0\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(3),
      Q => \^reg_out_i_reg[4]_0\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(4),
      Q => \^reg_out_i_reg[4]_0\(4),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6 is
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\ : STD_LOGIC;
  signal \^reg_out_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2\ : label is "soft_lutpair278";
begin
  \reg_out_i_reg[4]_0\(4 downto 0) <= \^reg_out_i_reg[4]_0\(4 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => Q(2),
      I1 => \^reg_out_i_reg[4]_0\(2),
      I2 => \^reg_out_i_reg[4]_0\(1),
      I3 => Q(1),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0\,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2B2B2B2B2BBB2B2"
    )
        port map (
      I0 => \^reg_out_i_reg[4]_0\(0),
      I1 => Q(0),
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\(1),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => Q(4),
      I1 => \^reg_out_i_reg[4]_0\(4),
      I2 => \^reg_out_i_reg[4]_0\(3),
      I3 => Q(3),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \^reg_out_i_reg[4]_0\(1),
      I1 => Q(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0\,
      I3 => Q(2),
      I4 => \^reg_out_i_reg[4]_0\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(0),
      Q => \^reg_out_i_reg[4]_0\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(1),
      Q => \^reg_out_i_reg[4]_0\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(2),
      Q => \^reg_out_i_reg[4]_0\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(3),
      Q => \^reg_out_i_reg[4]_0\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(4),
      Q => \^reg_out_i_reg[4]_0\(4),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_24\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_24\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_24\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[5]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \reg_out_i_reg_n_0_[5]\ : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\grdc.rd_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[5]\(1),
      O => DI(1)
    );
\grdc.rd_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[5]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[5]\(2),
      O => \reg_out_i_reg[3]_0\(0)
    );
\grdc.rd_data_count_i[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[5]\(3),
      I2 => \grdc.rd_data_count_i_reg[5]\(4),
      I3 => \reg_out_i_reg_n_0_[5]\,
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \reg_out_i_reg_n_0_[5]\,
      R => \reg_out_i_reg[5]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[5]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \reg_out_i_reg_n_0_[5]\ : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\grdc.rd_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[5]\(1),
      O => DI(1)
    );
\grdc.rd_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[5]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[5]\(2),
      O => \reg_out_i_reg[3]_0\(0)
    );
\grdc.rd_data_count_i[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[5]\(3),
      I2 => \grdc.rd_data_count_i_reg[5]\(4),
      I3 => \reg_out_i_reg_n_0_[5]\,
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \reg_out_i_reg_n_0_[5]\,
      R => \reg_out_i_reg[5]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 2 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 2 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 96;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : integer;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 3;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1\ : label is "soft_lutpair269";
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is 2;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(2 downto 0) <= \^doutb\(2 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      I1 => regceb,
      I2 => \^doutb\(0),
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      I1 => regceb,
      I2 => \^doutb\(1),
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1_n_0\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      I1 => regceb,
      I2 => \^doutb\(2),
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1_n_0\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0\,
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1_n_0\,
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1_n_0\,
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(0),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(2),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1) => '0',
      DIB(0) => dina(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1 downto 0),
      DOB(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOB_UNCONNECTED\(1),
      DOB(0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(2),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 2 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 2 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 96;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 5;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : integer;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 3;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 4;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 4;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1\ : label is "soft_lutpair112";
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\ : label is 2;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(2 downto 0) <= \^doutb\(2 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      I1 => regceb,
      I2 => \^doutb\(0),
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      I1 => regceb,
      I2 => \^doutb\(1),
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1_n_0\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      I1 => regceb,
      I2 => \^doutb\(2),
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1_n_0\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0\,
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1_n_0\,
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1_n_0\,
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(0),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(2),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1) => '0',
      DIB(0) => dina(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1 downto 0),
      DOB(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOB_UNCONNECTED\(1),
      DOB(0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(2),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_glbl_clk_cnt is
  port (
    Carry_Out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \Count_Out_i_reg[0]\ : in STD_LOGIC;
    Global_Clk_Cnt_Reset_sync : in STD_LOGIC;
    Global_Clk_Cnt_En_sync : in STD_LOGIC;
    core_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_glbl_clk_cnt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_glbl_clk_cnt is
begin
counter_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_22
     port map (
      Carry_Out => Carry_Out,
      \Count_Out_i_reg[0]_0\ => \Count_Out_i_reg[0]\,
      D(31 downto 0) => D(31 downto 0),
      Global_Clk_Cnt_En_sync => Global_Clk_Cnt_En_sync,
      Global_Clk_Cnt_Reset_sync => Global_Clk_Cnt_Reset_sync,
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc is
  port (
    F1_Rd_Data : out STD_LOGIC;
    F2_Rd_Data : out STD_LOGIC;
    FBC_Rd_Data : out STD_LOGIC;
    FSWI_Rd_Data : out STD_LOGIC;
    Wtrans_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rtrans_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    FBC_Rd_Vld : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0_Read_Byte_Cnt_En : out STD_LOGIC;
    rid_match_reg : out STD_LOGIC;
    \F34_Rd_Vld_reg__0\ : out STD_LOGIC;
    F12_Rd_Vld : out STD_LOGIC;
    wid_match_reg : out STD_LOGIC;
    Read_Latency_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Write_Latency_En_Int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    FSWI_Rd_Vld : out STD_LOGIC;
    Mst_Rd_Idle_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Num_BValids_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Num_RLasts_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_Add_Issue_reg_0 : out STD_LOGIC;
    Beat_fifo_Wr_en : out STD_LOGIC;
    ARID_reg : out STD_LOGIC;
    Rd_Add_Issue_reg_0 : out STD_LOGIC;
    S0_S_Null_Byte_Cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_Trig_Metric_en : out STD_LOGIC;
    update_max_Wr_Lat : out STD_LOGIC;
    update_min_Wr_Lat : out STD_LOGIC;
    No_Rd_Ready_reg_0 : out STD_LOGIC;
    \Count_Out_i_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    FBC_Rd_Vld_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FBC_Rd_Vld_reg_1 : out STD_LOGIC;
    FBC_Rd_Vld_reg_2 : out STD_LOGIC;
    FBC_Rd_Vld_reg_3 : out STD_LOGIC;
    FBC_Rd_Vld_reg_4 : out STD_LOGIC;
    FBC_Rd_Vld_reg_5 : out STD_LOGIC;
    FBC_Rd_Vld_reg_6 : out STD_LOGIC;
    FBC_Rd_Vld_reg_7 : out STD_LOGIC;
    FBC_Rd_Vld_reg_8 : out STD_LOGIC;
    FBC_Rd_Vld_reg_9 : out STD_LOGIC;
    FBC_Rd_Vld_reg_10 : out STD_LOGIC;
    FBC_Rd_Vld_reg_11 : out STD_LOGIC;
    FBC_Rd_Vld_reg_12 : out STD_LOGIC;
    FBC_Rd_Vld_reg_13 : out STD_LOGIC;
    FBC_Rd_Vld_reg_14 : out STD_LOGIC;
    FBC_Rd_Vld_reg_15 : out STD_LOGIC;
    FBC_Rd_Vld_reg_16 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_0 : out STD_LOGIC;
    \dout_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \rptr_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Write_iss_going_on_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_reg[4]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Rd_Latency_Fifo_Wr_En_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_Trig_Metric_en_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_Trig_Metric_en_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Beat_fifo_Wr_en_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_Trig_Metric_en_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_reg[4]_3\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_6\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_7\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_8\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_9\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    slot_0_axi_arready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_54_in : out STD_LOGIC;
    F1_Wr_Data_2 : out STD_LOGIC;
    \rptr_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_3\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_6\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_7\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_8\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_9\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    FWL_Rd_Vld_reg_0 : out STD_LOGIC;
    FWL_Rd_Vld_reg_1 : out STD_LOGIC;
    FWL_Rd_Vld_reg_2 : out STD_LOGIC;
    \dout_reg[32]\ : out STD_LOGIC;
    \dout_reg[32]_0\ : out STD_LOGIC;
    \dout_reg[32]_1\ : out STD_LOGIC;
    \dout_reg[17]\ : out STD_LOGIC;
    \dout_reg[17]_0\ : out STD_LOGIC;
    \dout_reg[17]_1\ : out STD_LOGIC;
    \dout_reg[18]\ : out STD_LOGIC;
    \dout_reg[18]_0\ : out STD_LOGIC;
    \dout_reg[18]_1\ : out STD_LOGIC;
    \dout_reg[19]\ : out STD_LOGIC;
    \dout_reg[19]_0\ : out STD_LOGIC;
    \dout_reg[19]_1\ : out STD_LOGIC;
    \dout_reg[20]\ : out STD_LOGIC;
    \dout_reg[20]_0\ : out STD_LOGIC;
    \dout_reg[20]_1\ : out STD_LOGIC;
    \dout_reg[21]\ : out STD_LOGIC;
    \dout_reg[21]_0\ : out STD_LOGIC;
    \dout_reg[21]_1\ : out STD_LOGIC;
    \dout_reg[22]\ : out STD_LOGIC;
    \dout_reg[22]_0\ : out STD_LOGIC;
    \dout_reg[22]_1\ : out STD_LOGIC;
    \dout_reg[23]\ : out STD_LOGIC;
    \dout_reg[23]_0\ : out STD_LOGIC;
    \dout_reg[23]_1\ : out STD_LOGIC;
    \dout_reg[24]\ : out STD_LOGIC;
    \dout_reg[24]_0\ : out STD_LOGIC;
    \dout_reg[24]_1\ : out STD_LOGIC;
    \dout_reg[25]\ : out STD_LOGIC;
    \dout_reg[25]_0\ : out STD_LOGIC;
    \dout_reg[25]_1\ : out STD_LOGIC;
    \dout_reg[26]\ : out STD_LOGIC;
    \dout_reg[26]_0\ : out STD_LOGIC;
    \dout_reg[26]_1\ : out STD_LOGIC;
    \dout_reg[27]\ : out STD_LOGIC;
    \dout_reg[27]_0\ : out STD_LOGIC;
    \dout_reg[27]_1\ : out STD_LOGIC;
    \dout_reg[28]\ : out STD_LOGIC;
    \dout_reg[28]_0\ : out STD_LOGIC;
    \dout_reg[28]_1\ : out STD_LOGIC;
    \dout_reg[29]\ : out STD_LOGIC;
    \dout_reg[29]_0\ : out STD_LOGIC;
    \dout_reg[29]_1\ : out STD_LOGIC;
    \dout_reg[30]\ : out STD_LOGIC;
    \dout_reg[30]_0\ : out STD_LOGIC;
    \dout_reg[30]_1\ : out STD_LOGIC;
    \dout_reg[31]_0\ : out STD_LOGIC;
    \dout_reg[31]_1\ : out STD_LOGIC;
    \dout_reg[31]_2\ : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S0_Read_Latency : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Write_Latency_Int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Max_Write_Latency_Int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Min_Write_Latency_Int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Max_Read_Latency_Int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Min_Read_Latency_Int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Beat_fifo_Wr_data_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_Write_Byte_Cnt : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Write_Beat_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    O291 : out STD_LOGIC;
    O292 : out STD_LOGIC;
    core_aclk : in STD_LOGIC;
    dout0_8 : in STD_LOGIC;
    dout0_9 : in STD_LOGIC;
    dout0_10 : in STD_LOGIC;
    dout0_11 : in STD_LOGIC;
    dout0_12 : in STD_LOGIC;
    Wtrans_Cnt_En0 : in STD_LOGIC;
    Rtrans_Cnt_En0 : in STD_LOGIC;
    Metrics_Cnt_En_Int : in STD_LOGIC;
    id_matched_return01_out : in STD_LOGIC;
    Mst_Rd_Idle_Cnt_En0 : in STD_LOGIC;
    Num_BValids_En0 : in STD_LOGIC;
    Num_RLasts_En0 : in STD_LOGIC;
    id_matched_return07_out : in STD_LOGIC;
    slot_0_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Add_Issue6_out : in STD_LOGIC;
    wr_latency_start : in STD_LOGIC;
    Metrics_Cnt_Reset : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    wid_match_reg_reg_0 : in STD_LOGIC;
    update_max_Wr_Lat_reg_0 : in STD_LOGIC;
    update_min_Wr_Lat_reg_0 : in STD_LOGIC;
    slot_0_axi_awvalid : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_arvalid : in STD_LOGIC;
    Rd_Lat_Start : in STD_LOGIC;
    slot_0_axi_wvalid : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    \wptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty2__0\ : in STD_LOGIC;
    \Rd_Latency_Fifo_Wr_Data_reg[32]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_rready : in STD_LOGIC;
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rlast : in STD_LOGIC;
    Rd_Latency_Fifo_Rd_En2 : in STD_LOGIC;
    En_Id_Based : in STD_LOGIC;
    Rd_Lat_End : in STD_LOGIC;
    Read_Beat_Cnt_En1 : in STD_LOGIC;
    Wr_Lat_Start : in STD_LOGIC;
    Wr_Lat_End : in STD_LOGIC;
    slot_0_axi_wready : in STD_LOGIC;
    slot_0_axi_wlast : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_6\ : in STD_LOGIC;
    FWL_Rd_Vld : in STD_LOGIC;
    FWL_Rd_Data : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_6_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_10\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_10_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[0]_i_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUX_N_CNT.Add_in[0]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FBC_Rd_Vld_0 : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[0]_i_8__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUX_N_CNT.Add_in[0]_i_8__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUX_N_CNT.Add_in[17]_i_6\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[17]_i_6_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[17]_i_6__0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[17]_i_6__1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\ : in STD_LOGIC;
    \dout_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dout_reg[32]_2\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[32]_3\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[32]_4\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \Count_Out_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[31]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_level_out_bus_d1_cdc_to_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc is
  signal Beat_fifo_Wr_data : STD_LOGIC;
  signal \Beat_fifo_Wr_data[35]_i_2__0_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[35]_i_3__0_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[35]_i_4__0_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1__0_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1__0_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1__0_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1__0_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1__0_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1__0_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1__0_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1__0_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1__0_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1__0_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1__0_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1__0_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1__0_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1__0_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1__0_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1__0_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1__0_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1__0_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1__0_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1__0_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1__0_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1__0_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1__0_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1__0_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1__0_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1__0_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1__0_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1__0_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1__0_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1__0_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1__0_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1__0_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1__0_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1__0_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1__0_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1__0_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1__0_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1__0_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1__0_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1__0_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1__0_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1__0_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1__0_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1__0_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1__0_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1__0_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1__0_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1__0_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1__0_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2__0_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2__0_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2__0_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2__0_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2__0_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2__0_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2__0_n_7\ : STD_LOGIC;
  signal \^beat_fifo_wr_en\ : STD_LOGIC;
  signal Data_valid_reg1 : STD_LOGIC;
  signal Data_valid_reg2 : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ext_trig_metric_en\ : STD_LOGIC;
  signal \^ext_trig_metric_en_reg_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Ext_Triggers_Sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Ext_Triggers_Sync_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal F12_Rd_En : STD_LOGIC;
  signal F1_Empty : STD_LOGIC;
  signal F2_Empty : STD_LOGIC;
  signal F34_Rd_En : STD_LOGIC;
  signal F34_Rd_Vld : STD_LOGIC;
  signal \^f34_rd_vld_reg__0\ : STD_LOGIC;
  signal F34_Rd_Vld_reg_d2 : STD_LOGIC;
  signal F3_Empty : STD_LOGIC;
  signal F4_Empty : STD_LOGIC;
  signal F4_Rd_Data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal FBC1_Empty : STD_LOGIC;
  signal FBC_Empty : STD_LOGIC;
  signal FBC_Rd_En : STD_LOGIC;
  signal \^fbc_rd_vld\ : STD_LOGIC;
  signal FSWI1_Empty : STD_LOGIC;
  signal FSWI_Empty : STD_LOGIC;
  signal FSWI_Rd_En : STD_LOGIC;
  signal \^fswi_rd_vld\ : STD_LOGIC;
  signal FWL1_Empty : STD_LOGIC;
  signal FWL_Empty : STD_LOGIC;
  signal FWL_Rd_En : STD_LOGIC;
  signal FWL_Rd_Vld_1 : STD_LOGIC;
  signal First_Read : STD_LOGIC;
  signal First_Read_reg : STD_LOGIC;
  signal First_Write : STD_LOGIC;
  signal First_Write_d1 : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_73\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_74\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_75\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_76\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_77\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\ : STD_LOGIC;
  signal Last_Read_buf : STD_LOGIC;
  signal Last_Write : STD_LOGIC;
  signal Last_fifo_Wr_en : STD_LOGIC;
  signal Max_Read_Latency_Int0 : STD_LOGIC;
  signal Max_Read_Latency_Int1 : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_25__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_28__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_29__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_30__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_31__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_32__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_33__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_34__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_35__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_36__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_37__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \^max_read_latency_int_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Max_Read_Latency_Int_reg[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12__0_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12__0_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12__0_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21__0_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21__0_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21__0_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2__0_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3__0_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3__0_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3__0_n_3\ : STD_LOGIC;
  signal Max_Write_Latency_Int0 : STD_LOGIC;
  signal \^max_write_latency_int_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Min_Read_Latency_Int0 : STD_LOGIC;
  signal Min_Read_Latency_Int1 : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_25__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_28__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_29__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_30__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_31__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_32__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_33__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_34__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_35__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_36__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_37__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \^min_read_latency_int_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Min_Read_Latency_Int_reg[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12__0_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12__0_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12__0_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21__0_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21__0_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21__0_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2__0_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3__0_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3__0_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3__0_n_3\ : STD_LOGIC;
  signal Min_Write_Latency_Int0 : STD_LOGIC;
  signal \^min_write_latency_int_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \No_Rd_Ready_i_1__0_n_0\ : STD_LOGIC;
  signal \^no_rd_ready_reg_0\ : STD_LOGIC;
  signal No_Wr_Ready : STD_LOGIC;
  signal \No_Wr_Ready_i_1__0_n_0\ : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_Data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Rd_Latency_Fifo_Rd_Data_D1 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_D1 : STD_LOGIC;
  signal Rd_Latency_Fifo_Wr_En : STD_LOGIC;
  signal Read_Byte_Cnt0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal Read_Latency_Cnt_Out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Read_Latency_Cnt_Out_D1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Read_Latency_Cnt_Out_D2 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\ : STD_LOGIC;
  signal Read_Latency_Cnt_Ovf : STD_LOGIC;
  signal \^read_latency_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Read_Latency_En_Int2_out : STD_LOGIC;
  signal Read_Latency_Int : STD_LOGIC_VECTOR ( 14 to 14 );
  signal Read_Latency_Int1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Read_Latency_Int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_25__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_28__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_30__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_31__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_32__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_33__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_34__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_35__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_36__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_37__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_38__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_39__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_40__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_41__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_42__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_43__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_44__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_45__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal Read_Latency_One : STD_LOGIC;
  signal Read_Latency_One_D1 : STD_LOGIC;
  signal Read_Latency_One_D10 : STD_LOGIC;
  signal Read_Latency_One_reg_n_0 : STD_LOGIC;
  signal Read_going_on : STD_LOGIC;
  signal \Read_going_on_i_1__0_n_0\ : STD_LOGIC;
  signal \^s0_read_latency\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s0_s_null_byte_cnt\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Slv_Wr_Idle_Cnt_i[0]_i_4__0_n_0\ : STD_LOGIC;
  signal Slv_Wr_Idle_Cnt_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal Slv_Wr_Idle_Fifo_Wr_data : STD_LOGIC;
  signal \Wr_Add_Issue_i_1__0_n_0\ : STD_LOGIC;
  signal Wr_Idle : STD_LOGIC;
  signal Wr_Lat_Cnt_Diff_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal Wr_cnt_ld : STD_LOGIC;
  signal \Write_Beat_Cnt_i[0]_i_3__0_n_0\ : STD_LOGIC;
  signal Write_Beat_Cnt_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Write_Beat_Cnt_i_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal Write_Beat_d1 : STD_LOGIC;
  signal Write_Byte_Cnt_i : STD_LOGIC;
  signal \Write_Byte_Cnt_i[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[0]_i_4__0_n_0\ : STD_LOGIC;
  signal Write_Byte_Cnt_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Write_Byte_Cnt_i_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal Write_Latency_En_Int : STD_LOGIC;
  signal Write_Latency_Int0 : STD_LOGIC;
  signal Write_going_on : STD_LOGIC;
  signal \Write_going_on_i_1__0_n_0\ : STD_LOGIC;
  signal Write_iss_going_on : STD_LOGIC;
  signal \Write_iss_going_on_i_1__0_n_0\ : STD_LOGIC;
  signal Write_iss_going_on_reg_n_0 : STD_LOGIC;
  signal awid_match_d1 : STD_LOGIC;
  signal \empty2__0_0\ : STD_LOGIC;
  signal ext_trig_cdc_sync_n_2 : STD_LOGIC;
  signal num_rd_beats : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \num_rd_beats[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[8]_i_3__0_n_0\ : STD_LOGIC;
  signal num_read_beat0 : STD_LOGIC;
  signal num_read_beat043_out : STD_LOGIC;
  signal \num_read_beat[8]_i_1__0_n_0\ : STD_LOGIC;
  signal num_read_beat_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_39_in : STD_LOGIC;
  signal rd_latency_end : STD_LOGIC;
  signal rd_latency_fifo_inst_n_11 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_12 : STD_LOGIC;
  signal \^rid_match_reg\ : STD_LOGIC;
  signal rst_int_n : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rst_int_n : signal is "300";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rst_int_n : signal is "found";
  signal \^update_max_wr_lat\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_10__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_11__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_13__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_14__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_15__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_16__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_17__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_18__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_19__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_20__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_22__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_23__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_24__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_25__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_26__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_27__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_28__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_29__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_30__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_31__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_32__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_33__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_34__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_35__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_36__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_37__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_4__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_5__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_6__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_7__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_8__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_9__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_12__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_12__0_n_1\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_12__0_n_2\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_12__0_n_3\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_21__0_n_1\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_21__0_n_2\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_21__0_n_3\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_3__0_n_1\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \^update_min_wr_lat\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_10__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_11__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_13__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_14__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_15__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_16__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_17__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_18__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_19__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_20__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_22__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_23__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_24__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_25__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_26__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_27__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_28__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_29__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_30__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_31__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_32__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_33__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_34__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_35__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_36__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_37__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_4__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_5__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_6__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_7__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_8__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_9__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_12__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_12__0_n_1\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_12__0_n_2\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_12__0_n_3\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_21__0_n_1\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_21__0_n_2\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_21__0_n_3\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_3__0_n_1\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \^wid_match_reg\ : STD_LOGIC;
  signal wid_match_reg_d2 : STD_LOGIC;
  signal wr_byte_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_byte_cnt_d1_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_byte_cnt_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_byte_cnt_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal wr_latency_end : STD_LOGIC;
  signal wr_latency_end_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of wr_latency_end_d1 : signal is "true";
  signal wr_latency_end_d2 : STD_LOGIC;
  attribute async_reg of wr_latency_end_d2 : signal is "true";
  signal wr_latency_start_d1 : STD_LOGIC;
  attribute async_reg of wr_latency_start_d1 : signal is "true";
  signal wr_latency_start_d2 : STD_LOGIC;
  attribute async_reg of wr_latency_start_d2 : signal is "true";
  signal \NLW_Beat_fifo_Wr_data_reg[63]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_10__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_11__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_20__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_29__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Write_Beat_Cnt_i_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Write_Byte_Cnt_i_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_update_max_Wr_Lat_reg_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_max_Wr_Lat_reg_i_21__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_max_Wr_Lat_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_max_Wr_Lat_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_min_Wr_Lat_reg_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_min_Wr_Lat_reg_i_21__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_min_Wr_Lat_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_min_Wr_Lat_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[35]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[35]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[39]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[39]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[43]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[43]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[47]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[47]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[51]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[51]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[55]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[55]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[59]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[59]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[63]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[63]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \First_Write_d1_i_1__0\ : label is "soft_lutpair263";
  attribute ADDER_THRESHOLD of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute ADDER_THRESHOLD of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute ADDER_THRESHOLD of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute ADDER_THRESHOLD of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_2__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \Last_Write_d1_i_1__0\ : label is "soft_lutpair264";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \Max_Read_Latency_Int_reg[31]_i_12__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Max_Read_Latency_Int_reg[31]_i_21__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Max_Read_Latency_Int_reg[31]_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Max_Read_Latency_Int_reg[31]_i_3__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Min_Read_Latency_Int_reg[31]_i_12__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Min_Read_Latency_Int_reg[31]_i_21__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Min_Read_Latency_Int_reg[31]_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Min_Read_Latency_Int_reg[31]_i_3__0\ : label is 11;
  attribute SOFT_HLUTNM of \No_Wr_Ready_i_1__0\ : label is "soft_lutpair266";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[11]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[15]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[15]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[19]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[19]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[23]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[23]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[27]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[27]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \Read_Latency_Int_reg[31]_i_10__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Read_Latency_Int_reg[31]_i_11__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Read_Latency_Int_reg[31]_i_20__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Read_Latency_Int_reg[31]_i_29__0\ : label is 11;
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[31]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[31]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[3]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[7]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[0]_i_2__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[0]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[20]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[24]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[28]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[0]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[0]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[20]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[24]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[28]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \Write_going_on_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \Write_iss_going_on_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \num_rd_beats[1]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \num_rd_beats[2]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \num_rd_beats[3]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \num_rd_beats[4]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \num_rd_beats[7]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \num_rd_beats[8]_i_2__0\ : label is "soft_lutpair265";
  attribute KEEP : string;
  attribute KEEP of rst_int_n_reg : label is "yes";
  attribute RTL_MAX_FANOUT of rst_int_n_reg : label is "found";
  attribute COMPARATOR_THRESHOLD of \update_max_Wr_Lat_reg_i_12__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \update_max_Wr_Lat_reg_i_21__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \update_max_Wr_Lat_reg_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \update_max_Wr_Lat_reg_i_3__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \update_min_Wr_Lat_reg_i_12__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \update_min_Wr_Lat_reg_i_21__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \update_min_Wr_Lat_reg_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \update_min_Wr_Lat_reg_i_3__0\ : label is 11;
  attribute SOFT_HLUTNM of \wr_byte_cnt_d1[0]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \wr_byte_cnt_d1[1]_i_1\ : label is "soft_lutpair267";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of wr_latency_end_d1_reg : label is std.standard.true;
  attribute KEEP of wr_latency_end_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of wr_latency_end_d2_reg : label is std.standard.true;
  attribute KEEP of wr_latency_end_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of wr_latency_start_d1_reg : label is std.standard.true;
  attribute KEEP of wr_latency_start_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of wr_latency_start_d2_reg : label is std.standard.true;
  attribute KEEP of wr_latency_start_d2_reg : label is "yes";
begin
  Beat_fifo_Wr_en <= \^beat_fifo_wr_en\;
  E(0) <= \^e\(0);
  Ext_Trig_Metric_en <= \^ext_trig_metric_en\;
  Ext_Trig_Metric_en_reg_2(0) <= \^ext_trig_metric_en_reg_2\(0);
  \F34_Rd_Vld_reg__0\ <= \^f34_rd_vld_reg__0\;
  FBC_Rd_Vld <= \^fbc_rd_vld\;
  FSWI_Rd_Vld <= \^fswi_rd_vld\;
  \Max_Read_Latency_Int_reg[31]_0\(31 downto 0) <= \^max_read_latency_int_reg[31]_0\(31 downto 0);
  \Max_Write_Latency_Int_reg[31]_0\(31 downto 0) <= \^max_write_latency_int_reg[31]_0\(31 downto 0);
  \Min_Read_Latency_Int_reg[31]_0\(31 downto 0) <= \^min_read_latency_int_reg[31]_0\(31 downto 0);
  \Min_Write_Latency_Int_reg[31]_0\(31 downto 0) <= \^min_write_latency_int_reg[31]_0\(31 downto 0);
  No_Rd_Ready_reg_0 <= \^no_rd_ready_reg_0\;
  Read_Latency_En(0) <= \^read_latency_en\(0);
  S0_Read_Latency(31 downto 0) <= \^s0_read_latency\(31 downto 0);
  S0_S_Null_Byte_Cnt(0) <= \^s0_s_null_byte_cnt\(0);
  rid_match_reg <= \^rid_match_reg\;
  update_max_Wr_Lat <= \^update_max_wr_lat\;
  update_min_Wr_Lat <= \^update_min_wr_lat\;
  wid_match_reg <= \^wid_match_reg\;
\ARID_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => slot_0_axi_arid(0),
      Q => ARID_reg,
      R => Wr_cnt_ld
    );
BEAT_CNT_AWID_MATCH: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0\
     port map (
      E(0) => FBC_Rd_En,
      FBC1_Empty => FBC1_Empty,
      FBC_Empty => FBC_Empty,
      FBC_Rd_Data => FBC_Rd_Data,
      \GEN_MUX_N_CNT.Add_in_Valid_i_14__0\ => \^fbc_rd_vld\,
      Q(4 downto 0) => \wptr_reg[4]_6\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      Write_Beat_Cnt_En(0) => Write_Beat_Cnt_En(0),
      core_aclk => core_aclk,
      dout0_10 => dout0_10,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_1\(4 downto 0),
      \wptr_reg[0]_0\(0) => \wptr_reg[0]\(0)
    );
\Beat_fifo_Wr_data[35]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(2),
      I1 => \wr_byte_cnt_d1_reg_n_0_[2]\,
      O => \Beat_fifo_Wr_data[35]_i_2__0_n_0\
    );
\Beat_fifo_Wr_data[35]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(1),
      I1 => \wr_byte_cnt_d1_reg_n_0_[1]\,
      O => \Beat_fifo_Wr_data[35]_i_3__0_n_0\
    );
\Beat_fifo_Wr_data[35]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(0),
      I1 => \wr_byte_cnt_d1_reg_n_0_[0]\,
      O => \Beat_fifo_Wr_data[35]_i_4__0_n_0\
    );
\Beat_fifo_Wr_data[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rst_int_n,
      I1 => Last_fifo_Wr_en,
      O => Beat_fifo_Wr_data
    );
\Beat_fifo_Wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(0),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(0),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(10),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(10),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(11),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(11),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(12),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(12),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(13),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(13),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(14),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(14),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(15),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(15),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(16),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(16),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(17),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(17),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(18),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(18),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(19),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(19),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(1),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(1),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(20),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(20),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(21),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(21),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(22),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(22),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(23),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(23),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(24),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(24),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(25),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(25),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(26),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(26),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(27),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(27),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(28),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(28),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(29),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(29),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(2),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(2),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(30),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(30),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(31),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(31),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(32),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(33),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(34),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(35),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[35]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(3 downto 0),
      O(3) => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_7\,
      S(3) => Write_Byte_Cnt_i_reg(3),
      S(2) => \Beat_fifo_Wr_data[35]_i_2__0_n_0\,
      S(1) => \Beat_fifo_Wr_data[35]_i_3__0_n_0\,
      S(0) => \Beat_fifo_Wr_data[35]_i_4__0_n_0\
    );
\Beat_fifo_Wr_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(36),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(37),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(38),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(39),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[39]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[35]_i_1__0_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(7 downto 4),
      O(3) => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(7 downto 4)
    );
\Beat_fifo_Wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(3),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(3),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(40),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(41),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(42),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(43),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[43]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[39]_i_1__0_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(11 downto 8),
      O(3) => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(11 downto 8)
    );
\Beat_fifo_Wr_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(44),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(45),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(46),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(47),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[47]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[43]_i_1__0_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(15 downto 12),
      O(3) => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(15 downto 12)
    );
\Beat_fifo_Wr_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(48),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(49),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(4),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(4),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(50),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(51),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[51]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[47]_i_1__0_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(19 downto 16),
      O(3) => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(19 downto 16)
    );
\Beat_fifo_Wr_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(52),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(53),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(54),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(55),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[55]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[51]_i_1__0_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(23 downto 20),
      O(3) => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(23 downto 20)
    );
\Beat_fifo_Wr_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(56),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(57),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(58),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(59),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[59]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[55]_i_1__0_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(27 downto 24),
      O(3) => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(27 downto 24)
    );
\Beat_fifo_Wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(5),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(5),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[63]_i_2__0_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(60),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[63]_i_2__0_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(61),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[63]_i_2__0_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(62),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[63]_i_2__0_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(63),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[63]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[59]_i_1__0_n_0\,
      CO(3) => \NLW_Beat_fifo_Wr_data_reg[63]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \Beat_fifo_Wr_data_reg[63]_i_2__0_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[63]_i_2__0_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[63]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Write_Byte_Cnt_i_reg(30 downto 28),
      O(3) => \Beat_fifo_Wr_data_reg[63]_i_2__0_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[63]_i_2__0_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[63]_i_2__0_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[63]_i_2__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(31 downto 28)
    );
\Beat_fifo_Wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(6),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(6),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(7),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(7),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(8),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(8),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(9),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(9),
      R => '0'
    );
Beat_fifo_Wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Last_fifo_Wr_en,
      Q => \^beat_fifo_wr_en\,
      R => Wr_cnt_ld
    );
Data_valid_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => rst_int_n,
      D => \^s0_s_null_byte_cnt\(0),
      Q => Data_valid_reg1,
      R => '0'
    );
Data_valid_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => rst_int_n,
      D => Data_valid_reg1,
      Q => Data_valid_reg2,
      R => '0'
    );
Ext_Trig_Metric_en_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => ext_trig_cdc_sync_n_2,
      Q => \^ext_trig_metric_en\,
      R => '0'
    );
\Ext_Triggers_Sync_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Triggers_Sync(0),
      Q => Ext_Triggers_Sync_d1(0),
      R => Wr_cnt_ld
    );
\Ext_Triggers_Sync_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Triggers_Sync(1),
      Q => Ext_Triggers_Sync_d1(1),
      R => Wr_cnt_ld
    );
F12_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F12_Rd_En,
      Q => F12_Rd_Vld,
      R => Wr_cnt_ld
    );
F1_AWID_MATCH: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_14\
     port map (
      E(0) => F12_Rd_En,
      F1_Empty => F1_Empty,
      F1_Rd_Data => F1_Rd_Data,
      F2_Empty => F2_Empty,
      Q(4 downto 0) => \wptr_reg[4]_0\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      dout0_8 => dout0_8,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_9\(4 downto 0),
      \wptr_reg[5]_0\(0) => \wptr_reg[0]\(0)
    );
F2_FIRST_WRITE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_15\
     port map (
      E(0) => Write_iss_going_on_reg_0(0),
      F1_Empty => F1_Empty,
      F2_Empty => F2_Empty,
      F2_Rd_Data => F2_Rd_Data,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(4 downto 0) => \wptr_reg[4]_1\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      dout0_9 => dout0_9,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_8\(4 downto 0),
      \rptr_reg[5]_0\(0) => F12_Rd_En,
      slot_0_axi_wvalid => slot_0_axi_wvalid,
      \wptr_reg[0]_0\ => Write_iss_going_on_reg_n_0,
      \wptr_reg[0]_1\ => \^ext_trig_metric_en\
    );
F34_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_En,
      Q => F34_Rd_Vld,
      R => Wr_cnt_ld
    );
F34_Rd_Vld_reg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => rst_int_n,
      D => \^f34_rd_vld_reg__0\,
      Q => F34_Rd_Vld_reg_d2,
      R => '0'
    );
F34_Rd_Vld_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_Vld,
      Q => \^f34_rd_vld_reg__0\,
      R => Wr_cnt_ld
    );
F3_WR_LAT_START: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1\
     port map (
      D(31 downto 0) => Wr_Lat_Cnt_Diff_reg(31 downto 0),
      E(0) => Ext_Trig_Metric_en_reg_0(0),
      F3_Empty => F3_Empty,
      F4_Empty => F4_Empty,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(4 downto 0) => \wptr_reg[4]_3\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      \Wr_Lat_Cnt_Diff_reg_reg[3]\(32 downto 0) => F4_Rd_Data(32 downto 0),
      core_aclk => core_aclk,
      \dout_reg[32]_0\(32 downto 0) => \dout_reg[32]_2\(32 downto 0),
      empty_reg_0(0) => F34_Rd_En,
      \out\ => wr_latency_start_d2,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_7\(4 downto 0),
      \wptr_reg[5]_0\ => \^ext_trig_metric_en\
    );
F4_WR_LAT_END: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_16\
     port map (
      E(0) => Ext_Trig_Metric_en_reg_1(0),
      F3_Empty => F3_Empty,
      F4_Empty => F4_Empty,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(4 downto 0) => \wptr_reg[4]_4\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      \dout_reg[32]_0\(32 downto 0) => F4_Rd_Data(32 downto 0),
      \dout_reg[32]_1\(32 downto 0) => \dout_reg[32]_3\(32 downto 0),
      \out\ => wr_latency_end_d2,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_6\(4 downto 0),
      \rptr_reg[5]_0\(0) => F34_Rd_En,
      \wptr_reg[5]_0\ => \^ext_trig_metric_en\
    );
FBC_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => FBC_Rd_En,
      Q => \^fbc_rd_vld\,
      R => Wr_cnt_ld
    );
FBC_WR_BEAT_CNT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2\
     port map (
      Beat_fifo_Wr_en => \^beat_fifo_wr_en\,
      E(0) => Beat_fifo_Wr_en_reg_0(0),
      FBC1_Empty => FBC1_Empty,
      FBC_Empty => FBC_Empty,
      FBC_Rd_Vld_0 => FBC_Rd_Vld_0,
      FBC_Rd_Vld_reg => FBC_Rd_Vld_reg_0,
      FBC_Rd_Vld_reg_0 => FBC_Rd_Vld_reg_1,
      FBC_Rd_Vld_reg_1 => FBC_Rd_Vld_reg_2,
      FBC_Rd_Vld_reg_10 => FBC_Rd_Vld_reg_11,
      FBC_Rd_Vld_reg_11 => FBC_Rd_Vld_reg_12,
      FBC_Rd_Vld_reg_12 => FBC_Rd_Vld_reg_13,
      FBC_Rd_Vld_reg_13 => FBC_Rd_Vld_reg_14,
      FBC_Rd_Vld_reg_14 => FBC_Rd_Vld_reg_15,
      FBC_Rd_Vld_reg_15 => FBC_Rd_Vld_reg_16,
      FBC_Rd_Vld_reg_2 => FBC_Rd_Vld_reg_3,
      FBC_Rd_Vld_reg_3 => FBC_Rd_Vld_reg_4,
      FBC_Rd_Vld_reg_4 => FBC_Rd_Vld_reg_5,
      FBC_Rd_Vld_reg_5 => FBC_Rd_Vld_reg_6,
      FBC_Rd_Vld_reg_6 => FBC_Rd_Vld_reg_7,
      FBC_Rd_Vld_reg_7 => FBC_Rd_Vld_reg_8,
      FBC_Rd_Vld_reg_8 => FBC_Rd_Vld_reg_9,
      FBC_Rd_Vld_reg_9 => FBC_Rd_Vld_reg_10,
      \GEN_MUX_N_CNT.Add_in[0]_i_8\ => \^fbc_rd_vld\,
      \GEN_MUX_N_CNT.Add_in[0]_i_8_0\(1 downto 0) => \GEN_MUX_N_CNT.Add_in[0]_i_8\(1 downto 0),
      \GEN_MUX_N_CNT.Add_in[0]_i_8_1\(0) => \GEN_MUX_N_CNT.Add_in[0]_i_8_0\(0),
      \GEN_MUX_N_CNT.Add_in[0]_i_8__0\(1 downto 0) => \GEN_MUX_N_CNT.Add_in[0]_i_8__0\(1 downto 0),
      \GEN_MUX_N_CNT.Add_in[0]_i_8__1\(1 downto 0) => \GEN_MUX_N_CNT.Add_in[0]_i_8__1\(1 downto 0),
      \GEN_MUX_N_CNT.Add_in[17]_i_6\ => \GEN_MUX_N_CNT.Add_in[17]_i_6\,
      \GEN_MUX_N_CNT.Add_in[17]_i_6_0\ => \GEN_MUX_N_CNT.Add_in[17]_i_6_0\,
      \GEN_MUX_N_CNT.Add_in[17]_i_6__0\ => \GEN_MUX_N_CNT.Add_in[17]_i_6__0\,
      \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\ => \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\,
      \GEN_MUX_N_CNT.Add_in[17]_i_6__1\ => \GEN_MUX_N_CNT.Add_in[17]_i_6__1\,
      \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\ => \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(31 downto 0) => Q(31 downto 0),
      S0_Write_Byte_Cnt(14 downto 0) => S0_Write_Byte_Cnt(14 downto 0),
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      \dout_reg[17]_0\ => \dout_reg[17]\,
      \dout_reg[17]_1\ => \dout_reg[17]_0\,
      \dout_reg[17]_2\ => \dout_reg[17]_1\,
      \dout_reg[18]_0\ => \dout_reg[18]\,
      \dout_reg[18]_1\ => \dout_reg[18]_0\,
      \dout_reg[18]_2\ => \dout_reg[18]_1\,
      \dout_reg[19]_0\ => \dout_reg[19]\,
      \dout_reg[19]_1\ => \dout_reg[19]_0\,
      \dout_reg[19]_2\ => \dout_reg[19]_1\,
      \dout_reg[20]_0\ => \dout_reg[20]\,
      \dout_reg[20]_1\ => \dout_reg[20]_0\,
      \dout_reg[20]_2\ => \dout_reg[20]_1\,
      \dout_reg[21]_0\ => \dout_reg[21]\,
      \dout_reg[21]_1\ => \dout_reg[21]_0\,
      \dout_reg[21]_2\ => \dout_reg[21]_1\,
      \dout_reg[22]_0\ => \dout_reg[22]\,
      \dout_reg[22]_1\ => \dout_reg[22]_0\,
      \dout_reg[22]_2\ => \dout_reg[22]_1\,
      \dout_reg[23]_0\ => \dout_reg[23]\,
      \dout_reg[23]_1\ => \dout_reg[23]_0\,
      \dout_reg[23]_2\ => \dout_reg[23]_1\,
      \dout_reg[24]_0\ => \dout_reg[24]\,
      \dout_reg[24]_1\ => \dout_reg[24]_0\,
      \dout_reg[24]_2\ => \dout_reg[24]_1\,
      \dout_reg[25]_0\ => \dout_reg[25]\,
      \dout_reg[25]_1\ => \dout_reg[25]_0\,
      \dout_reg[25]_2\ => \dout_reg[25]_1\,
      \dout_reg[26]_0\ => \dout_reg[26]\,
      \dout_reg[26]_1\ => \dout_reg[26]_0\,
      \dout_reg[26]_2\ => \dout_reg[26]_1\,
      \dout_reg[27]_0\ => \dout_reg[27]\,
      \dout_reg[27]_1\ => \dout_reg[27]_0\,
      \dout_reg[27]_2\ => \dout_reg[27]_1\,
      \dout_reg[28]_0\ => \dout_reg[28]\,
      \dout_reg[28]_1\ => \dout_reg[28]_0\,
      \dout_reg[28]_2\ => \dout_reg[28]_1\,
      \dout_reg[29]_0\ => \dout_reg[29]\,
      \dout_reg[29]_1\ => \dout_reg[29]_0\,
      \dout_reg[29]_2\ => \dout_reg[29]_1\,
      \dout_reg[30]_0\ => \dout_reg[30]\,
      \dout_reg[30]_1\ => \dout_reg[30]_0\,
      \dout_reg[30]_2\ => \dout_reg[30]_1\,
      \dout_reg[31]_0\ => \dout_reg[31]_0\,
      \dout_reg[31]_1\ => \dout_reg[31]_1\,
      \dout_reg[31]_2\ => \dout_reg[31]_2\,
      \dout_reg[32]_0\ => \dout_reg[32]\,
      \dout_reg[32]_1\ => \dout_reg[32]_0\,
      \dout_reg[32]_2\ => \dout_reg[32]_1\,
      \dout_reg[63]_0\(63 downto 0) => \dout_reg[63]\(63 downto 0),
      \empty2__0\ => \empty2__0\,
      empty_reg_0(0) => FBC_Rd_En,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_2\(4 downto 0),
      \wptr_reg[4]_0\(4 downto 0) => \wptr_reg[4]_5\(4 downto 0),
      \wptr_reg[5]_0\ => \^ext_trig_metric_en\
    );
FSWI_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => FSWI_Rd_En,
      Q => \^fswi_rd_vld\,
      R => Wr_cnt_ld
    );
FSWI_WR_LAST_CNT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3\
     port map (
      E(0) => \^ext_trig_metric_en_reg_2\(0),
      FSWI1_Empty => FSWI1_Empty,
      FSWI_Empty => FSWI_Empty,
      FSWI_Rd_Vld => \^fswi_rd_vld\,
      FSWI_Rd_Vld_reg => FSWI_Rd_Vld_reg_0,
      Last_fifo_Wr_en => Last_fifo_Wr_en,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(4 downto 0) => \wptr_reg[4]_8\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      \dout_reg[31]_0\(30 downto 0) => \dout_reg[31]\(30 downto 0),
      \dout_reg[31]_1\(31 downto 0) => \dout_reg[31]_3\(31 downto 0),
      \empty2__0\ => \empty2__0_0\,
      empty_reg_0(0) => FSWI_Rd_En,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_4\(4 downto 0),
      \wptr_reg[5]_0\ => \^ext_trig_metric_en\
    );
FWL_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => FWL_Rd_En,
      Q => FWL_Rd_Vld_1,
      R => Wr_cnt_ld
    );
FWL_WR_LAST_CNT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_17\
     port map (
      E(0) => FWL_Rd_En,
      FWL1_Empty => FWL1_Empty,
      FWL_Empty => FWL_Empty,
      Last_fifo_Wr_en => Last_fifo_Wr_en,
      Metrics_Cnt_En => Metrics_Cnt_En,
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      \empty2__0\ => \empty2__0_0\,
      empty_reg_0 => \^ext_trig_metric_en\,
      \wptr_reg[0]_0\(0) => \^ext_trig_metric_en_reg_2\(0)
    );
\First_Read_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_0_axi_rvalid,
      I1 => slot_0_axi_rready,
      I2 => Read_going_on,
      O => First_Read
    );
First_Read_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => First_Read,
      Q => First_Read_reg,
      R => Wr_cnt_ld
    );
\First_Write_d1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_0_axi_wvalid,
      I1 => slot_0_axi_wready,
      I2 => Write_going_on,
      O => First_Write
    );
First_Write_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => First_Write,
      Q => First_Write_d1,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Mst_Rd_Idle_Cnt_En0,
      Q => Mst_Rd_Idle_Cnt_En(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Num_BValids_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Num_BValids_En0,
      Q => Num_BValids_En(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Num_RLasts_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Num_RLasts_En0,
      Q => Num_RLasts_En(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      I1 => num_rd_beats(1),
      I2 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      I3 => num_rd_beats(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\,
      I1 => num_rd_beats(6),
      I2 => num_rd_beats(7),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      I4 => num_rd_beats(8),
      I5 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\,
      I1 => num_rd_beats(6),
      I2 => num_rd_beats(7),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      I4 => num_rd_beats(8),
      I5 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FD525D52540B040"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\,
      I1 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\,
      I2 => num_rd_beats(8),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\,
      I4 => num_rd_beats(7),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      I1 => num_rd_beats(1),
      I2 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      I3 => num_rd_beats(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Last_Read_buf,
      Q => S0_Read_Byte_Cnt_En,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(0),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(10),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(10),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\,
      O(3 downto 0) => Read_Byte_Cnt0(10 downto 7),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_75\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_76\,
      DI(0) => '0',
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\,
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(11),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(11),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(12),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(12),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(13),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(13),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(14),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(14),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\,
      O(3 downto 0) => Read_Byte_Cnt0(14 downto 11),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\,
      CO(2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED\(2),
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\,
      O(3) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED\(3),
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\,
      S(3) => '1',
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(15),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(15),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(16),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(16),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_77\,
      O(3 downto 2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Read_Byte_Cnt0(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\,
      S(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      CO(2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED\(2),
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\,
      O(3) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED\(3),
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\,
      S(3) => '1',
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(1),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(1),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(2),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(2),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_73\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_74\,
      DI(0) => '0',
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      O(2 downto 0) => Read_Byte_Cnt0(2 downto 0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(3),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(3),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(4),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(4),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(5),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(5),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(6),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(6),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      DI(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      DI(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      O(3 downto 0) => Read_Byte_Cnt0(6 downto 3),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\,
      S(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\,
      S(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\,
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(7),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(7),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(8),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(8),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(9),
      Q => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(9),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rtrans_Cnt_En0,
      Q => Rtrans_Cnt_En(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => slot_0_axi_awready,
      I1 => slot_0_axi_awvalid,
      O => p_54_in
    );
\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Wtrans_Cnt_En0,
      Q => Wtrans_Cnt_En(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo
     port map (
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\,
      E(0) => slot_0_axi_arready_0(0),
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_4\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_5\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_6\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_7\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0_0\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\,
      Q(8 downto 0) => num_rd_beats(8 downto 0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      \dout_reg[1]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\,
      \dout_reg[1]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\,
      \dout_reg[1]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\,
      \dout_reg[1]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\,
      \dout_reg[1]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\,
      \dout_reg[1]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\,
      \dout_reg[1]_2\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_73\,
      \dout_reg[1]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_74\,
      \dout_reg[2]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\,
      \dout_reg[2]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\,
      \dout_reg[2]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\,
      \dout_reg[4]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\,
      \dout_reg[4]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\,
      \dout_reg[4]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\,
      \dout_reg[4]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\,
      \dout_reg[4]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\,
      \dout_reg[4]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\,
      \dout_reg[4]_2\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_75\,
      \dout_reg[4]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_76\,
      \dout_reg[5]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\,
      \dout_reg[5]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\,
      \dout_reg[5]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\,
      \dout_reg[5]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\,
      \dout_reg[5]_1\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\,
      \dout_reg[5]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\,
      \dout_reg[5]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\,
      \dout_reg[6]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\,
      \dout_reg[6]_1\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\,
      \dout_reg[6]_1\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\,
      \dout_reg[6]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\,
      \dout_reg[6]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\,
      \dout_reg[6]_2\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\,
      \dout_reg[6]_2\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\,
      \dout_reg[6]_2\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\,
      \dout_reg[6]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\,
      \dout_reg[6]_3\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\,
      \dout_reg[6]_3\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\,
      \dout_reg[6]_3\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\,
      \dout_reg[6]_3\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\,
      \dout_reg[7]_0\(7) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\,
      \dout_reg[7]_0\(6) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\,
      \dout_reg[7]_0\(5) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      \dout_reg[7]_0\(4) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      \dout_reg[7]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\,
      \dout_reg[7]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      \dout_reg[7]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      \dout_reg[7]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\,
      \dout_reg[7]_1\ => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\,
      \dout_reg[7]_2\(7 downto 0) => \dout_reg[7]\(7 downto 0),
      \num_rd_beats_reg[2]\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\,
      \num_rd_beats_reg[2]\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\,
      \num_rd_beats_reg[2]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\,
      \num_rd_beats_reg[2]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\,
      \num_rd_beats_reg[6]\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\,
      \num_rd_beats_reg[6]\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\,
      \num_rd_beats_reg[6]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\,
      \num_rd_beats_reg[6]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\,
      \num_rd_beats_reg[7]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_77\,
      \num_rd_beats_reg[8]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]\(4 downto 0),
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arvalid => slot_0_axi_arvalid,
      slot_0_axi_rlast => slot_0_axi_rlast,
      slot_0_axi_rlast_0(0) => \^e\(0),
      slot_0_axi_rready => slot_0_axi_rready,
      slot_0_axi_rvalid => slot_0_axi_rvalid,
      \wptr_reg[4]_0\(4 downto 0) => \wptr_reg[4]\(4 downto 0)
    );
IDLE_CNT_AWID_MATCH: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_18\
     port map (
      E(0) => FSWI_Rd_En,
      En_Id_Based => En_Id_Based,
      F1_Wr_Data_2 => F1_Wr_Data_2,
      FSWI1_Empty => FSWI1_Empty,
      FSWI_Empty => FSWI_Empty,
      FSWI_Rd_Data => FSWI_Rd_Data,
      Q(4 downto 0) => \wptr_reg[4]_9\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      awid_match_d1 => awid_match_d1,
      core_aclk => core_aclk,
      dout0_12 => dout0_12,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_3\(4 downto 0),
      \wptr_reg[5]_0\(0) => \wptr_reg[0]\(0)
    );
LAST_CNT_AWID_MATCH: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_19\
     port map (
      E(0) => FWL_Rd_En,
      FWL1_Empty => FWL1_Empty,
      FWL_Empty => FWL_Empty,
      FWL_Rd_Data => FWL_Rd_Data,
      FWL_Rd_Vld => FWL_Rd_Vld,
      FWL_Rd_Vld_1 => FWL_Rd_Vld_1,
      FWL_Rd_Vld_reg => FWL_Rd_Vld_reg_0,
      FWL_Rd_Vld_reg_0 => FWL_Rd_Vld_reg_1,
      FWL_Rd_Vld_reg_1 => FWL_Rd_Vld_reg_2,
      \GEN_MUX_N_CNT.Add_in_Valid_i_10\ => \GEN_MUX_N_CNT.Add_in_Valid_i_10\,
      \GEN_MUX_N_CNT.Add_in_Valid_i_10_0\ => \GEN_MUX_N_CNT.Add_in_Valid_i_10_0\,
      \GEN_MUX_N_CNT.Add_in_Valid_i_10__0\ => \GEN_MUX_N_CNT.Add_in_Valid_i_10__0\,
      \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0\ => \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0\,
      \GEN_MUX_N_CNT.Add_in_Valid_i_6\ => \GEN_MUX_N_CNT.Add_in_Valid_i_6\,
      \GEN_MUX_N_CNT.Add_in_Valid_i_6_0\ => \GEN_MUX_N_CNT.Add_in_Valid_i_6_0\,
      Q(4 downto 0) => \wptr_reg[4]_7\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      dout0_11 => dout0_11,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_5\(4 downto 0),
      \wptr_reg[0]_0\(0) => \wptr_reg[0]\(0)
    );
Last_Read_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \^e\(0),
      Q => Last_Read_buf,
      R => Wr_cnt_ld
    );
\Last_Write_d1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => slot_0_axi_wlast,
      I1 => slot_0_axi_wvalid,
      I2 => slot_0_axi_wready,
      O => Last_Write
    );
Last_Write_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Last_Write,
      Q => Last_fifo_Wr_en,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int[31]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(26),
      I1 => \^max_read_latency_int_reg[31]_0\(26),
      I2 => \^s0_read_latency\(27),
      I3 => \^max_read_latency_int_reg[31]_0\(27),
      O => \Max_Read_Latency_Int[31]_i_10__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(24),
      I1 => \^max_read_latency_int_reg[31]_0\(24),
      I2 => \^s0_read_latency\(25),
      I3 => \^max_read_latency_int_reg[31]_0\(25),
      O => \Max_Read_Latency_Int[31]_i_11__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(22),
      I1 => \^max_read_latency_int_reg[31]_0\(22),
      I2 => \^max_read_latency_int_reg[31]_0\(23),
      I3 => \^s0_read_latency\(23),
      O => \Max_Read_Latency_Int[31]_i_13__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(20),
      I1 => \^max_read_latency_int_reg[31]_0\(20),
      I2 => \^max_read_latency_int_reg[31]_0\(21),
      I3 => \^s0_read_latency\(21),
      O => \Max_Read_Latency_Int[31]_i_14__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(18),
      I1 => \^max_read_latency_int_reg[31]_0\(18),
      I2 => \^max_read_latency_int_reg[31]_0\(19),
      I3 => \^s0_read_latency\(19),
      O => \Max_Read_Latency_Int[31]_i_15__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(16),
      I1 => \^max_read_latency_int_reg[31]_0\(16),
      I2 => \^max_read_latency_int_reg[31]_0\(17),
      I3 => \^s0_read_latency\(17),
      O => \Max_Read_Latency_Int[31]_i_16__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(22),
      I1 => \^max_read_latency_int_reg[31]_0\(22),
      I2 => \^s0_read_latency\(23),
      I3 => \^max_read_latency_int_reg[31]_0\(23),
      O => \Max_Read_Latency_Int[31]_i_17__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(20),
      I1 => \^max_read_latency_int_reg[31]_0\(20),
      I2 => \^s0_read_latency\(21),
      I3 => \^max_read_latency_int_reg[31]_0\(21),
      O => \Max_Read_Latency_Int[31]_i_18__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(18),
      I1 => \^max_read_latency_int_reg[31]_0\(18),
      I2 => \^s0_read_latency\(19),
      I3 => \^max_read_latency_int_reg[31]_0\(19),
      O => \Max_Read_Latency_Int[31]_i_19__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Max_Read_Latency_Int1,
      I1 => \^read_latency_en\(0),
      O => Max_Read_Latency_Int0
    );
\Max_Read_Latency_Int[31]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(16),
      I1 => \^max_read_latency_int_reg[31]_0\(16),
      I2 => \^s0_read_latency\(17),
      I3 => \^max_read_latency_int_reg[31]_0\(17),
      O => \Max_Read_Latency_Int[31]_i_20__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(14),
      I1 => \^max_read_latency_int_reg[31]_0\(14),
      I2 => \^max_read_latency_int_reg[31]_0\(15),
      I3 => \^s0_read_latency\(15),
      O => \Max_Read_Latency_Int[31]_i_22__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(12),
      I1 => \^max_read_latency_int_reg[31]_0\(12),
      I2 => \^max_read_latency_int_reg[31]_0\(13),
      I3 => \^s0_read_latency\(13),
      O => \Max_Read_Latency_Int[31]_i_23__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(10),
      I1 => \^max_read_latency_int_reg[31]_0\(10),
      I2 => \^max_read_latency_int_reg[31]_0\(11),
      I3 => \^s0_read_latency\(11),
      O => \Max_Read_Latency_Int[31]_i_24__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(8),
      I1 => \^max_read_latency_int_reg[31]_0\(8),
      I2 => \^max_read_latency_int_reg[31]_0\(9),
      I3 => \^s0_read_latency\(9),
      O => \Max_Read_Latency_Int[31]_i_25__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(14),
      I1 => \^max_read_latency_int_reg[31]_0\(14),
      I2 => \^s0_read_latency\(15),
      I3 => \^max_read_latency_int_reg[31]_0\(15),
      O => \Max_Read_Latency_Int[31]_i_26__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(12),
      I1 => \^max_read_latency_int_reg[31]_0\(12),
      I2 => \^s0_read_latency\(13),
      I3 => \^max_read_latency_int_reg[31]_0\(13),
      O => \Max_Read_Latency_Int[31]_i_27__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(10),
      I1 => \^max_read_latency_int_reg[31]_0\(10),
      I2 => \^s0_read_latency\(11),
      I3 => \^max_read_latency_int_reg[31]_0\(11),
      O => \Max_Read_Latency_Int[31]_i_28__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(8),
      I1 => \^max_read_latency_int_reg[31]_0\(8),
      I2 => \^s0_read_latency\(9),
      I3 => \^max_read_latency_int_reg[31]_0\(9),
      O => \Max_Read_Latency_Int[31]_i_29__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(6),
      I1 => \^max_read_latency_int_reg[31]_0\(6),
      I2 => \^max_read_latency_int_reg[31]_0\(7),
      I3 => \^s0_read_latency\(7),
      O => \Max_Read_Latency_Int[31]_i_30__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(4),
      I1 => \^max_read_latency_int_reg[31]_0\(4),
      I2 => \^max_read_latency_int_reg[31]_0\(5),
      I3 => \^s0_read_latency\(5),
      O => \Max_Read_Latency_Int[31]_i_31__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(2),
      I1 => \^max_read_latency_int_reg[31]_0\(2),
      I2 => \^max_read_latency_int_reg[31]_0\(3),
      I3 => \^s0_read_latency\(3),
      O => \Max_Read_Latency_Int[31]_i_32__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(0),
      I1 => \^max_read_latency_int_reg[31]_0\(0),
      I2 => \^max_read_latency_int_reg[31]_0\(1),
      I3 => \^s0_read_latency\(1),
      O => \Max_Read_Latency_Int[31]_i_33__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(6),
      I1 => \^max_read_latency_int_reg[31]_0\(6),
      I2 => \^s0_read_latency\(7),
      I3 => \^max_read_latency_int_reg[31]_0\(7),
      O => \Max_Read_Latency_Int[31]_i_34__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(4),
      I1 => \^max_read_latency_int_reg[31]_0\(4),
      I2 => \^s0_read_latency\(5),
      I3 => \^max_read_latency_int_reg[31]_0\(5),
      O => \Max_Read_Latency_Int[31]_i_35__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(2),
      I1 => \^max_read_latency_int_reg[31]_0\(2),
      I2 => \^s0_read_latency\(3),
      I3 => \^max_read_latency_int_reg[31]_0\(3),
      O => \Max_Read_Latency_Int[31]_i_36__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(0),
      I1 => \^max_read_latency_int_reg[31]_0\(0),
      I2 => \^s0_read_latency\(1),
      I3 => \^max_read_latency_int_reg[31]_0\(1),
      O => \Max_Read_Latency_Int[31]_i_37__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(30),
      I1 => \^max_read_latency_int_reg[31]_0\(30),
      I2 => \^max_read_latency_int_reg[31]_0\(31),
      I3 => \^s0_read_latency\(31),
      O => \Max_Read_Latency_Int[31]_i_4__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(28),
      I1 => \^max_read_latency_int_reg[31]_0\(28),
      I2 => \^max_read_latency_int_reg[31]_0\(29),
      I3 => \^s0_read_latency\(29),
      O => \Max_Read_Latency_Int[31]_i_5__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(26),
      I1 => \^max_read_latency_int_reg[31]_0\(26),
      I2 => \^max_read_latency_int_reg[31]_0\(27),
      I3 => \^s0_read_latency\(27),
      O => \Max_Read_Latency_Int[31]_i_6__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(24),
      I1 => \^max_read_latency_int_reg[31]_0\(24),
      I2 => \^max_read_latency_int_reg[31]_0\(25),
      I3 => \^s0_read_latency\(25),
      O => \Max_Read_Latency_Int[31]_i_7__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(30),
      I1 => \^max_read_latency_int_reg[31]_0\(30),
      I2 => \^s0_read_latency\(31),
      I3 => \^max_read_latency_int_reg[31]_0\(31),
      O => \Max_Read_Latency_Int[31]_i_8__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(28),
      I1 => \^max_read_latency_int_reg[31]_0\(28),
      I2 => \^s0_read_latency\(29),
      I3 => \^max_read_latency_int_reg[31]_0\(29),
      O => \Max_Read_Latency_Int[31]_i_9__0_n_0\
    );
\Max_Read_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(0),
      Q => \^max_read_latency_int_reg[31]_0\(0),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(10),
      Q => \^max_read_latency_int_reg[31]_0\(10),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(11),
      Q => \^max_read_latency_int_reg[31]_0\(11),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(12),
      Q => \^max_read_latency_int_reg[31]_0\(12),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(13),
      Q => \^max_read_latency_int_reg[31]_0\(13),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(14),
      Q => \^max_read_latency_int_reg[31]_0\(14),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(15),
      Q => \^max_read_latency_int_reg[31]_0\(15),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(16),
      Q => \^max_read_latency_int_reg[31]_0\(16),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(17),
      Q => \^max_read_latency_int_reg[31]_0\(17),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(18),
      Q => \^max_read_latency_int_reg[31]_0\(18),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(19),
      Q => \^max_read_latency_int_reg[31]_0\(19),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(1),
      Q => \^max_read_latency_int_reg[31]_0\(1),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(20),
      Q => \^max_read_latency_int_reg[31]_0\(20),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(21),
      Q => \^max_read_latency_int_reg[31]_0\(21),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(22),
      Q => \^max_read_latency_int_reg[31]_0\(22),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(23),
      Q => \^max_read_latency_int_reg[31]_0\(23),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(24),
      Q => \^max_read_latency_int_reg[31]_0\(24),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(25),
      Q => \^max_read_latency_int_reg[31]_0\(25),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(26),
      Q => \^max_read_latency_int_reg[31]_0\(26),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(27),
      Q => \^max_read_latency_int_reg[31]_0\(27),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(28),
      Q => \^max_read_latency_int_reg[31]_0\(28),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(29),
      Q => \^max_read_latency_int_reg[31]_0\(29),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(2),
      Q => \^max_read_latency_int_reg[31]_0\(2),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(30),
      Q => \^max_read_latency_int_reg[31]_0\(30),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(31),
      Q => \^max_read_latency_int_reg[31]_0\(31),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[31]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_21__0_n_0\,
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_12__0_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_12__0_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_12__0_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_22__0_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_23__0_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_24__0_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_25__0_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_26__0_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_27__0_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_28__0_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_29__0_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_21__0_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_21__0_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_21__0_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_21__0_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_30__0_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_31__0_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_32__0_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_33__0_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_34__0_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_35__0_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_36__0_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_37__0_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_3__0_n_0\,
      CO(3) => Max_Read_Latency_Int1,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_2__0_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_2__0_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_4__0_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_5__0_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_6__0_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_7__0_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_8__0_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_9__0_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_10__0_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_11__0_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_12__0_n_0\,
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_3__0_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_3__0_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_3__0_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_13__0_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_14__0_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_15__0_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_16__0_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_17__0_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_18__0_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_19__0_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_20__0_n_0\
    );
\Max_Read_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(3),
      Q => \^max_read_latency_int_reg[31]_0\(3),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(4),
      Q => \^max_read_latency_int_reg[31]_0\(4),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(5),
      Q => \^max_read_latency_int_reg[31]_0\(5),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(6),
      Q => \^max_read_latency_int_reg[31]_0\(6),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(7),
      Q => \^max_read_latency_int_reg[31]_0\(7),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(8),
      Q => \^max_read_latency_int_reg[31]_0\(8),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(9),
      Q => \^max_read_latency_int_reg[31]_0\(9),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => F34_Rd_Vld_reg_d2,
      I1 => wid_match_reg_d2,
      I2 => \^update_max_wr_lat\,
      O => Max_Write_Latency_Int0
    );
\Max_Write_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^max_write_latency_int_reg[31]_0\(0),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^max_write_latency_int_reg[31]_0\(10),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^max_write_latency_int_reg[31]_0\(11),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^max_write_latency_int_reg[31]_0\(12),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^max_write_latency_int_reg[31]_0\(13),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^max_write_latency_int_reg[31]_0\(14),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^max_write_latency_int_reg[31]_0\(15),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \^max_write_latency_int_reg[31]_0\(16),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \^max_write_latency_int_reg[31]_0\(17),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \^max_write_latency_int_reg[31]_0\(18),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \^max_write_latency_int_reg[31]_0\(19),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^max_write_latency_int_reg[31]_0\(1),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \^max_write_latency_int_reg[31]_0\(20),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \^max_write_latency_int_reg[31]_0\(21),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \^max_write_latency_int_reg[31]_0\(22),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \^max_write_latency_int_reg[31]_0\(23),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \^max_write_latency_int_reg[31]_0\(24),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \^max_write_latency_int_reg[31]_0\(25),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \^max_write_latency_int_reg[31]_0\(26),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \^max_write_latency_int_reg[31]_0\(27),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \^max_write_latency_int_reg[31]_0\(28),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \^max_write_latency_int_reg[31]_0\(29),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^max_write_latency_int_reg[31]_0\(2),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \^max_write_latency_int_reg[31]_0\(30),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \^max_write_latency_int_reg[31]_0\(31),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^max_write_latency_int_reg[31]_0\(3),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^max_write_latency_int_reg[31]_0\(4),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^max_write_latency_int_reg[31]_0\(5),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^max_write_latency_int_reg[31]_0\(6),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^max_write_latency_int_reg[31]_0\(7),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^max_write_latency_int_reg[31]_0\(8),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^max_write_latency_int_reg[31]_0\(9),
      R => Wr_cnt_ld
    );
\Min_Read_Latency_Int[31]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(26),
      I1 => \^s0_read_latency\(26),
      I2 => \^min_read_latency_int_reg[31]_0\(27),
      I3 => \^s0_read_latency\(27),
      O => \Min_Read_Latency_Int[31]_i_10__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(24),
      I1 => \^s0_read_latency\(24),
      I2 => \^min_read_latency_int_reg[31]_0\(25),
      I3 => \^s0_read_latency\(25),
      O => \Min_Read_Latency_Int[31]_i_11__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(22),
      I1 => \^s0_read_latency\(22),
      I2 => \^s0_read_latency\(23),
      I3 => \^min_read_latency_int_reg[31]_0\(23),
      O => \Min_Read_Latency_Int[31]_i_13__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(20),
      I1 => \^s0_read_latency\(20),
      I2 => \^s0_read_latency\(21),
      I3 => \^min_read_latency_int_reg[31]_0\(21),
      O => \Min_Read_Latency_Int[31]_i_14__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(18),
      I1 => \^s0_read_latency\(18),
      I2 => \^s0_read_latency\(19),
      I3 => \^min_read_latency_int_reg[31]_0\(19),
      O => \Min_Read_Latency_Int[31]_i_15__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(16),
      I1 => \^s0_read_latency\(16),
      I2 => \^s0_read_latency\(17),
      I3 => \^min_read_latency_int_reg[31]_0\(17),
      O => \Min_Read_Latency_Int[31]_i_16__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(22),
      I1 => \^s0_read_latency\(22),
      I2 => \^min_read_latency_int_reg[31]_0\(23),
      I3 => \^s0_read_latency\(23),
      O => \Min_Read_Latency_Int[31]_i_17__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(20),
      I1 => \^s0_read_latency\(20),
      I2 => \^min_read_latency_int_reg[31]_0\(21),
      I3 => \^s0_read_latency\(21),
      O => \Min_Read_Latency_Int[31]_i_18__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(18),
      I1 => \^s0_read_latency\(18),
      I2 => \^min_read_latency_int_reg[31]_0\(19),
      I3 => \^s0_read_latency\(19),
      O => \Min_Read_Latency_Int[31]_i_19__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Min_Read_Latency_Int1,
      I1 => \^read_latency_en\(0),
      O => Min_Read_Latency_Int0
    );
\Min_Read_Latency_Int[31]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(16),
      I1 => \^s0_read_latency\(16),
      I2 => \^min_read_latency_int_reg[31]_0\(17),
      I3 => \^s0_read_latency\(17),
      O => \Min_Read_Latency_Int[31]_i_20__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(14),
      I1 => \^s0_read_latency\(14),
      I2 => \^s0_read_latency\(15),
      I3 => \^min_read_latency_int_reg[31]_0\(15),
      O => \Min_Read_Latency_Int[31]_i_22__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(12),
      I1 => \^s0_read_latency\(12),
      I2 => \^s0_read_latency\(13),
      I3 => \^min_read_latency_int_reg[31]_0\(13),
      O => \Min_Read_Latency_Int[31]_i_23__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(10),
      I1 => \^s0_read_latency\(10),
      I2 => \^s0_read_latency\(11),
      I3 => \^min_read_latency_int_reg[31]_0\(11),
      O => \Min_Read_Latency_Int[31]_i_24__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(8),
      I1 => \^s0_read_latency\(8),
      I2 => \^s0_read_latency\(9),
      I3 => \^min_read_latency_int_reg[31]_0\(9),
      O => \Min_Read_Latency_Int[31]_i_25__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(14),
      I1 => \^s0_read_latency\(14),
      I2 => \^min_read_latency_int_reg[31]_0\(15),
      I3 => \^s0_read_latency\(15),
      O => \Min_Read_Latency_Int[31]_i_26__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(12),
      I1 => \^s0_read_latency\(12),
      I2 => \^min_read_latency_int_reg[31]_0\(13),
      I3 => \^s0_read_latency\(13),
      O => \Min_Read_Latency_Int[31]_i_27__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(10),
      I1 => \^s0_read_latency\(10),
      I2 => \^min_read_latency_int_reg[31]_0\(11),
      I3 => \^s0_read_latency\(11),
      O => \Min_Read_Latency_Int[31]_i_28__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(8),
      I1 => \^s0_read_latency\(8),
      I2 => \^min_read_latency_int_reg[31]_0\(9),
      I3 => \^s0_read_latency\(9),
      O => \Min_Read_Latency_Int[31]_i_29__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(6),
      I1 => \^s0_read_latency\(6),
      I2 => \^s0_read_latency\(7),
      I3 => \^min_read_latency_int_reg[31]_0\(7),
      O => \Min_Read_Latency_Int[31]_i_30__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(4),
      I1 => \^s0_read_latency\(4),
      I2 => \^s0_read_latency\(5),
      I3 => \^min_read_latency_int_reg[31]_0\(5),
      O => \Min_Read_Latency_Int[31]_i_31__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(2),
      I1 => \^s0_read_latency\(2),
      I2 => \^s0_read_latency\(3),
      I3 => \^min_read_latency_int_reg[31]_0\(3),
      O => \Min_Read_Latency_Int[31]_i_32__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(0),
      I1 => \^s0_read_latency\(0),
      I2 => \^s0_read_latency\(1),
      I3 => \^min_read_latency_int_reg[31]_0\(1),
      O => \Min_Read_Latency_Int[31]_i_33__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(6),
      I1 => \^s0_read_latency\(6),
      I2 => \^min_read_latency_int_reg[31]_0\(7),
      I3 => \^s0_read_latency\(7),
      O => \Min_Read_Latency_Int[31]_i_34__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(4),
      I1 => \^s0_read_latency\(4),
      I2 => \^min_read_latency_int_reg[31]_0\(5),
      I3 => \^s0_read_latency\(5),
      O => \Min_Read_Latency_Int[31]_i_35__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(2),
      I1 => \^s0_read_latency\(2),
      I2 => \^min_read_latency_int_reg[31]_0\(3),
      I3 => \^s0_read_latency\(3),
      O => \Min_Read_Latency_Int[31]_i_36__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(0),
      I1 => \^s0_read_latency\(0),
      I2 => \^min_read_latency_int_reg[31]_0\(1),
      I3 => \^s0_read_latency\(1),
      O => \Min_Read_Latency_Int[31]_i_37__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(30),
      I1 => \^s0_read_latency\(30),
      I2 => \^s0_read_latency\(31),
      I3 => \^min_read_latency_int_reg[31]_0\(31),
      O => \Min_Read_Latency_Int[31]_i_4__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(28),
      I1 => \^s0_read_latency\(28),
      I2 => \^s0_read_latency\(29),
      I3 => \^min_read_latency_int_reg[31]_0\(29),
      O => \Min_Read_Latency_Int[31]_i_5__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(26),
      I1 => \^s0_read_latency\(26),
      I2 => \^s0_read_latency\(27),
      I3 => \^min_read_latency_int_reg[31]_0\(27),
      O => \Min_Read_Latency_Int[31]_i_6__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(24),
      I1 => \^s0_read_latency\(24),
      I2 => \^s0_read_latency\(25),
      I3 => \^min_read_latency_int_reg[31]_0\(25),
      O => \Min_Read_Latency_Int[31]_i_7__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(30),
      I1 => \^s0_read_latency\(30),
      I2 => \^min_read_latency_int_reg[31]_0\(31),
      I3 => \^s0_read_latency\(31),
      O => \Min_Read_Latency_Int[31]_i_8__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(28),
      I1 => \^s0_read_latency\(28),
      I2 => \^min_read_latency_int_reg[31]_0\(29),
      I3 => \^s0_read_latency\(29),
      O => \Min_Read_Latency_Int[31]_i_9__0_n_0\
    );
\Min_Read_Latency_Int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(0),
      Q => \^min_read_latency_int_reg[31]_0\(0),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(10),
      Q => \^min_read_latency_int_reg[31]_0\(10),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(11),
      Q => \^min_read_latency_int_reg[31]_0\(11),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(12),
      Q => \^min_read_latency_int_reg[31]_0\(12),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(13),
      Q => \^min_read_latency_int_reg[31]_0\(13),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(14),
      Q => \^min_read_latency_int_reg[31]_0\(14),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(15),
      Q => \^min_read_latency_int_reg[31]_0\(15),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(16),
      Q => \^min_read_latency_int_reg[31]_0\(16),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(17),
      Q => \^min_read_latency_int_reg[31]_0\(17),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(18),
      Q => \^min_read_latency_int_reg[31]_0\(18),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(19),
      Q => \^min_read_latency_int_reg[31]_0\(19),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(1),
      Q => \^min_read_latency_int_reg[31]_0\(1),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(20),
      Q => \^min_read_latency_int_reg[31]_0\(20),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(21),
      Q => \^min_read_latency_int_reg[31]_0\(21),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(22),
      Q => \^min_read_latency_int_reg[31]_0\(22),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(23),
      Q => \^min_read_latency_int_reg[31]_0\(23),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(24),
      Q => \^min_read_latency_int_reg[31]_0\(24),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(25),
      Q => \^min_read_latency_int_reg[31]_0\(25),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(26),
      Q => \^min_read_latency_int_reg[31]_0\(26),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(27),
      Q => \^min_read_latency_int_reg[31]_0\(27),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(28),
      Q => \^min_read_latency_int_reg[31]_0\(28),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(29),
      Q => \^min_read_latency_int_reg[31]_0\(29),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(2),
      Q => \^min_read_latency_int_reg[31]_0\(2),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(30),
      Q => \^min_read_latency_int_reg[31]_0\(30),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(31),
      Q => \^min_read_latency_int_reg[31]_0\(31),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[31]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_21__0_n_0\,
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_12__0_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_12__0_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_12__0_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_22__0_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_23__0_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_24__0_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_25__0_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_26__0_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_27__0_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_28__0_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_29__0_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_21__0_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_21__0_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_21__0_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_21__0_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_30__0_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_31__0_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_32__0_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_33__0_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_34__0_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_35__0_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_36__0_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_37__0_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_3__0_n_0\,
      CO(3) => Min_Read_Latency_Int1,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_2__0_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_2__0_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_4__0_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_5__0_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_6__0_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_7__0_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_8__0_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_9__0_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_10__0_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_11__0_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_12__0_n_0\,
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_3__0_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_3__0_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_3__0_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_13__0_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_14__0_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_15__0_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_16__0_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_17__0_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_18__0_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_19__0_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_20__0_n_0\
    );
\Min_Read_Latency_Int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(3),
      Q => \^min_read_latency_int_reg[31]_0\(3),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(4),
      Q => \^min_read_latency_int_reg[31]_0\(4),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(5),
      Q => \^min_read_latency_int_reg[31]_0\(5),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(6),
      Q => \^min_read_latency_int_reg[31]_0\(6),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(7),
      Q => \^min_read_latency_int_reg[31]_0\(7),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(8),
      Q => \^min_read_latency_int_reg[31]_0\(8),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(9),
      Q => \^min_read_latency_int_reg[31]_0\(9),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => F34_Rd_Vld_reg_d2,
      I1 => wid_match_reg_d2,
      I2 => \^update_min_wr_lat\,
      O => Min_Write_Latency_Int0
    );
\Min_Write_Latency_Int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^min_write_latency_int_reg[31]_0\(0),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^min_write_latency_int_reg[31]_0\(10),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^min_write_latency_int_reg[31]_0\(11),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^min_write_latency_int_reg[31]_0\(12),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^min_write_latency_int_reg[31]_0\(13),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^min_write_latency_int_reg[31]_0\(14),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^min_write_latency_int_reg[31]_0\(15),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \^min_write_latency_int_reg[31]_0\(16),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \^min_write_latency_int_reg[31]_0\(17),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \^min_write_latency_int_reg[31]_0\(18),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \^min_write_latency_int_reg[31]_0\(19),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^min_write_latency_int_reg[31]_0\(1),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \^min_write_latency_int_reg[31]_0\(20),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \^min_write_latency_int_reg[31]_0\(21),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \^min_write_latency_int_reg[31]_0\(22),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \^min_write_latency_int_reg[31]_0\(23),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \^min_write_latency_int_reg[31]_0\(24),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \^min_write_latency_int_reg[31]_0\(25),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \^min_write_latency_int_reg[31]_0\(26),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \^min_write_latency_int_reg[31]_0\(27),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \^min_write_latency_int_reg[31]_0\(28),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \^min_write_latency_int_reg[31]_0\(29),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^min_write_latency_int_reg[31]_0\(2),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \^min_write_latency_int_reg[31]_0\(30),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \^min_write_latency_int_reg[31]_0\(31),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^min_write_latency_int_reg[31]_0\(3),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^min_write_latency_int_reg[31]_0\(4),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^min_write_latency_int_reg[31]_0\(5),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^min_write_latency_int_reg[31]_0\(6),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^min_write_latency_int_reg[31]_0\(7),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^min_write_latency_int_reg[31]_0\(8),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^min_write_latency_int_reg[31]_0\(9),
      S => Wr_cnt_ld
    );
\No_Rd_Ready_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00300000"
    )
        port map (
      I0 => \^no_rd_ready_reg_0\,
      I1 => slot_0_axi_arready,
      I2 => slot_0_axi_arvalid,
      I3 => Rd_Lat_Start,
      I4 => rst_int_n,
      O => \No_Rd_Ready_i_1__0_n_0\
    );
No_Rd_Ready_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \No_Rd_Ready_i_1__0_n_0\,
      Q => \^no_rd_ready_reg_0\,
      R => '0'
    );
\No_Wr_Ready_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2200"
    )
        port map (
      I0 => slot_0_axi_awvalid,
      I1 => slot_0_axi_awready,
      I2 => No_Wr_Ready,
      I3 => rst_int_n,
      O => \No_Wr_Ready_i_1__0_n_0\
    );
No_Wr_Ready_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \No_Wr_Ready_i_1__0_n_0\,
      Q => No_Wr_Ready,
      R => '0'
    );
Rd_Add_Issue_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Add_Issue6_out,
      Q => Rd_Add_Issue_reg_0,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(0),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(10),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(11),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(12),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(13),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(14),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(15),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(16),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(17),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(18),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(19),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(1),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(20),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(21),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(22),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(23),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(24),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(25),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(26),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(27),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(28),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(29),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(2),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(30),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(31),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(32),
      Q => Rd_Latency_Fifo_Rd_Data_D1(32),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(3),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(4),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(5),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(6),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(7),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(8),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(9),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Rd_En_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_En,
      Q => Rd_Latency_Fifo_Rd_En_D1,
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_12,
      Q => Rd_Latency_Fifo_Rd_En,
      R => '0'
    );
\Rd_Latency_Fifo_Wr_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(0),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(0),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(10),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(10),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(11),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(11),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(12),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(12),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(13),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(13),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(14),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(14),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(15),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(15),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(16),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(16),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(17),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(17),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(18),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(18),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(19),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(19),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(1),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(1),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(20),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(20),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(21),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(21),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(22),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(22),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(23),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(23),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(24),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(24),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(25),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(25),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(26),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(26),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(27),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(27),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(28),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(28),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(29),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(29),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(2),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(2),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(30),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(30),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(31),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(31),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Ovf,
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(32),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(3),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(3),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(4),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(4),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(5),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(5),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(6),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(6),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(7),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(7),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(8),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(8),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(9),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(9),
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Wr_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_11,
      Q => Rd_Latency_Fifo_Wr_En,
      R => '0'
    );
\Read_Latency_Cnt_Out_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(0),
      Q => Read_Latency_Cnt_Out_D1(0),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(10),
      Q => Read_Latency_Cnt_Out_D1(10),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(11),
      Q => Read_Latency_Cnt_Out_D1(11),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(12),
      Q => Read_Latency_Cnt_Out_D1(12),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(13),
      Q => Read_Latency_Cnt_Out_D1(13),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(14),
      Q => Read_Latency_Cnt_Out_D1(14),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(15),
      Q => Read_Latency_Cnt_Out_D1(15),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(16),
      Q => Read_Latency_Cnt_Out_D1(16),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(17),
      Q => Read_Latency_Cnt_Out_D1(17),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(18),
      Q => Read_Latency_Cnt_Out_D1(18),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(19),
      Q => Read_Latency_Cnt_Out_D1(19),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(1),
      Q => Read_Latency_Cnt_Out_D1(1),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(20),
      Q => Read_Latency_Cnt_Out_D1(20),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(21),
      Q => Read_Latency_Cnt_Out_D1(21),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(22),
      Q => Read_Latency_Cnt_Out_D1(22),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(23),
      Q => Read_Latency_Cnt_Out_D1(23),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(24),
      Q => Read_Latency_Cnt_Out_D1(24),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(25),
      Q => Read_Latency_Cnt_Out_D1(25),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(26),
      Q => Read_Latency_Cnt_Out_D1(26),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(27),
      Q => Read_Latency_Cnt_Out_D1(27),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(28),
      Q => Read_Latency_Cnt_Out_D1(28),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(29),
      Q => Read_Latency_Cnt_Out_D1(29),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(2),
      Q => Read_Latency_Cnt_Out_D1(2),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(30),
      Q => Read_Latency_Cnt_Out_D1(30),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(31),
      Q => Read_Latency_Cnt_Out_D1(31),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Ovf,
      Q => Read_Latency_Cnt_Out_D1(32),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(3),
      Q => Read_Latency_Cnt_Out_D1(3),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(4),
      Q => Read_Latency_Cnt_Out_D1(4),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(5),
      Q => Read_Latency_Cnt_Out_D1(5),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(6),
      Q => Read_Latency_Cnt_Out_D1(6),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(7),
      Q => Read_Latency_Cnt_Out_D1(7),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(8),
      Q => Read_Latency_Cnt_Out_D1(8),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(9),
      Q => Read_Latency_Cnt_Out_D1(9),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(0),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(10),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(11),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(12),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(13),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(14),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(15),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(16),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(17),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(18),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(19),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(1),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(20),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(21),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(22),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(23),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(24),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(25),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(26),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(27),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(28),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(29),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(2),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(30),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(31),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(32),
      Q => Read_Latency_Cnt_Out_D2(32),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(3),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(4),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(5),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(6),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(7),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(8),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(9),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Read_Latency_En_Int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A8000000A800"
    )
        port map (
      I0 => rst_int_n,
      I1 => Rd_Latency_Fifo_Rd_En_D1,
      I2 => Read_Latency_One_D1,
      I3 => Metrics_Cnt_En,
      I4 => Use_Ext_Trigger,
      I5 => \^ext_trig_metric_en\,
      O => Read_Latency_En_Int2_out
    );
Read_Latency_En_Int_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_En_Int2_out,
      Q => \^read_latency_en\(0),
      R => '0'
    );
\Read_Latency_Int[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => Read_Latency_Int1_in(0),
      I1 => Rd_Latency_Fifo_Rd_En_D1,
      I2 => Read_Latency_One_D1,
      I3 => \^s0_read_latency\(0),
      O => \Read_Latency_Int[0]_i_1__0_n_0\
    );
\Read_Latency_Int[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      O => \Read_Latency_Int[11]_i_2__0_n_0\
    );
\Read_Latency_Int[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      O => \Read_Latency_Int[11]_i_3__0_n_0\
    );
\Read_Latency_Int[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      O => \Read_Latency_Int[11]_i_4__0_n_0\
    );
\Read_Latency_Int[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      O => \Read_Latency_Int[11]_i_5__0_n_0\
    );
\Read_Latency_Int[11]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[11]_i_6__0_n_0\
    );
\Read_Latency_Int[11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[11]_i_7__0_n_0\
    );
\Read_Latency_Int[11]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[11]_i_8__0_n_0\
    );
\Read_Latency_Int[11]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[11]_i_9__0_n_0\
    );
\Read_Latency_Int[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      O => \Read_Latency_Int[15]_i_2__0_n_0\
    );
\Read_Latency_Int[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      O => \Read_Latency_Int[15]_i_3__0_n_0\
    );
\Read_Latency_Int[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      O => \Read_Latency_Int[15]_i_4__0_n_0\
    );
\Read_Latency_Int[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      O => \Read_Latency_Int[15]_i_5__0_n_0\
    );
\Read_Latency_Int[15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[15]_i_6__0_n_0\
    );
\Read_Latency_Int[15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[15]_i_7__0_n_0\
    );
\Read_Latency_Int[15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[15]_i_8__0_n_0\
    );
\Read_Latency_Int[15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[15]_i_9__0_n_0\
    );
\Read_Latency_Int[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      O => \Read_Latency_Int[19]_i_2__0_n_0\
    );
\Read_Latency_Int[19]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      O => \Read_Latency_Int[19]_i_3__0_n_0\
    );
\Read_Latency_Int[19]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      O => \Read_Latency_Int[19]_i_4__0_n_0\
    );
\Read_Latency_Int[19]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      O => \Read_Latency_Int[19]_i_5__0_n_0\
    );
\Read_Latency_Int[19]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[19]_i_6__0_n_0\
    );
\Read_Latency_Int[19]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[19]_i_7__0_n_0\
    );
\Read_Latency_Int[19]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[19]_i_8__0_n_0\
    );
\Read_Latency_Int[19]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[19]_i_9__0_n_0\
    );
\Read_Latency_Int[23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      O => \Read_Latency_Int[23]_i_2__0_n_0\
    );
\Read_Latency_Int[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      O => \Read_Latency_Int[23]_i_3__0_n_0\
    );
\Read_Latency_Int[23]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      O => \Read_Latency_Int[23]_i_4__0_n_0\
    );
\Read_Latency_Int[23]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      O => \Read_Latency_Int[23]_i_5__0_n_0\
    );
\Read_Latency_Int[23]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[23]_i_6__0_n_0\
    );
\Read_Latency_Int[23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[23]_i_7__0_n_0\
    );
\Read_Latency_Int[23]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[23]_i_8__0_n_0\
    );
\Read_Latency_Int[23]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[23]_i_9__0_n_0\
    );
\Read_Latency_Int[27]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      O => \Read_Latency_Int[27]_i_2__0_n_0\
    );
\Read_Latency_Int[27]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      O => \Read_Latency_Int[27]_i_3__0_n_0\
    );
\Read_Latency_Int[27]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      O => \Read_Latency_Int[27]_i_4__0_n_0\
    );
\Read_Latency_Int[27]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      O => \Read_Latency_Int[27]_i_5__0_n_0\
    );
\Read_Latency_Int[27]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[27]_i_6__0_n_0\
    );
\Read_Latency_Int[27]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[27]_i_7__0_n_0\
    );
\Read_Latency_Int[27]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[27]_i_8__0_n_0\
    );
\Read_Latency_Int[27]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[27]_i_9__0_n_0\
    );
\Read_Latency_Int[31]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_12__0_n_0\
    );
\Read_Latency_Int[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_13__0_n_0\
    );
\Read_Latency_Int[31]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[31]_i_14__0_n_0\
    );
\Read_Latency_Int[31]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[31]_i_15__0_n_0\
    );
\Read_Latency_Int[31]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_16__0_n_0\
    );
\Read_Latency_Int[31]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_17__0_n_0\
    );
\Read_Latency_Int[31]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      O => \Read_Latency_Int[31]_i_18__0_n_0\
    );
\Read_Latency_Int[31]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      O => \Read_Latency_Int[31]_i_19__0_n_0\
    );
\Read_Latency_Int[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Read_Latency_One_D1,
      I1 => rst_int_n,
      O => Read_Latency_Int(14)
    );
\Read_Latency_Int[31]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[31]_i_21__0_n_0\
    );
\Read_Latency_Int[31]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[31]_i_22__0_n_0\
    );
\Read_Latency_Int[31]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[31]_i_23__0_n_0\
    );
\Read_Latency_Int[31]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[31]_i_24__0_n_0\
    );
\Read_Latency_Int[31]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      O => \Read_Latency_Int[31]_i_25__0_n_0\
    );
\Read_Latency_Int[31]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      O => \Read_Latency_Int[31]_i_26__0_n_0\
    );
\Read_Latency_Int[31]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      O => \Read_Latency_Int[31]_i_27__0_n_0\
    );
\Read_Latency_Int[31]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      O => \Read_Latency_Int[31]_i_28__0_n_0\
    );
\Read_Latency_Int[31]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[31]_i_30__0_n_0\
    );
\Read_Latency_Int[31]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[31]_i_31__0_n_0\
    );
\Read_Latency_Int[31]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[31]_i_32__0_n_0\
    );
\Read_Latency_Int[31]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[31]_i_33__0_n_0\
    );
\Read_Latency_Int[31]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      O => \Read_Latency_Int[31]_i_34__0_n_0\
    );
\Read_Latency_Int[31]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      O => \Read_Latency_Int[31]_i_35__0_n_0\
    );
\Read_Latency_Int[31]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      O => \Read_Latency_Int[31]_i_36__0_n_0\
    );
\Read_Latency_Int[31]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      O => \Read_Latency_Int[31]_i_37__0_n_0\
    );
\Read_Latency_Int[31]_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[31]_i_38__0_n_0\
    );
\Read_Latency_Int[31]_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[31]_i_39__0_n_0\
    );
\Read_Latency_Int[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      O => \Read_Latency_Int[31]_i_3__0_n_0\
    );
\Read_Latency_Int[31]_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[31]_i_40__0_n_0\
    );
\Read_Latency_Int[31]_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[31]_i_41__0_n_0\
    );
\Read_Latency_Int[31]_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      O => \Read_Latency_Int[31]_i_42__0_n_0\
    );
\Read_Latency_Int[31]_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      O => \Read_Latency_Int[31]_i_43__0_n_0\
    );
\Read_Latency_Int[31]_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      O => \Read_Latency_Int[31]_i_44__0_n_0\
    );
\Read_Latency_Int[31]_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      O => \Read_Latency_Int[31]_i_45__0_n_0\
    );
\Read_Latency_Int[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_4__0_n_0\
    );
\Read_Latency_Int[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      O => \Read_Latency_Int[31]_i_5__0_n_0\
    );
\Read_Latency_Int[31]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[31]_i_6__0_n_0\
    );
\Read_Latency_Int[31]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[31]_i_7__0_n_0\
    );
\Read_Latency_Int[31]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[31]_i_8__0_n_0\
    );
\Read_Latency_Int[31]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[31]_i_9__0_n_0\
    );
\Read_Latency_Int[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      O => \Read_Latency_Int[3]_i_2__0_n_0\
    );
\Read_Latency_Int[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      O => \Read_Latency_Int[3]_i_3__0_n_0\
    );
\Read_Latency_Int[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      O => \Read_Latency_Int[3]_i_4__0_n_0\
    );
\Read_Latency_Int[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      O => \Read_Latency_Int[3]_i_5__0_n_0\
    );
\Read_Latency_Int[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[3]_i_6__0_n_0\
    );
\Read_Latency_Int[3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[3]_i_7__0_n_0\
    );
\Read_Latency_Int[3]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[3]_i_8__0_n_0\
    );
\Read_Latency_Int[3]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[3]_i_9__0_n_0\
    );
\Read_Latency_Int[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      O => \Read_Latency_Int[7]_i_2__0_n_0\
    );
\Read_Latency_Int[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      O => \Read_Latency_Int[7]_i_3__0_n_0\
    );
\Read_Latency_Int[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      O => \Read_Latency_Int[7]_i_4__0_n_0\
    );
\Read_Latency_Int[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      O => \Read_Latency_Int[7]_i_5__0_n_0\
    );
\Read_Latency_Int[7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[7]_i_6__0_n_0\
    );
\Read_Latency_Int[7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[7]_i_7__0_n_0\
    );
\Read_Latency_Int[7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[7]_i_8__0_n_0\
    );
\Read_Latency_Int[7]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[7]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Read_Latency_Int[0]_i_1__0_n_0\,
      Q => \^s0_read_latency\(0),
      R => Wr_cnt_ld
    );
\Read_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(10),
      Q => \^s0_read_latency\(10),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(11),
      Q => \^s0_read_latency\(11),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[7]_i_1__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[11]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[11]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[11]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[11]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[11]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[11]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[11]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(11 downto 8),
      S(3) => \Read_Latency_Int[11]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[11]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[11]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[11]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(12),
      Q => \^s0_read_latency\(12),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(13),
      Q => \^s0_read_latency\(13),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(14),
      Q => \^s0_read_latency\(14),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(15),
      Q => \^s0_read_latency\(15),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[11]_i_1__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[15]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[15]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[15]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[15]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[15]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[15]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[15]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(15 downto 12),
      S(3) => \Read_Latency_Int[15]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[15]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[15]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[15]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(16),
      Q => \^s0_read_latency\(16),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(17),
      Q => \^s0_read_latency\(17),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(18),
      Q => \^s0_read_latency\(18),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(19),
      Q => \^s0_read_latency\(19),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[15]_i_1__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[19]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[19]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[19]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[19]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[19]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[19]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[19]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(19 downto 16),
      S(3) => \Read_Latency_Int[19]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[19]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[19]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[19]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(1),
      Q => \^s0_read_latency\(1),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(20),
      Q => \^s0_read_latency\(20),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(21),
      Q => \^s0_read_latency\(21),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(22),
      Q => \^s0_read_latency\(22),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(23),
      Q => \^s0_read_latency\(23),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[19]_i_1__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[23]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[23]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[23]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[23]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[23]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[23]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[23]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(23 downto 20),
      S(3) => \Read_Latency_Int[23]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[23]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[23]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[23]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(24),
      Q => \^s0_read_latency\(24),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(25),
      Q => \^s0_read_latency\(25),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(26),
      Q => \^s0_read_latency\(26),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(27),
      Q => \^s0_read_latency\(27),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[23]_i_1__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[27]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[27]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[27]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[27]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[27]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[27]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[27]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(27 downto 24),
      S(3) => \Read_Latency_Int[27]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[27]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[27]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[27]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(28),
      Q => \^s0_read_latency\(28),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(29),
      Q => \^s0_read_latency\(29),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(2),
      Q => \^s0_read_latency\(2),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(30),
      Q => \^s0_read_latency\(30),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(31),
      Q => \^s0_read_latency\(31),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[31]_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_11__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_10__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_10__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_10__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_12__0_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_13__0_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_14__0_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_15__0_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_10__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_16__0_n_0\,
      S(2) => \Read_Latency_Int[31]_i_17__0_n_0\,
      S(1) => \Read_Latency_Int[31]_i_18__0_n_0\,
      S(0) => \Read_Latency_Int[31]_i_19__0_n_0\
    );
\Read_Latency_Int_reg[31]_i_11__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_20__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_11__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_11__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_11__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_11__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_21__0_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_22__0_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_23__0_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_24__0_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_11__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_25__0_n_0\,
      S(2) => \Read_Latency_Int[31]_i_26__0_n_0\,
      S(1) => \Read_Latency_Int[31]_i_27__0_n_0\,
      S(0) => \Read_Latency_Int[31]_i_28__0_n_0\
    );
\Read_Latency_Int_reg[31]_i_20__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_29__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_20__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_20__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_20__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_20__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_30__0_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_31__0_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_32__0_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_33__0_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_20__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_34__0_n_0\,
      S(2) => \Read_Latency_Int[31]_i_35__0_n_0\,
      S(1) => \Read_Latency_Int[31]_i_36__0_n_0\,
      S(0) => \Read_Latency_Int[31]_i_37__0_n_0\
    );
\Read_Latency_Int_reg[31]_i_29__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Read_Latency_Int_reg[31]_i_29__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_29__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_29__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_29__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_38__0_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_39__0_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_40__0_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_41__0_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_29__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_42__0_n_0\,
      S(2) => \Read_Latency_Int[31]_i_43__0_n_0\,
      S(1) => \Read_Latency_Int[31]_i_44__0_n_0\,
      S(0) => \Read_Latency_Int[31]_i_45__0_n_0\
    );
\Read_Latency_Int_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[27]_i_1__0_n_0\,
      CO(3) => \NLW_Read_Latency_Int_reg[31]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \Read_Latency_Int_reg[31]_i_2__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_2__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Read_Latency_Int[31]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(31 downto 28),
      S(3) => \Read_Latency_Int[31]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[31]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[31]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[31]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(3),
      Q => \^s0_read_latency\(3),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Read_Latency_Int_reg[3]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[3]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[3]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[3]_i_1__0_n_3\,
      CYINIT => '1',
      DI(3) => \Read_Latency_Int[3]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[3]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[3]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[3]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(3 downto 0),
      S(3) => \Read_Latency_Int[3]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[3]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[3]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[3]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(4),
      Q => \^s0_read_latency\(4),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(5),
      Q => \^s0_read_latency\(5),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(6),
      Q => \^s0_read_latency\(6),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(7),
      Q => \^s0_read_latency\(7),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[3]_i_1__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[7]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[7]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[7]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[7]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[7]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[7]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[7]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(7 downto 4),
      S(3) => \Read_Latency_Int[7]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[7]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[7]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[7]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(8),
      Q => \^s0_read_latency\(8),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(9),
      Q => \^s0_read_latency\(9),
      R => Read_Latency_Int(14)
    );
Read_Latency_One_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_One_D10,
      Q => Read_Latency_One_D1,
      R => Wr_cnt_ld
    );
\Read_Latency_One_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \^e\(0),
      I1 => First_Read,
      I2 => Rd_Lat_Start,
      I3 => Last_Read_buf,
      I4 => Rd_Lat_End,
      I5 => First_Read_reg,
      O => rd_latency_end
    );
Read_Latency_One_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_One,
      Q => Read_Latency_One_reg_n_0,
      R => Wr_cnt_ld
    );
\Read_going_on_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888C88888888888"
    )
        port map (
      I0 => Read_going_on,
      I1 => rst_int_n,
      I2 => slot_0_axi_rready,
      I3 => slot_0_axi_rvalid,
      I4 => slot_0_axi_rlast,
      I5 => Read_Beat_Cnt_En1,
      O => \Read_going_on_i_1__0_n_0\
    );
Read_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Read_going_on_i_1__0_n_0\,
      Q => Read_going_on,
      R => '0'
    );
\S_Null_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => '1',
      Q => \^s0_s_null_byte_cnt\(0),
      R => Wr_cnt_ld
    );
\Slv_Wr_Idle_Cnt_i[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => slot_0_axi_wready,
      I1 => slot_0_axi_wvalid,
      I2 => slot_0_axi_wlast,
      I3 => rst_int_n,
      O => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slot_0_axi_wvalid,
      I1 => slot_0_axi_wready,
      O => Wr_Idle
    );
\Slv_Wr_Idle_Cnt_i[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(0),
      O => \Slv_Wr_Idle_Cnt_i[0]_i_4__0_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(0),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => Slv_Wr_Idle_Cnt_i_reg(3 downto 1),
      S(0) => \Slv_Wr_Idle_Cnt_i[0]_i_4__0_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(10),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(11),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(12),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(15 downto 12)
    );
\Slv_Wr_Idle_Cnt_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(13),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(14),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(15),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(16),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(19 downto 16)
    );
\Slv_Wr_Idle_Cnt_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(17),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(18),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(19),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(1),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(20),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(23 downto 20)
    );
\Slv_Wr_Idle_Cnt_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(21),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(22),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(23),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(24),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(27 downto 24)
    );
\Slv_Wr_Idle_Cnt_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(25),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(26),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(27),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(28),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(31 downto 28)
    );
\Slv_Wr_Idle_Cnt_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(29),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(2),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(30),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(31),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(3),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(4),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(7 downto 4)
    );
\Slv_Wr_Idle_Cnt_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(5),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(6),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(7),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(8),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(11 downto 8)
    );
\Slv_Wr_Idle_Cnt_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(9),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Fifo_Wr_data[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rst_int_n,
      I1 => slot_0_axi_wready,
      I2 => slot_0_axi_wvalid,
      I3 => slot_0_axi_wlast,
      O => Slv_Wr_Idle_Fifo_Wr_data
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(0),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(0),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(10),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(10),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(11),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(11),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(12),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(12),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(13),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(13),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(14),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(14),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(15),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(15),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(16),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(16),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(17),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(17),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(18),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(18),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(19),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(19),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(1),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(1),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(20),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(20),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(21),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(21),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(22),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(22),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(23),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(23),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(24),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(24),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(25),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(25),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(26),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(26),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(27),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(27),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(28),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(28),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(29),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(29),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(2),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(2),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(30),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(30),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(31),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(31),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(3),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(3),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(4),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(4),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(5),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(5),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(6),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(6),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(7),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(7),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(8),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(8),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(9),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(9),
      R => '0'
    );
\Wr_Add_Issue_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"50"
    )
        port map (
      I0 => No_Wr_Ready,
      I1 => slot_0_axi_awready,
      I2 => slot_0_axi_awvalid,
      O => \Wr_Add_Issue_i_1__0_n_0\
    );
Wr_Add_Issue_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Add_Issue_i_1__0_n_0\,
      Q => Wr_Add_Issue_reg_0,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(0),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(10),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(11),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(12),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(13),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(14),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(15),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(16),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(17),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(18),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(19),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(1),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(20),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(21),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(22),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(23),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(24),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(25),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(26),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(27),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(28),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(29),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(2),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(30),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(31),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(3),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(4),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(5),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(6),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(7),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(8),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(9),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Write_Beat_Cnt_i[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Last_fifo_Wr_en,
      I1 => rst_int_n,
      O => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(0),
      O => \Write_Beat_Cnt_i[0]_i_3__0_n_0\
    );
\Write_Beat_Cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_7\,
      Q => Write_Beat_Cnt_i_reg(0),
      S => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => Write_Beat_Cnt_i_reg(3 downto 1),
      S(0) => \Write_Beat_Cnt_i[0]_i_3__0_n_0\
    );
\Write_Beat_Cnt_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_5\,
      Q => Write_Beat_Cnt_i_reg(10),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_4\,
      Q => Write_Beat_Cnt_i_reg(11),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_7\,
      Q => Write_Beat_Cnt_i_reg(12),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(15 downto 12)
    );
\Write_Beat_Cnt_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_6\,
      Q => Write_Beat_Cnt_i_reg(13),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_5\,
      Q => Write_Beat_Cnt_i_reg(14),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_4\,
      Q => Write_Beat_Cnt_i_reg(15),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_7\,
      Q => Write_Beat_Cnt_i_reg(16),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[12]_i_1__0_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(19 downto 16)
    );
\Write_Beat_Cnt_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_6\,
      Q => Write_Beat_Cnt_i_reg(17),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_5\,
      Q => Write_Beat_Cnt_i_reg(18),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_4\,
      Q => Write_Beat_Cnt_i_reg(19),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_6\,
      Q => Write_Beat_Cnt_i_reg(1),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_7\,
      Q => Write_Beat_Cnt_i_reg(20),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[16]_i_1__0_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(23 downto 20)
    );
\Write_Beat_Cnt_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_6\,
      Q => Write_Beat_Cnt_i_reg(21),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_5\,
      Q => Write_Beat_Cnt_i_reg(22),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_4\,
      Q => Write_Beat_Cnt_i_reg(23),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_7\,
      Q => Write_Beat_Cnt_i_reg(24),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[20]_i_1__0_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(27 downto 24)
    );
\Write_Beat_Cnt_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_6\,
      Q => Write_Beat_Cnt_i_reg(25),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_5\,
      Q => Write_Beat_Cnt_i_reg(26),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_4\,
      Q => Write_Beat_Cnt_i_reg(27),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[28]_i_1__0_n_7\,
      Q => Write_Beat_Cnt_i_reg(28),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_Write_Beat_Cnt_i_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \Write_Beat_Cnt_i_reg[28]_i_1__0_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[28]_i_1__0_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[28]_i_1__0_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[28]_i_1__0_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[28]_i_1__0_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(31 downto 28)
    );
\Write_Beat_Cnt_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[28]_i_1__0_n_6\,
      Q => Write_Beat_Cnt_i_reg(29),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_5\,
      Q => Write_Beat_Cnt_i_reg(2),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[28]_i_1__0_n_5\,
      Q => Write_Beat_Cnt_i_reg(30),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[28]_i_1__0_n_4\,
      Q => Write_Beat_Cnt_i_reg(31),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_4\,
      Q => Write_Beat_Cnt_i_reg(3),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_7\,
      Q => Write_Beat_Cnt_i_reg(4),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[0]_i_2__0_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(7 downto 4)
    );
\Write_Beat_Cnt_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_6\,
      Q => Write_Beat_Cnt_i_reg(5),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_5\,
      Q => Write_Beat_Cnt_i_reg(6),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_4\,
      Q => Write_Beat_Cnt_i_reg(7),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_7\,
      Q => Write_Beat_Cnt_i_reg(8),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[4]_i_1__0_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(11 downto 8)
    );
\Write_Beat_Cnt_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[8]_i_1__0_n_6\,
      Q => Write_Beat_Cnt_i_reg(9),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_d1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => slot_0_axi_wready,
      I1 => slot_0_axi_wvalid,
      O => p_39_in
    );
Write_Beat_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_39_in,
      Q => Write_Beat_d1,
      R => Wr_cnt_ld
    );
\Write_Byte_Cnt_i[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_byte_cnt_d1_reg_n_0_[2]\,
      I1 => Write_Byte_Cnt_i_reg(2),
      O => \Write_Byte_Cnt_i[0]_i_2__0_n_0\
    );
\Write_Byte_Cnt_i[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_byte_cnt_d1_reg_n_0_[1]\,
      I1 => Write_Byte_Cnt_i_reg(1),
      O => \Write_Byte_Cnt_i[0]_i_3__0_n_0\
    );
\Write_Byte_Cnt_i[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_byte_cnt_d1_reg_n_0_[0]\,
      I1 => Write_Byte_Cnt_i_reg(0),
      O => \Write_Byte_Cnt_i[0]_i_4__0_n_0\
    );
\Write_Byte_Cnt_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_7\,
      Q => Write_Byte_Cnt_i_reg(0),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \wr_byte_cnt_d1_reg_n_0_[2]\,
      DI(1) => \wr_byte_cnt_d1_reg_n_0_[1]\,
      DI(0) => \wr_byte_cnt_d1_reg_n_0_[0]\,
      O(3) => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_7\,
      S(3) => Write_Byte_Cnt_i_reg(3),
      S(2) => \Write_Byte_Cnt_i[0]_i_2__0_n_0\,
      S(1) => \Write_Byte_Cnt_i[0]_i_3__0_n_0\,
      S(0) => \Write_Byte_Cnt_i[0]_i_4__0_n_0\
    );
\Write_Byte_Cnt_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_5\,
      Q => Write_Byte_Cnt_i_reg(10),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_4\,
      Q => Write_Byte_Cnt_i_reg(11),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_7\,
      Q => Write_Byte_Cnt_i_reg(12),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(15 downto 12)
    );
\Write_Byte_Cnt_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_6\,
      Q => Write_Byte_Cnt_i_reg(13),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_5\,
      Q => Write_Byte_Cnt_i_reg(14),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_4\,
      Q => Write_Byte_Cnt_i_reg(15),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_7\,
      Q => Write_Byte_Cnt_i_reg(16),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[12]_i_1__0_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(19 downto 16)
    );
\Write_Byte_Cnt_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_6\,
      Q => Write_Byte_Cnt_i_reg(17),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_5\,
      Q => Write_Byte_Cnt_i_reg(18),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_4\,
      Q => Write_Byte_Cnt_i_reg(19),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_6\,
      Q => Write_Byte_Cnt_i_reg(1),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_7\,
      Q => Write_Byte_Cnt_i_reg(20),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[16]_i_1__0_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(23 downto 20)
    );
\Write_Byte_Cnt_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_6\,
      Q => Write_Byte_Cnt_i_reg(21),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_5\,
      Q => Write_Byte_Cnt_i_reg(22),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_4\,
      Q => Write_Byte_Cnt_i_reg(23),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_7\,
      Q => Write_Byte_Cnt_i_reg(24),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[20]_i_1__0_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(27 downto 24)
    );
\Write_Byte_Cnt_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_6\,
      Q => Write_Byte_Cnt_i_reg(25),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_5\,
      Q => Write_Byte_Cnt_i_reg(26),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_4\,
      Q => Write_Byte_Cnt_i_reg(27),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[28]_i_1__0_n_7\,
      Q => Write_Byte_Cnt_i_reg(28),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_Write_Byte_Cnt_i_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \Write_Byte_Cnt_i_reg[28]_i_1__0_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[28]_i_1__0_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[28]_i_1__0_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[28]_i_1__0_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[28]_i_1__0_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(31 downto 28)
    );
\Write_Byte_Cnt_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[28]_i_1__0_n_6\,
      Q => Write_Byte_Cnt_i_reg(29),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_5\,
      Q => Write_Byte_Cnt_i_reg(2),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[28]_i_1__0_n_5\,
      Q => Write_Byte_Cnt_i_reg(30),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[28]_i_1__0_n_4\,
      Q => Write_Byte_Cnt_i_reg(31),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_4\,
      Q => Write_Byte_Cnt_i_reg(3),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_7\,
      Q => Write_Byte_Cnt_i_reg(4),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[0]_i_1__0_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(7 downto 4)
    );
\Write_Byte_Cnt_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_6\,
      Q => Write_Byte_Cnt_i_reg(5),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_5\,
      Q => Write_Byte_Cnt_i_reg(6),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_4\,
      Q => Write_Byte_Cnt_i_reg(7),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_7\,
      Q => Write_Byte_Cnt_i_reg(8),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[4]_i_1__0_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(11 downto 8)
    );
\Write_Byte_Cnt_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[8]_i_1__0_n_6\,
      Q => Write_Byte_Cnt_i_reg(9),
      R => Write_Byte_Cnt_i
    );
\Write_Latency_En_Int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800000008000"
    )
        port map (
      I0 => rst_int_n,
      I1 => wid_match_reg_d2,
      I2 => F34_Rd_Vld_reg_d2,
      I3 => Metrics_Cnt_En,
      I4 => Use_Ext_Trigger,
      I5 => \^ext_trig_metric_en\,
      O => Write_Latency_En_Int
    );
Write_Latency_En_Int_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Latency_En_Int,
      Q => Write_Latency_En_Int_reg_0(0),
      R => '0'
    );
\Write_Latency_Int[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wid_match_reg_d2,
      I1 => F34_Rd_Vld_reg_d2,
      O => Write_Latency_Int0
    );
\Write_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \Write_Latency_Int_reg[31]_0\(0),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \Write_Latency_Int_reg[31]_0\(10),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \Write_Latency_Int_reg[31]_0\(11),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \Write_Latency_Int_reg[31]_0\(12),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \Write_Latency_Int_reg[31]_0\(13),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \Write_Latency_Int_reg[31]_0\(14),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \Write_Latency_Int_reg[31]_0\(15),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \Write_Latency_Int_reg[31]_0\(16),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \Write_Latency_Int_reg[31]_0\(17),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \Write_Latency_Int_reg[31]_0\(18),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \Write_Latency_Int_reg[31]_0\(19),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \Write_Latency_Int_reg[31]_0\(1),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \Write_Latency_Int_reg[31]_0\(20),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \Write_Latency_Int_reg[31]_0\(21),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \Write_Latency_Int_reg[31]_0\(22),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \Write_Latency_Int_reg[31]_0\(23),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \Write_Latency_Int_reg[31]_0\(24),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \Write_Latency_Int_reg[31]_0\(25),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \Write_Latency_Int_reg[31]_0\(26),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \Write_Latency_Int_reg[31]_0\(27),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \Write_Latency_Int_reg[31]_0\(28),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \Write_Latency_Int_reg[31]_0\(29),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \Write_Latency_Int_reg[31]_0\(2),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \Write_Latency_Int_reg[31]_0\(30),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \Write_Latency_Int_reg[31]_0\(31),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \Write_Latency_Int_reg[31]_0\(3),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \Write_Latency_Int_reg[31]_0\(4),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \Write_Latency_Int_reg[31]_0\(5),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \Write_Latency_Int_reg[31]_0\(6),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \Write_Latency_Int_reg[31]_0\(7),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \Write_Latency_Int_reg[31]_0\(8),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \Write_Latency_Int_reg[31]_0\(9),
      R => Wr_cnt_ld
    );
\Write_going_on_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C888888"
    )
        port map (
      I0 => Write_going_on,
      I1 => rst_int_n,
      I2 => slot_0_axi_wlast,
      I3 => slot_0_axi_wvalid,
      I4 => slot_0_axi_wready,
      O => \Write_going_on_i_1__0_n_0\
    );
Write_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Write_going_on_i_1__0_n_0\,
      Q => Write_going_on,
      R => '0'
    );
\Write_iss_going_on_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C88CC88"
    )
        port map (
      I0 => Write_iss_going_on_reg_n_0,
      I1 => rst_int_n,
      I2 => slot_0_axi_wlast,
      I3 => slot_0_axi_wvalid,
      I4 => slot_0_axi_wready,
      O => \Write_iss_going_on_i_1__0_n_0\
    );
Write_iss_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Write_iss_going_on_i_1__0_n_0\,
      Q => Write_iss_going_on_reg_n_0,
      R => '0'
    );
awid_match_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => id_matched_return07_out,
      Q => awid_match_d1,
      R => Wr_cnt_ld
    );
ext_trig_cdc_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync
     port map (
      D(1 downto 0) => Ext_Triggers_Sync(1 downto 0),
      Ext_Trig_Metric_en_reg => ext_trig_cdc_sync_n_2,
      Ext_Trig_Metric_en_reg_0 => \^ext_trig_metric_en\,
      Q(1 downto 0) => Ext_Triggers_Sync_d1(1 downto 0),
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      rst_int_n => rst_int_n,
      \s_level_out_bus_d1_cdc_to_reg[1]_0\(1 downto 0) => \s_level_out_bus_d1_cdc_to_reg[1]\(1 downto 0)
    );
\num_rd_beats[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_read_beat_reg(0),
      O => \num_rd_beats[0]_i_1__0_n_0\
    );
\num_rd_beats[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => num_read_beat_reg(0),
      I1 => num_read_beat_reg(1),
      O => \num_rd_beats[1]_i_1__0_n_0\
    );
\num_rd_beats[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => num_read_beat_reg(0),
      I1 => num_read_beat_reg(1),
      I2 => num_read_beat_reg(2),
      O => \num_rd_beats[2]_i_1__0_n_0\
    );
\num_rd_beats[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => num_read_beat_reg(1),
      I1 => num_read_beat_reg(0),
      I2 => num_read_beat_reg(2),
      I3 => num_read_beat_reg(3),
      O => \num_rd_beats[3]_i_1__0_n_0\
    );
\num_rd_beats[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => num_read_beat_reg(2),
      I1 => num_read_beat_reg(0),
      I2 => num_read_beat_reg(1),
      I3 => num_read_beat_reg(3),
      I4 => num_read_beat_reg(4),
      O => \num_rd_beats[4]_i_1__0_n_0\
    );
\num_rd_beats[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => num_read_beat_reg(3),
      I1 => num_read_beat_reg(1),
      I2 => num_read_beat_reg(0),
      I3 => num_read_beat_reg(2),
      I4 => num_read_beat_reg(4),
      I5 => num_read_beat_reg(5),
      O => \num_rd_beats[5]_i_1__0_n_0\
    );
\num_rd_beats[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \num_rd_beats[8]_i_3__0_n_0\,
      I1 => num_read_beat_reg(6),
      O => \num_rd_beats[6]_i_1__0_n_0\
    );
\num_rd_beats[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \num_rd_beats[8]_i_3__0_n_0\,
      I1 => num_read_beat_reg(6),
      I2 => num_read_beat_reg(7),
      O => \num_rd_beats[7]_i_1__0_n_0\
    );
\num_rd_beats[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => slot_0_axi_rready,
      I1 => slot_0_axi_rvalid,
      I2 => slot_0_axi_rlast,
      O => num_read_beat0
    );
\num_rd_beats[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => num_read_beat_reg(6),
      I1 => \num_rd_beats[8]_i_3__0_n_0\,
      I2 => num_read_beat_reg(7),
      I3 => num_read_beat_reg(8),
      O => \num_rd_beats[8]_i_2__0_n_0\
    );
\num_rd_beats[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => num_read_beat_reg(5),
      I1 => num_read_beat_reg(3),
      I2 => num_read_beat_reg(1),
      I3 => num_read_beat_reg(0),
      I4 => num_read_beat_reg(2),
      I5 => num_read_beat_reg(4),
      O => \num_rd_beats[8]_i_3__0_n_0\
    );
\num_rd_beats_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[0]_i_1__0_n_0\,
      Q => num_rd_beats(0),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[1]_i_1__0_n_0\,
      Q => num_rd_beats(1),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[2]_i_1__0_n_0\,
      Q => num_rd_beats(2),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[3]_i_1__0_n_0\,
      Q => num_rd_beats(3),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[4]_i_1__0_n_0\,
      Q => num_rd_beats(4),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[5]_i_1__0_n_0\,
      Q => num_rd_beats(5),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[6]_i_1__0_n_0\,
      Q => num_rd_beats(6),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[7]_i_1__0_n_0\,
      Q => num_rd_beats(7),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[8]_i_2__0_n_0\,
      Q => num_rd_beats(8),
      R => Wr_cnt_ld
    );
\num_read_beat[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => slot_0_axi_rlast,
      I1 => slot_0_axi_rvalid,
      I2 => slot_0_axi_rready,
      I3 => rst_int_n,
      O => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_0_axi_rready,
      I1 => slot_0_axi_rvalid,
      I2 => slot_0_axi_rlast,
      O => num_read_beat043_out
    );
\num_read_beat_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[0]_i_1__0_n_0\,
      Q => num_read_beat_reg(0),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[1]_i_1__0_n_0\,
      Q => num_read_beat_reg(1),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[2]_i_1__0_n_0\,
      Q => num_read_beat_reg(2),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[3]_i_1__0_n_0\,
      Q => num_read_beat_reg(3),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[4]_i_1__0_n_0\,
      Q => num_read_beat_reg(4),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[5]_i_1__0_n_0\,
      Q => num_read_beat_reg(5),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[6]_i_1__0_n_0\,
      Q => num_read_beat_reg(6),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[7]_i_1__0_n_0\,
      Q => num_read_beat_reg(7),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[8]_i_2__0_n_0\,
      Q => num_read_beat_reg(8),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
rd_latency_cnt_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf
     port map (
      \Count_Out_i_reg[0]_0\(0) => \Count_Out_i_reg[0]\(0),
      Q(32) => Read_Latency_Cnt_Ovf,
      Q(31 downto 0) => Read_Latency_Cnt_Out(31 downto 0),
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk
    );
rd_latency_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_20\
     port map (
      E(0) => Rd_Latency_Fifo_Wr_En_reg_0(0),
      En_Id_Based => En_Id_Based,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Metrics_Cnt_En_Int => Metrics_Cnt_En_Int,
      Q(4 downto 0) => \wptr_reg[4]_2\(4 downto 0),
      Rd_Lat_Start => Rd_Lat_Start,
      Rd_Latency_Fifo_Rd_En => Rd_Latency_Fifo_Rd_En,
      Rd_Latency_Fifo_Rd_En2 => Rd_Latency_Fifo_Rd_En2,
      Rd_Latency_Fifo_Wr_En => Rd_Latency_Fifo_Wr_En,
      Rd_Latency_Fifo_Wr_En_reg(0) => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      Read_Latency_One => Read_Latency_One,
      Read_Latency_One_D1 => Read_Latency_One_D1,
      Read_Latency_One_D10 => Read_Latency_One_D10,
      Read_Latency_One_D1_reg => Read_Latency_One_reg_n_0,
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      \dout_reg[32]_0\(32 downto 0) => Rd_Latency_Fifo_Rd_Data(32 downto 0),
      \dout_reg[32]_1\(32 downto 0) => \dout_reg[32]_4\(32 downto 0),
      full_reg_0 => rd_latency_fifo_inst_n_11,
      id_matched_return01_out => id_matched_return01_out,
      rd_latency_end => rd_latency_end,
      rid_match_reg => \^rid_match_reg\,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_0\(4 downto 0),
      rst_int_n => rst_int_n,
      rst_int_n_reg => rd_latency_fifo_inst_n_12,
      \wptr_reg[0]_0\ => \^ext_trig_metric_en\
    );
rid_match_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => id_matched_return01_out,
      Q => \^rid_match_reg\,
      R => Wr_cnt_ld
    );
rst_int_n_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => core_aresetn,
      Q => rst_int_n,
      R => Metrics_Cnt_Reset
    );
\update_max_Wr_Lat_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I1 => \^max_write_latency_int_reg[31]_0\(26),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      I3 => \^max_write_latency_int_reg[31]_0\(27),
      O => \update_max_Wr_Lat_i_10__0_n_0\
    );
\update_max_Wr_Lat_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I1 => \^max_write_latency_int_reg[31]_0\(24),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      I3 => \^max_write_latency_int_reg[31]_0\(25),
      O => \update_max_Wr_Lat_i_11__0_n_0\
    );
\update_max_Wr_Lat_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I1 => \^max_write_latency_int_reg[31]_0\(22),
      I2 => \^max_write_latency_int_reg[31]_0\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      O => \update_max_Wr_Lat_i_13__0_n_0\
    );
\update_max_Wr_Lat_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I1 => \^max_write_latency_int_reg[31]_0\(20),
      I2 => \^max_write_latency_int_reg[31]_0\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      O => \update_max_Wr_Lat_i_14__0_n_0\
    );
\update_max_Wr_Lat_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I1 => \^max_write_latency_int_reg[31]_0\(18),
      I2 => \^max_write_latency_int_reg[31]_0\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      O => \update_max_Wr_Lat_i_15__0_n_0\
    );
\update_max_Wr_Lat_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I1 => \^max_write_latency_int_reg[31]_0\(16),
      I2 => \^max_write_latency_int_reg[31]_0\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      O => \update_max_Wr_Lat_i_16__0_n_0\
    );
\update_max_Wr_Lat_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I1 => \^max_write_latency_int_reg[31]_0\(22),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      I3 => \^max_write_latency_int_reg[31]_0\(23),
      O => \update_max_Wr_Lat_i_17__0_n_0\
    );
\update_max_Wr_Lat_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I1 => \^max_write_latency_int_reg[31]_0\(20),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      I3 => \^max_write_latency_int_reg[31]_0\(21),
      O => \update_max_Wr_Lat_i_18__0_n_0\
    );
\update_max_Wr_Lat_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I1 => \^max_write_latency_int_reg[31]_0\(18),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      I3 => \^max_write_latency_int_reg[31]_0\(19),
      O => \update_max_Wr_Lat_i_19__0_n_0\
    );
\update_max_Wr_Lat_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I1 => \^max_write_latency_int_reg[31]_0\(16),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      I3 => \^max_write_latency_int_reg[31]_0\(17),
      O => \update_max_Wr_Lat_i_20__0_n_0\
    );
\update_max_Wr_Lat_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I1 => \^max_write_latency_int_reg[31]_0\(14),
      I2 => \^max_write_latency_int_reg[31]_0\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      O => \update_max_Wr_Lat_i_22__0_n_0\
    );
\update_max_Wr_Lat_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I1 => \^max_write_latency_int_reg[31]_0\(12),
      I2 => \^max_write_latency_int_reg[31]_0\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      O => \update_max_Wr_Lat_i_23__0_n_0\
    );
\update_max_Wr_Lat_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I1 => \^max_write_latency_int_reg[31]_0\(10),
      I2 => \^max_write_latency_int_reg[31]_0\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      O => \update_max_Wr_Lat_i_24__0_n_0\
    );
\update_max_Wr_Lat_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I1 => \^max_write_latency_int_reg[31]_0\(8),
      I2 => \^max_write_latency_int_reg[31]_0\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      O => \update_max_Wr_Lat_i_25__0_n_0\
    );
\update_max_Wr_Lat_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I1 => \^max_write_latency_int_reg[31]_0\(14),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      I3 => \^max_write_latency_int_reg[31]_0\(15),
      O => \update_max_Wr_Lat_i_26__0_n_0\
    );
\update_max_Wr_Lat_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I1 => \^max_write_latency_int_reg[31]_0\(12),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      I3 => \^max_write_latency_int_reg[31]_0\(13),
      O => \update_max_Wr_Lat_i_27__0_n_0\
    );
\update_max_Wr_Lat_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I1 => \^max_write_latency_int_reg[31]_0\(10),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      I3 => \^max_write_latency_int_reg[31]_0\(11),
      O => \update_max_Wr_Lat_i_28__0_n_0\
    );
\update_max_Wr_Lat_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I1 => \^max_write_latency_int_reg[31]_0\(8),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      I3 => \^max_write_latency_int_reg[31]_0\(9),
      O => \update_max_Wr_Lat_i_29__0_n_0\
    );
\update_max_Wr_Lat_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I1 => \^max_write_latency_int_reg[31]_0\(6),
      I2 => \^max_write_latency_int_reg[31]_0\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      O => \update_max_Wr_Lat_i_30__0_n_0\
    );
\update_max_Wr_Lat_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I1 => \^max_write_latency_int_reg[31]_0\(4),
      I2 => \^max_write_latency_int_reg[31]_0\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      O => \update_max_Wr_Lat_i_31__0_n_0\
    );
\update_max_Wr_Lat_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I1 => \^max_write_latency_int_reg[31]_0\(2),
      I2 => \^max_write_latency_int_reg[31]_0\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      O => \update_max_Wr_Lat_i_32__0_n_0\
    );
\update_max_Wr_Lat_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I1 => \^max_write_latency_int_reg[31]_0\(0),
      I2 => \^max_write_latency_int_reg[31]_0\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      O => \update_max_Wr_Lat_i_33__0_n_0\
    );
\update_max_Wr_Lat_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I1 => \^max_write_latency_int_reg[31]_0\(6),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      I3 => \^max_write_latency_int_reg[31]_0\(7),
      O => \update_max_Wr_Lat_i_34__0_n_0\
    );
\update_max_Wr_Lat_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I1 => \^max_write_latency_int_reg[31]_0\(4),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      I3 => \^max_write_latency_int_reg[31]_0\(5),
      O => \update_max_Wr_Lat_i_35__0_n_0\
    );
\update_max_Wr_Lat_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I1 => \^max_write_latency_int_reg[31]_0\(2),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      I3 => \^max_write_latency_int_reg[31]_0\(3),
      O => \update_max_Wr_Lat_i_36__0_n_0\
    );
\update_max_Wr_Lat_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I1 => \^max_write_latency_int_reg[31]_0\(0),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      I3 => \^max_write_latency_int_reg[31]_0\(1),
      O => \update_max_Wr_Lat_i_37__0_n_0\
    );
\update_max_Wr_Lat_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I1 => \^max_write_latency_int_reg[31]_0\(30),
      I2 => \^max_write_latency_int_reg[31]_0\(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      O => \update_max_Wr_Lat_i_4__0_n_0\
    );
\update_max_Wr_Lat_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I1 => \^max_write_latency_int_reg[31]_0\(28),
      I2 => \^max_write_latency_int_reg[31]_0\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      O => \update_max_Wr_Lat_i_5__0_n_0\
    );
\update_max_Wr_Lat_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I1 => \^max_write_latency_int_reg[31]_0\(26),
      I2 => \^max_write_latency_int_reg[31]_0\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      O => \update_max_Wr_Lat_i_6__0_n_0\
    );
\update_max_Wr_Lat_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I1 => \^max_write_latency_int_reg[31]_0\(24),
      I2 => \^max_write_latency_int_reg[31]_0\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      O => \update_max_Wr_Lat_i_7__0_n_0\
    );
\update_max_Wr_Lat_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I1 => \^max_write_latency_int_reg[31]_0\(30),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      I3 => \^max_write_latency_int_reg[31]_0\(31),
      O => \update_max_Wr_Lat_i_8__0_n_0\
    );
\update_max_Wr_Lat_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I1 => \^max_write_latency_int_reg[31]_0\(28),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      I3 => \^max_write_latency_int_reg[31]_0\(29),
      O => \update_max_Wr_Lat_i_9__0_n_0\
    );
update_max_Wr_Lat_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => update_max_Wr_Lat_reg_0,
      Q => \^update_max_wr_lat\,
      R => Wr_cnt_ld
    );
\update_max_Wr_Lat_reg_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_max_Wr_Lat_reg_i_21__0_n_0\,
      CO(3) => \update_max_Wr_Lat_reg_i_12__0_n_0\,
      CO(2) => \update_max_Wr_Lat_reg_i_12__0_n_1\,
      CO(1) => \update_max_Wr_Lat_reg_i_12__0_n_2\,
      CO(0) => \update_max_Wr_Lat_reg_i_12__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_max_Wr_Lat_i_22__0_n_0\,
      DI(2) => \update_max_Wr_Lat_i_23__0_n_0\,
      DI(1) => \update_max_Wr_Lat_i_24__0_n_0\,
      DI(0) => \update_max_Wr_Lat_i_25__0_n_0\,
      O(3 downto 0) => \NLW_update_max_Wr_Lat_reg_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_max_Wr_Lat_i_26__0_n_0\,
      S(2) => \update_max_Wr_Lat_i_27__0_n_0\,
      S(1) => \update_max_Wr_Lat_i_28__0_n_0\,
      S(0) => \update_max_Wr_Lat_i_29__0_n_0\
    );
\update_max_Wr_Lat_reg_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \update_max_Wr_Lat_reg_i_21__0_n_0\,
      CO(2) => \update_max_Wr_Lat_reg_i_21__0_n_1\,
      CO(1) => \update_max_Wr_Lat_reg_i_21__0_n_2\,
      CO(0) => \update_max_Wr_Lat_reg_i_21__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_max_Wr_Lat_i_30__0_n_0\,
      DI(2) => \update_max_Wr_Lat_i_31__0_n_0\,
      DI(1) => \update_max_Wr_Lat_i_32__0_n_0\,
      DI(0) => \update_max_Wr_Lat_i_33__0_n_0\,
      O(3 downto 0) => \NLW_update_max_Wr_Lat_reg_i_21__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_max_Wr_Lat_i_34__0_n_0\,
      S(2) => \update_max_Wr_Lat_i_35__0_n_0\,
      S(1) => \update_max_Wr_Lat_i_36__0_n_0\,
      S(0) => \update_max_Wr_Lat_i_37__0_n_0\
    );
\update_max_Wr_Lat_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_max_Wr_Lat_reg_i_3__0_n_0\,
      CO(3) => O291,
      CO(2) => \update_max_Wr_Lat_reg_i_2__0_n_1\,
      CO(1) => \update_max_Wr_Lat_reg_i_2__0_n_2\,
      CO(0) => \update_max_Wr_Lat_reg_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_max_Wr_Lat_i_4__0_n_0\,
      DI(2) => \update_max_Wr_Lat_i_5__0_n_0\,
      DI(1) => \update_max_Wr_Lat_i_6__0_n_0\,
      DI(0) => \update_max_Wr_Lat_i_7__0_n_0\,
      O(3 downto 0) => \NLW_update_max_Wr_Lat_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_max_Wr_Lat_i_8__0_n_0\,
      S(2) => \update_max_Wr_Lat_i_9__0_n_0\,
      S(1) => \update_max_Wr_Lat_i_10__0_n_0\,
      S(0) => \update_max_Wr_Lat_i_11__0_n_0\
    );
\update_max_Wr_Lat_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_max_Wr_Lat_reg_i_12__0_n_0\,
      CO(3) => \update_max_Wr_Lat_reg_i_3__0_n_0\,
      CO(2) => \update_max_Wr_Lat_reg_i_3__0_n_1\,
      CO(1) => \update_max_Wr_Lat_reg_i_3__0_n_2\,
      CO(0) => \update_max_Wr_Lat_reg_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_max_Wr_Lat_i_13__0_n_0\,
      DI(2) => \update_max_Wr_Lat_i_14__0_n_0\,
      DI(1) => \update_max_Wr_Lat_i_15__0_n_0\,
      DI(0) => \update_max_Wr_Lat_i_16__0_n_0\,
      O(3 downto 0) => \NLW_update_max_Wr_Lat_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_max_Wr_Lat_i_17__0_n_0\,
      S(2) => \update_max_Wr_Lat_i_18__0_n_0\,
      S(1) => \update_max_Wr_Lat_i_19__0_n_0\,
      S(0) => \update_max_Wr_Lat_i_20__0_n_0\
    );
\update_min_Wr_Lat_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(26),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I2 => \^min_write_latency_int_reg[31]_0\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      O => \update_min_Wr_Lat_i_10__0_n_0\
    );
\update_min_Wr_Lat_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(24),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I2 => \^min_write_latency_int_reg[31]_0\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      O => \update_min_Wr_Lat_i_11__0_n_0\
    );
\update_min_Wr_Lat_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(22),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      I3 => \^min_write_latency_int_reg[31]_0\(23),
      O => \update_min_Wr_Lat_i_13__0_n_0\
    );
\update_min_Wr_Lat_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(20),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      I3 => \^min_write_latency_int_reg[31]_0\(21),
      O => \update_min_Wr_Lat_i_14__0_n_0\
    );
\update_min_Wr_Lat_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(18),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      I3 => \^min_write_latency_int_reg[31]_0\(19),
      O => \update_min_Wr_Lat_i_15__0_n_0\
    );
\update_min_Wr_Lat_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(16),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      I3 => \^min_write_latency_int_reg[31]_0\(17),
      O => \update_min_Wr_Lat_i_16__0_n_0\
    );
\update_min_Wr_Lat_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(22),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I2 => \^min_write_latency_int_reg[31]_0\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      O => \update_min_Wr_Lat_i_17__0_n_0\
    );
\update_min_Wr_Lat_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(20),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I2 => \^min_write_latency_int_reg[31]_0\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      O => \update_min_Wr_Lat_i_18__0_n_0\
    );
\update_min_Wr_Lat_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(18),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I2 => \^min_write_latency_int_reg[31]_0\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      O => \update_min_Wr_Lat_i_19__0_n_0\
    );
\update_min_Wr_Lat_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(16),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I2 => \^min_write_latency_int_reg[31]_0\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      O => \update_min_Wr_Lat_i_20__0_n_0\
    );
\update_min_Wr_Lat_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      I3 => \^min_write_latency_int_reg[31]_0\(15),
      O => \update_min_Wr_Lat_i_22__0_n_0\
    );
\update_min_Wr_Lat_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      I3 => \^min_write_latency_int_reg[31]_0\(13),
      O => \update_min_Wr_Lat_i_23__0_n_0\
    );
\update_min_Wr_Lat_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      I3 => \^min_write_latency_int_reg[31]_0\(11),
      O => \update_min_Wr_Lat_i_24__0_n_0\
    );
\update_min_Wr_Lat_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      I3 => \^min_write_latency_int_reg[31]_0\(9),
      O => \update_min_Wr_Lat_i_25__0_n_0\
    );
\update_min_Wr_Lat_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I2 => \^min_write_latency_int_reg[31]_0\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      O => \update_min_Wr_Lat_i_26__0_n_0\
    );
\update_min_Wr_Lat_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I2 => \^min_write_latency_int_reg[31]_0\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      O => \update_min_Wr_Lat_i_27__0_n_0\
    );
\update_min_Wr_Lat_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I2 => \^min_write_latency_int_reg[31]_0\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      O => \update_min_Wr_Lat_i_28__0_n_0\
    );
\update_min_Wr_Lat_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I2 => \^min_write_latency_int_reg[31]_0\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      O => \update_min_Wr_Lat_i_29__0_n_0\
    );
\update_min_Wr_Lat_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      I3 => \^min_write_latency_int_reg[31]_0\(7),
      O => \update_min_Wr_Lat_i_30__0_n_0\
    );
\update_min_Wr_Lat_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      I3 => \^min_write_latency_int_reg[31]_0\(5),
      O => \update_min_Wr_Lat_i_31__0_n_0\
    );
\update_min_Wr_Lat_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      I3 => \^min_write_latency_int_reg[31]_0\(3),
      O => \update_min_Wr_Lat_i_32__0_n_0\
    );
\update_min_Wr_Lat_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      I3 => \^min_write_latency_int_reg[31]_0\(1),
      O => \update_min_Wr_Lat_i_33__0_n_0\
    );
\update_min_Wr_Lat_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I2 => \^min_write_latency_int_reg[31]_0\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      O => \update_min_Wr_Lat_i_34__0_n_0\
    );
\update_min_Wr_Lat_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I2 => \^min_write_latency_int_reg[31]_0\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      O => \update_min_Wr_Lat_i_35__0_n_0\
    );
\update_min_Wr_Lat_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I2 => \^min_write_latency_int_reg[31]_0\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      O => \update_min_Wr_Lat_i_36__0_n_0\
    );
\update_min_Wr_Lat_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I2 => \^min_write_latency_int_reg[31]_0\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      O => \update_min_Wr_Lat_i_37__0_n_0\
    );
\update_min_Wr_Lat_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(30),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      I3 => \^min_write_latency_int_reg[31]_0\(31),
      O => \update_min_Wr_Lat_i_4__0_n_0\
    );
\update_min_Wr_Lat_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(28),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      I3 => \^min_write_latency_int_reg[31]_0\(29),
      O => \update_min_Wr_Lat_i_5__0_n_0\
    );
\update_min_Wr_Lat_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(26),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      I3 => \^min_write_latency_int_reg[31]_0\(27),
      O => \update_min_Wr_Lat_i_6__0_n_0\
    );
\update_min_Wr_Lat_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(24),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      I3 => \^min_write_latency_int_reg[31]_0\(25),
      O => \update_min_Wr_Lat_i_7__0_n_0\
    );
\update_min_Wr_Lat_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(30),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I2 => \^min_write_latency_int_reg[31]_0\(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      O => \update_min_Wr_Lat_i_8__0_n_0\
    );
\update_min_Wr_Lat_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(28),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I2 => \^min_write_latency_int_reg[31]_0\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      O => \update_min_Wr_Lat_i_9__0_n_0\
    );
update_min_Wr_Lat_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => update_min_Wr_Lat_reg_0,
      Q => \^update_min_wr_lat\,
      R => Wr_cnt_ld
    );
\update_min_Wr_Lat_reg_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_min_Wr_Lat_reg_i_21__0_n_0\,
      CO(3) => \update_min_Wr_Lat_reg_i_12__0_n_0\,
      CO(2) => \update_min_Wr_Lat_reg_i_12__0_n_1\,
      CO(1) => \update_min_Wr_Lat_reg_i_12__0_n_2\,
      CO(0) => \update_min_Wr_Lat_reg_i_12__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_min_Wr_Lat_i_22__0_n_0\,
      DI(2) => \update_min_Wr_Lat_i_23__0_n_0\,
      DI(1) => \update_min_Wr_Lat_i_24__0_n_0\,
      DI(0) => \update_min_Wr_Lat_i_25__0_n_0\,
      O(3 downto 0) => \NLW_update_min_Wr_Lat_reg_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_min_Wr_Lat_i_26__0_n_0\,
      S(2) => \update_min_Wr_Lat_i_27__0_n_0\,
      S(1) => \update_min_Wr_Lat_i_28__0_n_0\,
      S(0) => \update_min_Wr_Lat_i_29__0_n_0\
    );
\update_min_Wr_Lat_reg_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \update_min_Wr_Lat_reg_i_21__0_n_0\,
      CO(2) => \update_min_Wr_Lat_reg_i_21__0_n_1\,
      CO(1) => \update_min_Wr_Lat_reg_i_21__0_n_2\,
      CO(0) => \update_min_Wr_Lat_reg_i_21__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_min_Wr_Lat_i_30__0_n_0\,
      DI(2) => \update_min_Wr_Lat_i_31__0_n_0\,
      DI(1) => \update_min_Wr_Lat_i_32__0_n_0\,
      DI(0) => \update_min_Wr_Lat_i_33__0_n_0\,
      O(3 downto 0) => \NLW_update_min_Wr_Lat_reg_i_21__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_min_Wr_Lat_i_34__0_n_0\,
      S(2) => \update_min_Wr_Lat_i_35__0_n_0\,
      S(1) => \update_min_Wr_Lat_i_36__0_n_0\,
      S(0) => \update_min_Wr_Lat_i_37__0_n_0\
    );
\update_min_Wr_Lat_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_min_Wr_Lat_reg_i_3__0_n_0\,
      CO(3) => O292,
      CO(2) => \update_min_Wr_Lat_reg_i_2__0_n_1\,
      CO(1) => \update_min_Wr_Lat_reg_i_2__0_n_2\,
      CO(0) => \update_min_Wr_Lat_reg_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_min_Wr_Lat_i_4__0_n_0\,
      DI(2) => \update_min_Wr_Lat_i_5__0_n_0\,
      DI(1) => \update_min_Wr_Lat_i_6__0_n_0\,
      DI(0) => \update_min_Wr_Lat_i_7__0_n_0\,
      O(3 downto 0) => \NLW_update_min_Wr_Lat_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_min_Wr_Lat_i_8__0_n_0\,
      S(2) => \update_min_Wr_Lat_i_9__0_n_0\,
      S(1) => \update_min_Wr_Lat_i_10__0_n_0\,
      S(0) => \update_min_Wr_Lat_i_11__0_n_0\
    );
\update_min_Wr_Lat_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_min_Wr_Lat_reg_i_12__0_n_0\,
      CO(3) => \update_min_Wr_Lat_reg_i_3__0_n_0\,
      CO(2) => \update_min_Wr_Lat_reg_i_3__0_n_1\,
      CO(1) => \update_min_Wr_Lat_reg_i_3__0_n_2\,
      CO(0) => \update_min_Wr_Lat_reg_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_min_Wr_Lat_i_13__0_n_0\,
      DI(2) => \update_min_Wr_Lat_i_14__0_n_0\,
      DI(1) => \update_min_Wr_Lat_i_15__0_n_0\,
      DI(0) => \update_min_Wr_Lat_i_16__0_n_0\,
      O(3 downto 0) => \NLW_update_min_Wr_Lat_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_min_Wr_Lat_i_17__0_n_0\,
      S(2) => \update_min_Wr_Lat_i_18__0_n_0\,
      S(1) => \update_min_Wr_Lat_i_19__0_n_0\,
      S(0) => \update_min_Wr_Lat_i_20__0_n_0\
    );
wid_match_reg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => rst_int_n,
      D => \^wid_match_reg\,
      Q => wid_match_reg_d2,
      R => '0'
    );
wid_match_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wid_match_reg_reg_0,
      Q => \^wid_match_reg\,
      R => Wr_cnt_ld
    );
\wr_byte_cnt_d1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slot_0_axi_wstrb(1),
      I1 => slot_0_axi_wstrb(0),
      I2 => slot_0_axi_wstrb(3),
      I3 => slot_0_axi_wstrb(2),
      O => wr_byte_cnt(0)
    );
\wr_byte_cnt_d1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => slot_0_axi_wstrb(2),
      I1 => slot_0_axi_wstrb(1),
      I2 => slot_0_axi_wstrb(0),
      I3 => slot_0_axi_wstrb(3),
      O => wr_byte_cnt(1)
    );
\wr_byte_cnt_d1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slot_0_axi_wstrb(3),
      I1 => slot_0_axi_wstrb(2),
      I2 => slot_0_axi_wstrb(0),
      I3 => slot_0_axi_wstrb(1),
      O => wr_byte_cnt(2)
    );
\wr_byte_cnt_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(0),
      Q => \wr_byte_cnt_d1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\wr_byte_cnt_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(1),
      Q => \wr_byte_cnt_d1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\wr_byte_cnt_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(2),
      Q => \wr_byte_cnt_d1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
wr_latency_cnt_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_21
     port map (
      \Count_Out_i_reg[32]_0\(32 downto 0) => \Count_Out_i_reg[32]\(32 downto 0),
      Data_valid_reg1 => Data_valid_reg1,
      Data_valid_reg2 => Data_valid_reg2,
      Metrics_Cnt_En_Int => Metrics_Cnt_En_Int,
      SR(0) => Wr_cnt_ld,
      Wr_Lat_Start => Wr_Lat_Start,
      core_aclk => core_aclk,
      rst_int_n => rst_int_n
    );
\wr_latency_end_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => Last_Write,
      I1 => First_Write,
      I2 => Wr_Lat_Start,
      I3 => Last_fifo_Wr_en,
      I4 => Wr_Lat_End,
      I5 => First_Write_d1,
      O => wr_latency_end
    );
wr_latency_end_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_end,
      Q => wr_latency_end_d1,
      R => Wr_cnt_ld
    );
wr_latency_end_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_end_d1,
      Q => wr_latency_end_d2,
      R => Wr_cnt_ld
    );
wr_latency_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_start,
      Q => wr_latency_start_d1,
      R => Wr_cnt_ld
    );
wr_latency_start_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_start_d1,
      Q => wr_latency_start_d2,
      R => Wr_cnt_ld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc__xdcDup__1\ is
  port (
    F1_Rd_Data : out STD_LOGIC;
    F2_Rd_Data : out STD_LOGIC;
    FBC_Rd_Data : out STD_LOGIC;
    FWL_Rd_Data : out STD_LOGIC;
    FSWI_Rd_Data : out STD_LOGIC;
    Wtrans_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rtrans_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    FBC_Rd_Vld : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S1_Read_Byte_Cnt_En : out STD_LOGIC;
    rid_match_reg : out STD_LOGIC;
    \F34_Rd_Vld_reg__0\ : out STD_LOGIC;
    F12_Rd_Vld : out STD_LOGIC;
    wid_match_reg : out STD_LOGIC;
    Read_Latency_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    FSWI_Rd_Vld : out STD_LOGIC;
    Mst_Rd_Idle_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Num_BValids_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    FWL_Rd_Vld : out STD_LOGIC;
    Num_RLasts_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_Add_Issue_reg_0 : out STD_LOGIC;
    Beat_fifo_Wr_en : out STD_LOGIC;
    ARID_reg : out STD_LOGIC;
    Rd_Add_Issue_reg_0 : out STD_LOGIC;
    S1_S_Null_Byte_Cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_Trig_Metric_en : out STD_LOGIC;
    update_max_Wr_Lat : out STD_LOGIC;
    update_min_Wr_Lat : out STD_LOGIC;
    No_Rd_Ready_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[32]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    FBC_Rd_Vld_reg_0 : out STD_LOGIC;
    FBC_Rd_Vld_reg_1 : out STD_LOGIC;
    FBC_Rd_Vld_reg_2 : out STD_LOGIC;
    FBC_Rd_Vld_reg_3 : out STD_LOGIC;
    FBC_Rd_Vld_reg_4 : out STD_LOGIC;
    FBC_Rd_Vld_reg_5 : out STD_LOGIC;
    FBC_Rd_Vld_reg_6 : out STD_LOGIC;
    FBC_Rd_Vld_reg_7 : out STD_LOGIC;
    FBC_Rd_Vld_reg_8 : out STD_LOGIC;
    FBC_Rd_Vld_reg_9 : out STD_LOGIC;
    FBC_Rd_Vld_reg_10 : out STD_LOGIC;
    FBC_Rd_Vld_reg_11 : out STD_LOGIC;
    FBC_Rd_Vld_reg_12 : out STD_LOGIC;
    FBC_Rd_Vld_reg_13 : out STD_LOGIC;
    FBC_Rd_Vld_reg_14 : out STD_LOGIC;
    FBC_Rd_Vld_reg_15 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_0 : out STD_LOGIC;
    \dout_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Write_iss_going_on_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_reg[4]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Rd_Latency_Fifo_Wr_En_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_Trig_Metric_en_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_Trig_Metric_en_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Beat_fifo_Wr_en_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_Trig_Metric_en_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_reg[4]_3\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_6\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_7\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_8\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_9\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    slot_1_axi_arready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_54_in : out STD_LOGIC;
    F1_Wr_Data : out STD_LOGIC;
    \rptr_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_3\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_6\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_7\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_8\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_9\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[1]\ : out STD_LOGIC;
    \dout_reg[1]_0\ : out STD_LOGIC;
    \dout_reg[1]_1\ : out STD_LOGIC;
    \dout_reg[3]\ : out STD_LOGIC;
    \dout_reg[3]_0\ : out STD_LOGIC;
    \dout_reg[3]_1\ : out STD_LOGIC;
    \dout_reg[4]\ : out STD_LOGIC;
    \dout_reg[4]_0\ : out STD_LOGIC;
    \dout_reg[4]_1\ : out STD_LOGIC;
    \dout_reg[5]\ : out STD_LOGIC;
    \dout_reg[5]_0\ : out STD_LOGIC;
    \dout_reg[5]_1\ : out STD_LOGIC;
    \dout_reg[6]\ : out STD_LOGIC;
    \dout_reg[6]_0\ : out STD_LOGIC;
    \dout_reg[6]_1\ : out STD_LOGIC;
    \dout_reg[7]\ : out STD_LOGIC;
    \dout_reg[7]_0\ : out STD_LOGIC;
    \dout_reg[7]_1\ : out STD_LOGIC;
    \dout_reg[8]\ : out STD_LOGIC;
    \dout_reg[8]_0\ : out STD_LOGIC;
    \dout_reg[8]_1\ : out STD_LOGIC;
    \dout_reg[9]\ : out STD_LOGIC;
    \dout_reg[9]_0\ : out STD_LOGIC;
    \dout_reg[9]_1\ : out STD_LOGIC;
    \dout_reg[10]\ : out STD_LOGIC;
    \dout_reg[10]_0\ : out STD_LOGIC;
    \dout_reg[10]_1\ : out STD_LOGIC;
    \dout_reg[11]\ : out STD_LOGIC;
    \dout_reg[11]_0\ : out STD_LOGIC;
    \dout_reg[11]_1\ : out STD_LOGIC;
    \dout_reg[12]\ : out STD_LOGIC;
    \dout_reg[12]_0\ : out STD_LOGIC;
    \dout_reg[12]_1\ : out STD_LOGIC;
    \dout_reg[13]\ : out STD_LOGIC;
    \dout_reg[13]_0\ : out STD_LOGIC;
    \dout_reg[13]_1\ : out STD_LOGIC;
    \dout_reg[14]\ : out STD_LOGIC;
    \dout_reg[14]_0\ : out STD_LOGIC;
    \dout_reg[14]_1\ : out STD_LOGIC;
    \dout_reg[15]\ : out STD_LOGIC;
    \dout_reg[15]_0\ : out STD_LOGIC;
    \dout_reg[15]_1\ : out STD_LOGIC;
    \dout_reg[16]\ : out STD_LOGIC;
    \dout_reg[16]_0\ : out STD_LOGIC;
    \dout_reg[16]_1\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\ : out STD_LOGIC;
    \Read_Latency_Int_reg[17]_0\ : out STD_LOGIC;
    \Max_Read_Latency_Int_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Read_Latency_Int_reg[17]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[17]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[18]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[18]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[18]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[19]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[19]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[19]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[20]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[20]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[20]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[21]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[21]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[21]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[22]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[22]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[22]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[23]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[23]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[23]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[24]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[24]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[24]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[25]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[25]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[25]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[26]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[26]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[26]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[27]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[27]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[27]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[28]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[28]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[28]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[29]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[29]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[29]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[30]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[30]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[30]_2\ : out STD_LOGIC;
    \Read_Latency_Int_reg[31]_0\ : out STD_LOGIC;
    \Read_Latency_Int_reg[31]_1\ : out STD_LOGIC;
    \Read_Latency_Int_reg[31]_2\ : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_0\ : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    FSWI_Rd_Vld_reg_1 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_2 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_3 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_4 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_5 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_6 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_7 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_8 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_9 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_10 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_11 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_12 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_13 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_14 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_15 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_16 : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0\ : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_1\ : out STD_LOGIC;
    \dout_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    FSWI_Rd_Vld_reg_17 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_18 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_19 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_20 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_21 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_22 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_23 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_24 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_25 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_26 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_27 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_28 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_29 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_30 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_31 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_32 : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_1\ : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_2\ : out STD_LOGIC;
    \dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    FSWI_Rd_Vld_reg_33 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_34 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_35 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_36 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_37 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_38 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_39 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_40 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_41 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_42 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_43 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_44 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_45 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_46 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_47 : out STD_LOGIC;
    FSWI_Rd_Vld_reg_48 : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_2\ : out STD_LOGIC;
    S1_Read_Latency : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Write_Latency_Int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Max_Write_Latency_Int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Min_Write_Latency_Int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Min_Read_Latency_Int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Beat_fifo_Wr_data_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_Write_Byte_Cnt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Write_Beat_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    O220 : out STD_LOGIC;
    O221 : out STD_LOGIC;
    core_aclk : in STD_LOGIC;
    dout0_3 : in STD_LOGIC;
    dout0_4 : in STD_LOGIC;
    dout0_5 : in STD_LOGIC;
    dout0_6 : in STD_LOGIC;
    dout0_7 : in STD_LOGIC;
    Wtrans_Cnt_En0 : in STD_LOGIC;
    Rtrans_Cnt_En0 : in STD_LOGIC;
    Metrics_Cnt_En_Int : in STD_LOGIC;
    id_matched_return01_out : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Mst_Rd_Idle_Cnt_En0 : in STD_LOGIC;
    Num_BValids_En0 : in STD_LOGIC;
    Num_RLasts_En0 : in STD_LOGIC;
    id_matched_return07_out : in STD_LOGIC;
    slot_1_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Add_Issue6_out : in STD_LOGIC;
    wr_latency_start : in STD_LOGIC;
    Metrics_Cnt_Reset : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    wid_match_reg_reg_0 : in STD_LOGIC;
    update_max_Wr_Lat_reg_0 : in STD_LOGIC;
    update_min_Wr_Lat_reg_0 : in STD_LOGIC;
    slot_1_axi_awvalid : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_arvalid : in STD_LOGIC;
    Rd_Lat_Start : in STD_LOGIC;
    slot_1_axi_wvalid : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Use_Ext_Trigger : in STD_LOGIC;
    \wptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty2__0\ : in STD_LOGIC;
    \Rd_Latency_Fifo_Wr_Data_reg[32]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_rready : in STD_LOGIC;
    slot_1_axi_rvalid : in STD_LOGIC;
    slot_1_axi_rlast : in STD_LOGIC;
    Rd_Latency_Fifo_Rd_En2 : in STD_LOGIC;
    En_Id_Based : in STD_LOGIC;
    Rd_Lat_End : in STD_LOGIC;
    Read_Beat_Cnt_En1 : in STD_LOGIC;
    Wr_Lat_Start : in STD_LOGIC;
    Wr_Lat_End : in STD_LOGIC;
    slot_1_axi_wready : in STD_LOGIC;
    slot_1_axi_wlast : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[1]_i_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[1]_i_4_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[1]_i_4__0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[1]_i_4__1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\ : in STD_LOGIC;
    Slv_Wr_Idle_Cnt_En : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Metric_Sel_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Metric_Sel_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Metric_Sel_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[17]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[17]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[17]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_5\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_6\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_7\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_8\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[2]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    FBC_Rd_Vld_0 : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\ : in STD_LOGIC;
    FSWI_Rd_Vld_1 : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[0]_i_5__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUX_N_CNT.Add_in_reg[2]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[2]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\ : in STD_LOGIC;
    \dout_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \Count_Out_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_level_out_bus_d1_cdc_to_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc__xdcDup__1\ : entity is "axi_perf_mon_v5_0_31_metric_calc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc__xdcDup__1\ is
  signal Beat_fifo_Wr_data : STD_LOGIC;
  signal \Beat_fifo_Wr_data[35]_i_2_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[35]_i_3_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[35]_i_4_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_7\ : STD_LOGIC;
  signal \^beat_fifo_wr_en\ : STD_LOGIC;
  signal Data_valid_reg1 : STD_LOGIC;
  signal Data_valid_reg2 : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ext_trig_metric_en\ : STD_LOGIC;
  signal \^ext_trig_metric_en_reg_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Ext_Triggers_Sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Ext_Triggers_Sync_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal F12_Rd_En : STD_LOGIC;
  signal F1_Empty : STD_LOGIC;
  signal F2_Empty : STD_LOGIC;
  signal F34_Rd_En : STD_LOGIC;
  signal F34_Rd_Vld : STD_LOGIC;
  signal \^f34_rd_vld_reg__0\ : STD_LOGIC;
  signal F34_Rd_Vld_reg_d2 : STD_LOGIC;
  signal F3_Empty : STD_LOGIC;
  signal F4_Empty : STD_LOGIC;
  signal F4_Rd_Data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal FBC1_Empty : STD_LOGIC;
  signal FBC_Empty : STD_LOGIC;
  signal FBC_Rd_En : STD_LOGIC;
  signal \^fbc_rd_vld\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_0\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_1\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_10\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_11\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_12\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_13\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_14\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_15\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_2\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_3\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_4\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_5\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_6\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_7\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_8\ : STD_LOGIC;
  signal \^fbc_rd_vld_reg_9\ : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_1 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_10 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_11 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_12 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_13 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_14 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_15 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_16 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_3 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_4 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_5 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_6 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_7 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_8 : STD_LOGIC;
  signal FBC_WR_BEAT_CNT_n_9 : STD_LOGIC;
  signal FSWI1_Empty : STD_LOGIC;
  signal FSWI_Empty : STD_LOGIC;
  signal FSWI_Rd_En : STD_LOGIC;
  signal \^fswi_rd_vld\ : STD_LOGIC;
  signal FWL1_Empty : STD_LOGIC;
  signal FWL_Empty : STD_LOGIC;
  signal FWL_Rd_En : STD_LOGIC;
  signal First_Read : STD_LOGIC;
  signal First_Read_reg : STD_LOGIC;
  signal First_Write : STD_LOGIC;
  signal First_Write_d1 : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\ : STD_LOGIC;
  signal \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_73\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_74\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_75\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_76\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_77\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\ : STD_LOGIC;
  signal Last_Read_buf : STD_LOGIC;
  signal Last_Write : STD_LOGIC;
  signal Last_fifo_Wr_en : STD_LOGIC;
  signal Max_Read_Latency_Int0 : STD_LOGIC;
  signal Max_Read_Latency_Int1 : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_10_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_11_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_13_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_14_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_15_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_16_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_17_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_18_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_19_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_20_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_22_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_23_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_24_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_25_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_26_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_27_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_28_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_29_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_30_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_31_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_32_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_33_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_34_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_35_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_36_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_37_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_4_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_5_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_6_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_7_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_8_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_9_n_0\ : STD_LOGIC;
  signal \^max_read_latency_int_reg[16]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Max_Read_Latency_Int_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal Max_Write_Latency_Int0 : STD_LOGIC;
  signal \^max_write_latency_int_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Min_Read_Latency_Int0 : STD_LOGIC;
  signal Min_Read_Latency_Int1 : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_10_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_11_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_13_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_14_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_15_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_16_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_17_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_18_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_19_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_20_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_22_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_23_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_24_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_25_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_26_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_27_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_28_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_29_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_30_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_31_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_32_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_33_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_34_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_35_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_36_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_37_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_4_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_5_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_6_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_7_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_8_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_9_n_0\ : STD_LOGIC;
  signal \^min_read_latency_int_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Min_Read_Latency_Int_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal Min_Write_Latency_Int0 : STD_LOGIC;
  signal \^min_write_latency_int_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal No_Rd_Ready_i_1_n_0 : STD_LOGIC;
  signal \^no_rd_ready_reg_0\ : STD_LOGIC;
  signal No_Wr_Ready : STD_LOGIC;
  signal No_Wr_Ready_i_1_n_0 : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_Data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Rd_Latency_Fifo_Rd_Data_D1 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_D1 : STD_LOGIC;
  signal Rd_Latency_Fifo_Wr_En : STD_LOGIC;
  signal Read_Byte_Cnt0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal Read_Latency_Cnt_Out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Read_Latency_Cnt_Out_D1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Read_Latency_Cnt_Out_D2 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\ : STD_LOGIC;
  signal Read_Latency_Cnt_Ovf : STD_LOGIC;
  signal \^read_latency_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Read_Latency_En_Int2_out : STD_LOGIC;
  signal Read_Latency_Int : STD_LOGIC_VECTOR ( 14 to 14 );
  signal Read_Latency_Int1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Read_Latency_Int[0]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_12_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_13_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_14_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_15_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_16_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_17_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_18_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_19_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_21_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_22_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_23_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_24_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_25_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_26_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_27_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_28_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_30_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_31_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_32_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_33_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_34_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_35_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_36_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_37_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_38_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_39_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_40_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_41_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_42_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_43_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_44_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_45_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal Read_Latency_One : STD_LOGIC;
  signal Read_Latency_One_D1 : STD_LOGIC;
  signal Read_Latency_One_D10 : STD_LOGIC;
  signal Read_Latency_One_reg_n_0 : STD_LOGIC;
  signal Read_going_on : STD_LOGIC;
  signal Read_going_on_i_1_n_0 : STD_LOGIC;
  signal S1_Max_Read_Latency : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal S1_Read_Byte_Cnt : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^s1_read_latency\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s1_s_null_byte_cnt\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Slv_Wr_Idle_Cnt_i[0]_i_4_n_0\ : STD_LOGIC;
  signal Slv_Wr_Idle_Cnt_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal Slv_Wr_Idle_Fifo_Wr_data : STD_LOGIC;
  signal Wr_Add_Issue_i_1_n_0 : STD_LOGIC;
  signal Wr_Idle : STD_LOGIC;
  signal Wr_Lat_Cnt_Diff_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal Wr_cnt_ld : STD_LOGIC;
  signal \Write_Beat_Cnt_i[0]_i_3_n_0\ : STD_LOGIC;
  signal Write_Beat_Cnt_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal Write_Beat_d1 : STD_LOGIC;
  signal Write_Byte_Cnt_i : STD_LOGIC;
  signal \Write_Byte_Cnt_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[0]_i_4_n_0\ : STD_LOGIC;
  signal Write_Byte_Cnt_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal Write_Latency_En : STD_LOGIC_VECTOR ( 1 to 1 );
  signal Write_Latency_En_Int : STD_LOGIC;
  signal Write_Latency_Int0 : STD_LOGIC;
  signal Write_going_on : STD_LOGIC;
  signal Write_going_on_i_1_n_0 : STD_LOGIC;
  signal Write_iss_going_on : STD_LOGIC;
  signal Write_iss_going_on_i_1_n_0 : STD_LOGIC;
  signal Write_iss_going_on_reg_n_0 : STD_LOGIC;
  signal awid_match_d1 : STD_LOGIC;
  signal \empty2__0_0\ : STD_LOGIC;
  signal ext_trig_cdc_sync_n_2 : STD_LOGIC;
  signal num_rd_beats : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \num_rd_beats[0]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[1]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[2]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[3]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[4]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[5]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[6]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[7]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[8]_i_2_n_0\ : STD_LOGIC;
  signal \num_rd_beats[8]_i_3_n_0\ : STD_LOGIC;
  signal num_read_beat0 : STD_LOGIC;
  signal num_read_beat043_out : STD_LOGIC;
  signal \num_read_beat[8]_i_1_n_0\ : STD_LOGIC;
  signal num_read_beat_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_39_in : STD_LOGIC;
  signal rd_latency_end : STD_LOGIC;
  signal rd_latency_fifo_inst_n_11 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_12 : STD_LOGIC;
  signal \^rid_match_reg\ : STD_LOGIC;
  signal rst_int_n : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rst_int_n : signal is "300";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rst_int_n : signal is "found";
  signal \^update_max_wr_lat\ : STD_LOGIC;
  signal update_max_Wr_Lat_i_10_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_11_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_13_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_14_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_15_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_16_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_17_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_18_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_19_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_20_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_22_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_23_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_24_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_25_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_26_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_27_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_28_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_29_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_30_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_31_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_32_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_33_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_34_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_35_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_36_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_37_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_4_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_5_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_6_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_7_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_8_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_9_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_12_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_12_n_1 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_12_n_2 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_12_n_3 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_21_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_21_n_1 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_21_n_2 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_21_n_3 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_2_n_1 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_2_n_2 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_2_n_3 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_3_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_3_n_1 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_3_n_2 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_3_n_3 : STD_LOGIC;
  signal \^update_min_wr_lat\ : STD_LOGIC;
  signal update_min_Wr_Lat_i_10_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_11_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_13_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_14_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_15_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_16_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_17_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_18_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_19_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_20_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_22_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_23_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_24_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_25_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_26_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_27_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_28_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_29_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_30_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_31_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_32_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_33_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_34_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_35_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_36_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_37_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_4_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_5_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_6_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_7_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_8_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_9_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_12_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_12_n_1 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_12_n_2 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_12_n_3 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_21_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_21_n_1 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_21_n_2 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_21_n_3 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_2_n_1 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_2_n_2 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_2_n_3 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_3_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_3_n_1 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_3_n_2 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_3_n_3 : STD_LOGIC;
  signal \^wid_match_reg\ : STD_LOGIC;
  signal wid_match_reg_d2 : STD_LOGIC;
  signal wr_byte_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_byte_cnt_d1_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_byte_cnt_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_byte_cnt_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal wr_latency_end : STD_LOGIC;
  signal wr_latency_end_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of wr_latency_end_d1 : signal is "true";
  signal wr_latency_end_d2 : STD_LOGIC;
  attribute async_reg of wr_latency_end_d2 : signal is "true";
  signal wr_latency_start_d1 : STD_LOGIC;
  attribute async_reg of wr_latency_start_d1 : signal is "true";
  signal wr_latency_start_d2 : STD_LOGIC;
  attribute async_reg of wr_latency_start_d2 : signal is "true";
  signal \NLW_Beat_fifo_Wr_data_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Read_Latency_Int_reg[31]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Slv_Wr_Idle_Cnt_i_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Write_Beat_Cnt_i_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Write_Byte_Cnt_i_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_update_max_Wr_Lat_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_max_Wr_Lat_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_max_Wr_Lat_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_min_Wr_Lat_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_min_Wr_Lat_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_min_Wr_Lat_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[35]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[35]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[39]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[39]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[43]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[43]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[47]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[47]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[51]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[51]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[55]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[55]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[59]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[59]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Beat_fifo_Wr_data_reg[63]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[63]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of First_Write_d1_i_1 : label is "soft_lutpair105";
  attribute ADDER_THRESHOLD of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute ADDER_THRESHOLD of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute ADDER_THRESHOLD of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute ADDER_THRESHOLD of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_15\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_15__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of Last_Write_d1_i_1 : label is "soft_lutpair106";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \Max_Read_Latency_Int_reg[31]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Max_Read_Latency_Int_reg[31]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Max_Read_Latency_Int_reg[31]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Max_Read_Latency_Int_reg[31]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Min_Read_Latency_Int_reg[31]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Min_Read_Latency_Int_reg[31]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Min_Read_Latency_Int_reg[31]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Min_Read_Latency_Int_reg[31]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of No_Wr_Ready_i_1 : label is "soft_lutpair108";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[19]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[23]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[27]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \Read_Latency_Int_reg[31]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Read_Latency_Int_reg[31]_i_11\ : label is 11;
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \Read_Latency_Int_reg[31]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Read_Latency_Int_reg[31]_i_29\ : label is 11;
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Read_Latency_Int_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[0]_i_3\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Slv_Wr_Idle_Cnt_i_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Beat_Cnt_i_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[0]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Write_Byte_Cnt_i_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of Write_going_on_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of Write_iss_going_on_i_1 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \num_rd_beats[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \num_rd_beats[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \num_rd_beats[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \num_rd_beats[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \num_rd_beats[7]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \num_rd_beats[8]_i_2\ : label is "soft_lutpair107";
  attribute KEEP : string;
  attribute KEEP of rst_int_n_reg : label is "yes";
  attribute RTL_MAX_FANOUT of rst_int_n_reg : label is "found";
  attribute COMPARATOR_THRESHOLD of update_max_Wr_Lat_reg_i_12 : label is 11;
  attribute COMPARATOR_THRESHOLD of update_max_Wr_Lat_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of update_max_Wr_Lat_reg_i_21 : label is 11;
  attribute COMPARATOR_THRESHOLD of update_max_Wr_Lat_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of update_min_Wr_Lat_reg_i_12 : label is 11;
  attribute COMPARATOR_THRESHOLD of update_min_Wr_Lat_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of update_min_Wr_Lat_reg_i_21 : label is 11;
  attribute COMPARATOR_THRESHOLD of update_min_Wr_Lat_reg_i_3 : label is 11;
  attribute SOFT_HLUTNM of \wr_byte_cnt_d1[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \wr_byte_cnt_d1[1]_i_1\ : label is "soft_lutpair109";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of wr_latency_end_d1_reg : label is std.standard.true;
  attribute KEEP of wr_latency_end_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of wr_latency_end_d2_reg : label is std.standard.true;
  attribute KEEP of wr_latency_end_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of wr_latency_start_d1_reg : label is std.standard.true;
  attribute KEEP of wr_latency_start_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of wr_latency_start_d2_reg : label is std.standard.true;
  attribute KEEP of wr_latency_start_d2_reg : label is "yes";
begin
  Beat_fifo_Wr_en <= \^beat_fifo_wr_en\;
  E(0) <= \^e\(0);
  Ext_Trig_Metric_en <= \^ext_trig_metric_en\;
  Ext_Trig_Metric_en_reg_2(0) <= \^ext_trig_metric_en_reg_2\(0);
  \F34_Rd_Vld_reg__0\ <= \^f34_rd_vld_reg__0\;
  FBC_Rd_Vld <= \^fbc_rd_vld\;
  FBC_Rd_Vld_reg_0 <= \^fbc_rd_vld_reg_0\;
  FBC_Rd_Vld_reg_1 <= \^fbc_rd_vld_reg_1\;
  FBC_Rd_Vld_reg_10 <= \^fbc_rd_vld_reg_10\;
  FBC_Rd_Vld_reg_11 <= \^fbc_rd_vld_reg_11\;
  FBC_Rd_Vld_reg_12 <= \^fbc_rd_vld_reg_12\;
  FBC_Rd_Vld_reg_13 <= \^fbc_rd_vld_reg_13\;
  FBC_Rd_Vld_reg_14 <= \^fbc_rd_vld_reg_14\;
  FBC_Rd_Vld_reg_15 <= \^fbc_rd_vld_reg_15\;
  FBC_Rd_Vld_reg_2 <= \^fbc_rd_vld_reg_2\;
  FBC_Rd_Vld_reg_3 <= \^fbc_rd_vld_reg_3\;
  FBC_Rd_Vld_reg_4 <= \^fbc_rd_vld_reg_4\;
  FBC_Rd_Vld_reg_5 <= \^fbc_rd_vld_reg_5\;
  FBC_Rd_Vld_reg_6 <= \^fbc_rd_vld_reg_6\;
  FBC_Rd_Vld_reg_7 <= \^fbc_rd_vld_reg_7\;
  FBC_Rd_Vld_reg_8 <= \^fbc_rd_vld_reg_8\;
  FBC_Rd_Vld_reg_9 <= \^fbc_rd_vld_reg_9\;
  FSWI_Rd_Vld <= \^fswi_rd_vld\;
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(15 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(15 downto 0);
  \Max_Read_Latency_Int_reg[16]_0\(15 downto 0) <= \^max_read_latency_int_reg[16]_0\(15 downto 0);
  \Max_Write_Latency_Int_reg[31]_0\(31 downto 0) <= \^max_write_latency_int_reg[31]_0\(31 downto 0);
  \Min_Read_Latency_Int_reg[31]_0\(31 downto 0) <= \^min_read_latency_int_reg[31]_0\(31 downto 0);
  \Min_Write_Latency_Int_reg[31]_0\(31 downto 0) <= \^min_write_latency_int_reg[31]_0\(31 downto 0);
  No_Rd_Ready_reg_0 <= \^no_rd_ready_reg_0\;
  Read_Latency_En(0) <= \^read_latency_en\(0);
  S1_Read_Latency(31 downto 0) <= \^s1_read_latency\(31 downto 0);
  S1_S_Null_Byte_Cnt(0) <= \^s1_s_null_byte_cnt\(0);
  rid_match_reg <= \^rid_match_reg\;
  update_max_Wr_Lat <= \^update_max_wr_lat\;
  update_min_Wr_Lat <= \^update_min_wr_lat\;
  wid_match_reg <= \^wid_match_reg\;
\ARID_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => slot_1_axi_arid(0),
      Q => ARID_reg,
      R => Wr_cnt_ld
    );
BEAT_CNT_AWID_MATCH: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_34\
     port map (
      E(0) => FBC_Rd_En,
      FBC1_Empty => FBC1_Empty,
      FBC_Empty => FBC_Empty,
      FBC_Rd_Data => FBC_Rd_Data,
      \GEN_MUX_N_CNT.Add_in_Valid_i_12__1\ => \^fbc_rd_vld\,
      Q(4 downto 0) => \wptr_reg[4]_6\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      Write_Beat_Cnt_En(0) => Write_Beat_Cnt_En(0),
      core_aclk => core_aclk,
      dout0_5 => dout0_5,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_1\(4 downto 0),
      \wptr_reg[0]_0\(0) => \wptr_reg[0]\(0)
    );
\Beat_fifo_Wr_data[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(2),
      I1 => \wr_byte_cnt_d1_reg_n_0_[2]\,
      O => \Beat_fifo_Wr_data[35]_i_2_n_0\
    );
\Beat_fifo_Wr_data[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(1),
      I1 => \wr_byte_cnt_d1_reg_n_0_[1]\,
      O => \Beat_fifo_Wr_data[35]_i_3_n_0\
    );
\Beat_fifo_Wr_data[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(0),
      I1 => \wr_byte_cnt_d1_reg_n_0_[0]\,
      O => \Beat_fifo_Wr_data[35]_i_4_n_0\
    );
\Beat_fifo_Wr_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rst_int_n,
      I1 => Last_fifo_Wr_en,
      O => Beat_fifo_Wr_data
    );
\Beat_fifo_Wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(0),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(0),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(10),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(10),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(11),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(11),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(12),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(12),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(13),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(13),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(14),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(14),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(15),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(15),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(16),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(16),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(17),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(17),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(18),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(18),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(19),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(19),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(1),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(1),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(20),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(20),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(21),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(21),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(22),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(22),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(23),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(23),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(24),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(24),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(25),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(25),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(26),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(26),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(27),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(27),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(28),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(28),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(29),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(29),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(2),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(2),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(30),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(30),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(31),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(31),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[35]_i_1_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(32),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[35]_i_1_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(33),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[35]_i_1_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(34),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[35]_i_1_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(35),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Beat_fifo_Wr_data_reg[35]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[35]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[35]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(3 downto 0),
      O(3) => \Beat_fifo_Wr_data_reg[35]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[35]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[35]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[35]_i_1_n_7\,
      S(3) => Write_Byte_Cnt_i_reg(3),
      S(2) => \Beat_fifo_Wr_data[35]_i_2_n_0\,
      S(1) => \Beat_fifo_Wr_data[35]_i_3_n_0\,
      S(0) => \Beat_fifo_Wr_data[35]_i_4_n_0\
    );
\Beat_fifo_Wr_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[39]_i_1_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(36),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[39]_i_1_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(37),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[39]_i_1_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(38),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[39]_i_1_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(39),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[35]_i_1_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[39]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[39]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[39]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(7 downto 4),
      O(3) => \Beat_fifo_Wr_data_reg[39]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[39]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[39]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[39]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(7 downto 4)
    );
\Beat_fifo_Wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(3),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(3),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[43]_i_1_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(40),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[43]_i_1_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(41),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[43]_i_1_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(42),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[43]_i_1_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(43),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[39]_i_1_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[43]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[43]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[43]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(11 downto 8),
      O(3) => \Beat_fifo_Wr_data_reg[43]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[43]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[43]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[43]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(11 downto 8)
    );
\Beat_fifo_Wr_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[47]_i_1_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(44),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[47]_i_1_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(45),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[47]_i_1_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(46),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[47]_i_1_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(47),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[43]_i_1_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[47]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[47]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[47]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(15 downto 12),
      O(3) => \Beat_fifo_Wr_data_reg[47]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[47]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[47]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[47]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(15 downto 12)
    );
\Beat_fifo_Wr_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[51]_i_1_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(48),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[51]_i_1_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(49),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(4),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(4),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[51]_i_1_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(50),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[51]_i_1_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(51),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[47]_i_1_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[51]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[51]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[51]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(19 downto 16),
      O(3) => \Beat_fifo_Wr_data_reg[51]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[51]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[51]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[51]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(19 downto 16)
    );
\Beat_fifo_Wr_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[55]_i_1_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(52),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[55]_i_1_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(53),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[55]_i_1_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(54),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[55]_i_1_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(55),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[51]_i_1_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[55]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[55]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[55]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(23 downto 20),
      O(3) => \Beat_fifo_Wr_data_reg[55]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[55]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[55]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[55]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(23 downto 20)
    );
\Beat_fifo_Wr_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[59]_i_1_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(56),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[59]_i_1_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(57),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[59]_i_1_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(58),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[59]_i_1_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(59),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[55]_i_1_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[59]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[59]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[59]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(27 downto 24),
      O(3) => \Beat_fifo_Wr_data_reg[59]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[59]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[59]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[59]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(27 downto 24)
    );
\Beat_fifo_Wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(5),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(5),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[63]_i_2_n_7\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(60),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[63]_i_2_n_6\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(61),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[63]_i_2_n_5\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(62),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[63]_i_2_n_4\,
      Q => \Beat_fifo_Wr_data_reg[63]_0\(63),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[59]_i_1_n_0\,
      CO(3) => \NLW_Beat_fifo_Wr_data_reg[63]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Beat_fifo_Wr_data_reg[63]_i_2_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[63]_i_2_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Write_Byte_Cnt_i_reg(30 downto 28),
      O(3) => \Beat_fifo_Wr_data_reg[63]_i_2_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[63]_i_2_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[63]_i_2_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[63]_i_2_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(31 downto 28)
    );
\Beat_fifo_Wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(6),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(6),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(7),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(7),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(8),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(8),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(9),
      Q => \Beat_fifo_Wr_data_reg[63]_0\(9),
      R => '0'
    );
Beat_fifo_Wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Last_fifo_Wr_en,
      Q => \^beat_fifo_wr_en\,
      R => Wr_cnt_ld
    );
Data_valid_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => rst_int_n,
      D => \^s1_s_null_byte_cnt\(0),
      Q => Data_valid_reg1,
      R => '0'
    );
Data_valid_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => rst_int_n,
      D => Data_valid_reg1,
      Q => Data_valid_reg2,
      R => '0'
    );
Ext_Trig_Metric_en_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => ext_trig_cdc_sync_n_2,
      Q => \^ext_trig_metric_en\,
      R => '0'
    );
\Ext_Triggers_Sync_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Triggers_Sync(0),
      Q => Ext_Triggers_Sync_d1(0),
      R => Wr_cnt_ld
    );
\Ext_Triggers_Sync_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Triggers_Sync(1),
      Q => Ext_Triggers_Sync_d1(1),
      R => Wr_cnt_ld
    );
F12_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F12_Rd_En,
      Q => F12_Rd_Vld,
      R => Wr_cnt_ld
    );
F1_AWID_MATCH: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_35\
     port map (
      E(0) => F12_Rd_En,
      F1_Empty => F1_Empty,
      F1_Rd_Data => F1_Rd_Data,
      F2_Empty => F2_Empty,
      Q(4 downto 0) => \wptr_reg[4]_0\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      dout0_3 => dout0_3,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_9\(4 downto 0),
      \wptr_reg[5]_0\(0) => \wptr_reg[0]\(0)
    );
F2_FIRST_WRITE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_36\
     port map (
      E(0) => Write_iss_going_on_reg_0(0),
      F1_Empty => F1_Empty,
      F2_Empty => F2_Empty,
      F2_Rd_Data => F2_Rd_Data,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(4 downto 0) => \wptr_reg[4]_1\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      dout0_4 => dout0_4,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_8\(4 downto 0),
      \rptr_reg[5]_0\(0) => F12_Rd_En,
      slot_1_axi_wvalid => slot_1_axi_wvalid,
      \wptr_reg[0]_0\ => Write_iss_going_on_reg_n_0,
      \wptr_reg[0]_1\ => \^ext_trig_metric_en\
    );
F34_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_En,
      Q => F34_Rd_Vld,
      R => Wr_cnt_ld
    );
F34_Rd_Vld_reg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => rst_int_n,
      D => \^f34_rd_vld_reg__0\,
      Q => F34_Rd_Vld_reg_d2,
      R => '0'
    );
F34_Rd_Vld_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_Vld,
      Q => \^f34_rd_vld_reg__0\,
      R => Wr_cnt_ld
    );
F3_WR_LAT_START: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_37\
     port map (
      D(31 downto 0) => Wr_Lat_Cnt_Diff_reg(31 downto 0),
      E(0) => Ext_Trig_Metric_en_reg_0(0),
      F3_Empty => F3_Empty,
      F4_Empty => F4_Empty,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(4 downto 0) => \wptr_reg[4]_3\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      \Wr_Lat_Cnt_Diff_reg_reg[3]\(32 downto 0) => F4_Rd_Data(32 downto 0),
      core_aclk => core_aclk,
      dout0(32 downto 0) => dout0(32 downto 0),
      empty_reg_0(0) => F34_Rd_En,
      \out\ => wr_latency_start_d2,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_7\(4 downto 0),
      \wptr_reg[5]_0\ => \^ext_trig_metric_en\
    );
F4_WR_LAT_END: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_38\
     port map (
      E(0) => Ext_Trig_Metric_en_reg_1(0),
      F3_Empty => F3_Empty,
      F4_Empty => F4_Empty,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(4 downto 0) => \wptr_reg[4]_4\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      \dout_reg[32]_0\(32 downto 0) => F4_Rd_Data(32 downto 0),
      \dout_reg[32]_1\(32 downto 0) => \dout_reg[32]_0\(32 downto 0),
      \out\ => wr_latency_end_d2,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_6\(4 downto 0),
      \rptr_reg[5]_0\(0) => F34_Rd_En,
      \wptr_reg[5]_0\ => \^ext_trig_metric_en\
    );
FBC_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => FBC_Rd_En,
      Q => \^fbc_rd_vld\,
      R => Wr_cnt_ld
    );
FBC_WR_BEAT_CNT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2_39\
     port map (
      Beat_fifo_Wr_en => \^beat_fifo_wr_en\,
      E(0) => Beat_fifo_Wr_en_reg_0(0),
      FBC1_Empty => FBC1_Empty,
      FBC_Empty => FBC_Empty,
      FBC_Rd_Vld_reg => FBC_WR_BEAT_CNT_n_1,
      FBC_Rd_Vld_reg_0 => \^fbc_rd_vld_reg_0\,
      FBC_Rd_Vld_reg_1 => FBC_WR_BEAT_CNT_n_3,
      FBC_Rd_Vld_reg_10 => FBC_WR_BEAT_CNT_n_12,
      FBC_Rd_Vld_reg_11 => FBC_WR_BEAT_CNT_n_13,
      FBC_Rd_Vld_reg_12 => FBC_WR_BEAT_CNT_n_14,
      FBC_Rd_Vld_reg_13 => FBC_WR_BEAT_CNT_n_15,
      FBC_Rd_Vld_reg_14 => FBC_WR_BEAT_CNT_n_16,
      FBC_Rd_Vld_reg_15 => \^fbc_rd_vld_reg_1\,
      FBC_Rd_Vld_reg_16 => \^fbc_rd_vld_reg_2\,
      FBC_Rd_Vld_reg_17 => \^fbc_rd_vld_reg_3\,
      FBC_Rd_Vld_reg_18 => \^fbc_rd_vld_reg_4\,
      FBC_Rd_Vld_reg_19 => \^fbc_rd_vld_reg_5\,
      FBC_Rd_Vld_reg_2 => FBC_WR_BEAT_CNT_n_4,
      FBC_Rd_Vld_reg_20 => \^fbc_rd_vld_reg_6\,
      FBC_Rd_Vld_reg_21 => \^fbc_rd_vld_reg_7\,
      FBC_Rd_Vld_reg_22 => \^fbc_rd_vld_reg_8\,
      FBC_Rd_Vld_reg_23 => \^fbc_rd_vld_reg_9\,
      FBC_Rd_Vld_reg_24 => \^fbc_rd_vld_reg_10\,
      FBC_Rd_Vld_reg_25 => \^fbc_rd_vld_reg_11\,
      FBC_Rd_Vld_reg_26 => \^fbc_rd_vld_reg_12\,
      FBC_Rd_Vld_reg_27 => \^fbc_rd_vld_reg_13\,
      FBC_Rd_Vld_reg_28 => \^fbc_rd_vld_reg_14\,
      FBC_Rd_Vld_reg_29 => \^fbc_rd_vld_reg_15\,
      FBC_Rd_Vld_reg_3 => FBC_WR_BEAT_CNT_n_5,
      FBC_Rd_Vld_reg_4 => FBC_WR_BEAT_CNT_n_6,
      FBC_Rd_Vld_reg_5 => FBC_WR_BEAT_CNT_n_7,
      FBC_Rd_Vld_reg_6 => FBC_WR_BEAT_CNT_n_8,
      FBC_Rd_Vld_reg_7 => FBC_WR_BEAT_CNT_n_9,
      FBC_Rd_Vld_reg_8 => FBC_WR_BEAT_CNT_n_10,
      FBC_Rd_Vld_reg_9 => FBC_WR_BEAT_CNT_n_11,
      \GEN_MUX_N_CNT.Add_in[1]_i_4\ => \GEN_MUX_N_CNT.Add_in[1]_i_4\,
      \GEN_MUX_N_CNT.Add_in[1]_i_4_0\ => \GEN_MUX_N_CNT.Add_in[1]_i_4_0\,
      \GEN_MUX_N_CNT.Add_in[1]_i_4__0\ => \GEN_MUX_N_CNT.Add_in[1]_i_4__0\,
      \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\ => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\,
      \GEN_MUX_N_CNT.Add_in[1]_i_4__1\ => \GEN_MUX_N_CNT.Add_in[1]_i_4__1\,
      \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\ => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\ => \^fbc_rd_vld\,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(4 downto 0) => \wptr_reg[4]_5\(4 downto 0),
      S1_Write_Byte_Cnt(15 downto 0) => S1_Write_Byte_Cnt(15 downto 0),
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      \dout_reg[10]_0\ => \dout_reg[10]\,
      \dout_reg[10]_1\ => \dout_reg[10]_0\,
      \dout_reg[10]_2\ => \dout_reg[10]_1\,
      \dout_reg[11]_0\ => \dout_reg[11]\,
      \dout_reg[11]_1\ => \dout_reg[11]_0\,
      \dout_reg[11]_2\ => \dout_reg[11]_1\,
      \dout_reg[12]_0\ => \dout_reg[12]\,
      \dout_reg[12]_1\ => \dout_reg[12]_0\,
      \dout_reg[12]_2\ => \dout_reg[12]_1\,
      \dout_reg[13]_0\ => \dout_reg[13]\,
      \dout_reg[13]_1\ => \dout_reg[13]_0\,
      \dout_reg[13]_2\ => \dout_reg[13]_1\,
      \dout_reg[14]_0\ => \dout_reg[14]\,
      \dout_reg[14]_1\ => \dout_reg[14]_0\,
      \dout_reg[14]_2\ => \dout_reg[14]_1\,
      \dout_reg[15]_0\ => \dout_reg[15]\,
      \dout_reg[15]_1\ => \dout_reg[15]_0\,
      \dout_reg[15]_2\ => \dout_reg[15]_1\,
      \dout_reg[16]_0\ => \dout_reg[16]\,
      \dout_reg[16]_1\ => \dout_reg[16]_0\,
      \dout_reg[16]_2\ => \dout_reg[16]_1\,
      \dout_reg[1]_0\ => \dout_reg[1]\,
      \dout_reg[1]_1\ => \dout_reg[1]_0\,
      \dout_reg[1]_2\ => \dout_reg[1]_1\,
      \dout_reg[32]_0\(1 downto 0) => \dout_reg[32]\(1 downto 0),
      \dout_reg[3]_0\ => \dout_reg[3]\,
      \dout_reg[3]_1\ => \dout_reg[3]_0\,
      \dout_reg[3]_2\ => \dout_reg[3]_1\,
      \dout_reg[4]_0\ => \dout_reg[4]\,
      \dout_reg[4]_1\ => \dout_reg[4]_0\,
      \dout_reg[4]_2\ => \dout_reg[4]_1\,
      \dout_reg[5]_0\ => \dout_reg[5]\,
      \dout_reg[5]_1\ => \dout_reg[5]_0\,
      \dout_reg[5]_2\ => \dout_reg[5]_1\,
      \dout_reg[63]_0\(63 downto 0) => \dout_reg[63]\(63 downto 0),
      \dout_reg[6]_0\ => \dout_reg[6]\,
      \dout_reg[6]_1\ => \dout_reg[6]_0\,
      \dout_reg[6]_2\ => \dout_reg[6]_1\,
      \dout_reg[7]_0\ => \dout_reg[7]\,
      \dout_reg[7]_1\ => \dout_reg[7]_0\,
      \dout_reg[7]_2\ => \dout_reg[7]_1\,
      \dout_reg[8]_0\ => \dout_reg[8]\,
      \dout_reg[8]_1\ => \dout_reg[8]_0\,
      \dout_reg[8]_2\ => \dout_reg[8]_1\,
      \dout_reg[9]_0\ => \dout_reg[9]\,
      \dout_reg[9]_1\ => \dout_reg[9]_0\,
      \dout_reg[9]_2\ => \dout_reg[9]_1\,
      \empty2__0\ => \empty2__0\,
      empty_reg_0(0) => FBC_Rd_En,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_2\(4 downto 0),
      \wptr_reg[5]_0\ => \^ext_trig_metric_en\
    );
FSWI_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => FSWI_Rd_En,
      Q => \^fswi_rd_vld\,
      R => Wr_cnt_ld
    );
FSWI_WR_LAST_CNT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3_40\
     port map (
      D(30 downto 0) => D(30 downto 0),
      E(0) => \^ext_trig_metric_en_reg_2\(0),
      FBC_Rd_Vld_0 => FBC_Rd_Vld_0,
      FSWI1_Empty => FSWI1_Empty,
      FSWI_Empty => FSWI_Empty,
      FSWI_Rd_Vld_1 => FSWI_Rd_Vld_1,
      FSWI_Rd_Vld_reg => FSWI_Rd_Vld_reg_0,
      FSWI_Rd_Vld_reg_0 => FSWI_Rd_Vld_reg_1,
      FSWI_Rd_Vld_reg_1 => FSWI_Rd_Vld_reg_2,
      FSWI_Rd_Vld_reg_10 => FSWI_Rd_Vld_reg_11,
      FSWI_Rd_Vld_reg_11 => FSWI_Rd_Vld_reg_12,
      FSWI_Rd_Vld_reg_12 => FSWI_Rd_Vld_reg_13,
      FSWI_Rd_Vld_reg_13 => FSWI_Rd_Vld_reg_14,
      FSWI_Rd_Vld_reg_14 => FSWI_Rd_Vld_reg_15,
      FSWI_Rd_Vld_reg_15 => FSWI_Rd_Vld_reg_16,
      FSWI_Rd_Vld_reg_16 => FSWI_Rd_Vld_reg_17,
      FSWI_Rd_Vld_reg_17 => FSWI_Rd_Vld_reg_18,
      FSWI_Rd_Vld_reg_18 => FSWI_Rd_Vld_reg_19,
      FSWI_Rd_Vld_reg_19 => FSWI_Rd_Vld_reg_20,
      FSWI_Rd_Vld_reg_2 => FSWI_Rd_Vld_reg_3,
      FSWI_Rd_Vld_reg_20 => FSWI_Rd_Vld_reg_21,
      FSWI_Rd_Vld_reg_21 => FSWI_Rd_Vld_reg_22,
      FSWI_Rd_Vld_reg_22 => FSWI_Rd_Vld_reg_23,
      FSWI_Rd_Vld_reg_23 => FSWI_Rd_Vld_reg_24,
      FSWI_Rd_Vld_reg_24 => FSWI_Rd_Vld_reg_25,
      FSWI_Rd_Vld_reg_25 => FSWI_Rd_Vld_reg_26,
      FSWI_Rd_Vld_reg_26 => FSWI_Rd_Vld_reg_27,
      FSWI_Rd_Vld_reg_27 => FSWI_Rd_Vld_reg_28,
      FSWI_Rd_Vld_reg_28 => FSWI_Rd_Vld_reg_29,
      FSWI_Rd_Vld_reg_29 => FSWI_Rd_Vld_reg_30,
      FSWI_Rd_Vld_reg_3 => FSWI_Rd_Vld_reg_4,
      FSWI_Rd_Vld_reg_30 => FSWI_Rd_Vld_reg_31,
      FSWI_Rd_Vld_reg_31 => FSWI_Rd_Vld_reg_32,
      FSWI_Rd_Vld_reg_32 => FSWI_Rd_Vld_reg_33,
      FSWI_Rd_Vld_reg_33 => FSWI_Rd_Vld_reg_34,
      FSWI_Rd_Vld_reg_34 => FSWI_Rd_Vld_reg_35,
      FSWI_Rd_Vld_reg_35 => FSWI_Rd_Vld_reg_36,
      FSWI_Rd_Vld_reg_36 => FSWI_Rd_Vld_reg_37,
      FSWI_Rd_Vld_reg_37 => FSWI_Rd_Vld_reg_38,
      FSWI_Rd_Vld_reg_38 => FSWI_Rd_Vld_reg_39,
      FSWI_Rd_Vld_reg_39 => FSWI_Rd_Vld_reg_40,
      FSWI_Rd_Vld_reg_4 => FSWI_Rd_Vld_reg_5,
      FSWI_Rd_Vld_reg_40 => FSWI_Rd_Vld_reg_41,
      FSWI_Rd_Vld_reg_41 => FSWI_Rd_Vld_reg_42,
      FSWI_Rd_Vld_reg_42 => FSWI_Rd_Vld_reg_43,
      FSWI_Rd_Vld_reg_43 => FSWI_Rd_Vld_reg_44,
      FSWI_Rd_Vld_reg_44 => FSWI_Rd_Vld_reg_45,
      FSWI_Rd_Vld_reg_45 => FSWI_Rd_Vld_reg_46,
      FSWI_Rd_Vld_reg_46 => FSWI_Rd_Vld_reg_47,
      FSWI_Rd_Vld_reg_47 => FSWI_Rd_Vld_reg_48,
      FSWI_Rd_Vld_reg_5 => FSWI_Rd_Vld_reg_6,
      FSWI_Rd_Vld_reg_6 => FSWI_Rd_Vld_reg_7,
      FSWI_Rd_Vld_reg_7 => FSWI_Rd_Vld_reg_8,
      FSWI_Rd_Vld_reg_8 => FSWI_Rd_Vld_reg_9,
      FSWI_Rd_Vld_reg_9 => FSWI_Rd_Vld_reg_10,
      \GEN_MUX_N_CNT.Add_in_reg[17]\ => \GEN_MUX_N_CNT.Add_in_reg[17]\,
      \GEN_MUX_N_CNT.Add_in_reg[17]_0\ => \GEN_MUX_N_CNT.Add_in_reg[17]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[17]_1\ => \GEN_MUX_N_CNT.Add_in_reg[17]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[18]\ => \GEN_MUX_N_CNT.Add_in_reg[18]\,
      \GEN_MUX_N_CNT.Add_in_reg[18]_0\ => \GEN_MUX_N_CNT.Add_in_reg[18]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[18]_1\ => \GEN_MUX_N_CNT.Add_in_reg[18]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[19]\ => \GEN_MUX_N_CNT.Add_in_reg[19]\,
      \GEN_MUX_N_CNT.Add_in_reg[19]_0\ => \GEN_MUX_N_CNT.Add_in_reg[19]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[19]_1\ => \GEN_MUX_N_CNT.Add_in_reg[19]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[20]\ => \GEN_MUX_N_CNT.Add_in_reg[20]\,
      \GEN_MUX_N_CNT.Add_in_reg[20]_0\ => \GEN_MUX_N_CNT.Add_in_reg[20]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[20]_1\ => \GEN_MUX_N_CNT.Add_in_reg[20]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[21]\ => \GEN_MUX_N_CNT.Add_in_reg[21]\,
      \GEN_MUX_N_CNT.Add_in_reg[21]_0\ => \GEN_MUX_N_CNT.Add_in_reg[21]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[21]_1\ => \GEN_MUX_N_CNT.Add_in_reg[21]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[22]\ => \GEN_MUX_N_CNT.Add_in_reg[22]\,
      \GEN_MUX_N_CNT.Add_in_reg[22]_0\ => \GEN_MUX_N_CNT.Add_in_reg[22]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[22]_1\ => \GEN_MUX_N_CNT.Add_in_reg[22]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[23]\ => \GEN_MUX_N_CNT.Add_in_reg[23]\,
      \GEN_MUX_N_CNT.Add_in_reg[23]_0\ => \GEN_MUX_N_CNT.Add_in_reg[23]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[23]_1\ => \GEN_MUX_N_CNT.Add_in_reg[23]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[24]\ => \GEN_MUX_N_CNT.Add_in_reg[24]\,
      \GEN_MUX_N_CNT.Add_in_reg[24]_0\ => \GEN_MUX_N_CNT.Add_in_reg[24]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[24]_1\ => \GEN_MUX_N_CNT.Add_in_reg[24]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[25]\ => \GEN_MUX_N_CNT.Add_in_reg[25]\,
      \GEN_MUX_N_CNT.Add_in_reg[25]_0\ => \GEN_MUX_N_CNT.Add_in_reg[25]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[25]_1\ => \GEN_MUX_N_CNT.Add_in_reg[25]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[26]\ => \GEN_MUX_N_CNT.Add_in_reg[26]\,
      \GEN_MUX_N_CNT.Add_in_reg[26]_0\ => \GEN_MUX_N_CNT.Add_in_reg[26]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[26]_1\ => \GEN_MUX_N_CNT.Add_in_reg[26]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[27]\ => \GEN_MUX_N_CNT.Add_in_reg[27]\,
      \GEN_MUX_N_CNT.Add_in_reg[27]_0\ => \GEN_MUX_N_CNT.Add_in_reg[27]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[27]_1\ => \GEN_MUX_N_CNT.Add_in_reg[27]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[28]\ => \GEN_MUX_N_CNT.Add_in_reg[28]\,
      \GEN_MUX_N_CNT.Add_in_reg[28]_0\ => \GEN_MUX_N_CNT.Add_in_reg[28]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[28]_1\ => \GEN_MUX_N_CNT.Add_in_reg[28]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[29]\ => \GEN_MUX_N_CNT.Add_in_reg[29]\,
      \GEN_MUX_N_CNT.Add_in_reg[29]_0\ => \GEN_MUX_N_CNT.Add_in_reg[29]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[29]_1\ => \GEN_MUX_N_CNT.Add_in_reg[29]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[30]\ => \GEN_MUX_N_CNT.Add_in_reg[30]\,
      \GEN_MUX_N_CNT.Add_in_reg[30]_0\ => \GEN_MUX_N_CNT.Add_in_reg[30]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[30]_1\ => \GEN_MUX_N_CNT.Add_in_reg[30]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[31]\(14 downto 0) => \GEN_MUX_N_CNT.Add_in_reg[31]\(14 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[31]_0\ => \GEN_MUX_N_CNT.Add_in_reg[31]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_1\(14 downto 0) => S1_Max_Read_Latency(31 downto 17),
      \GEN_MUX_N_CNT.Add_in_reg[31]_2\ => \GEN_MUX_N_CNT.Add_in_reg[31]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_3\ => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_4\ => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_5\ => \GEN_MUX_N_CNT.Add_in_reg[31]_4\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_6\ => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_7\ => \GEN_MUX_N_CNT.Add_in_reg[31]_6\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_8\ => \GEN_MUX_N_CNT.Add_in_reg[31]_7\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_9\ => \GEN_MUX_N_CNT.Add_in_reg[31]_8\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10]\ => FBC_WR_BEAT_CNT_n_10,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11]\ => FBC_WR_BEAT_CNT_n_11,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12]\ => FBC_WR_BEAT_CNT_n_12,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13]\ => FBC_WR_BEAT_CNT_n_13,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14]\ => FBC_WR_BEAT_CNT_n_14,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15]\ => FBC_WR_BEAT_CNT_n_15,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16]\ => FBC_WR_BEAT_CNT_n_16,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17]\ => \^fbc_rd_vld_reg_1\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18]\ => \^fbc_rd_vld_reg_2\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19]\ => \^fbc_rd_vld_reg_3\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1]\ => FBC_WR_BEAT_CNT_n_1,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20]\ => \^fbc_rd_vld_reg_4\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21]\ => \^fbc_rd_vld_reg_5\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22]\ => \^fbc_rd_vld_reg_6\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23]\ => \^fbc_rd_vld_reg_7\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24]\ => \^fbc_rd_vld_reg_8\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25]\ => \^fbc_rd_vld_reg_9\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26]\ => \^fbc_rd_vld_reg_10\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27]\ => \^fbc_rd_vld_reg_11\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28]\ => \^fbc_rd_vld_reg_12\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29]\ => \^fbc_rd_vld_reg_13\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2]\ => \^fbc_rd_vld_reg_0\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30]\ => \^fbc_rd_vld_reg_14\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\ => \^fswi_rd_vld\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(30 downto 0) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(30 downto 0),
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3\ => \^fbc_rd_vld_reg_15\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\(30 downto 0) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3\(30 downto 0),
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3]\ => FBC_WR_BEAT_CNT_n_3,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4]\ => FBC_WR_BEAT_CNT_n_4,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5]\ => FBC_WR_BEAT_CNT_n_5,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6]\ => FBC_WR_BEAT_CNT_n_6,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7]\ => FBC_WR_BEAT_CNT_n_7,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8]\ => FBC_WR_BEAT_CNT_n_8,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9]\ => FBC_WR_BEAT_CNT_n_9,
      Last_fifo_Wr_en => Last_fifo_Wr_en,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(4 downto 0) => \wptr_reg[4]_8\(4 downto 0),
      \Read_Latency_Int_reg[17]\ => \Read_Latency_Int_reg[17]_0\,
      \Read_Latency_Int_reg[17]_0\ => \Read_Latency_Int_reg[17]_1\,
      \Read_Latency_Int_reg[17]_1\ => \Read_Latency_Int_reg[17]_2\,
      \Read_Latency_Int_reg[18]\ => \Read_Latency_Int_reg[18]_0\,
      \Read_Latency_Int_reg[18]_0\ => \Read_Latency_Int_reg[18]_1\,
      \Read_Latency_Int_reg[18]_1\ => \Read_Latency_Int_reg[18]_2\,
      \Read_Latency_Int_reg[19]\ => \Read_Latency_Int_reg[19]_0\,
      \Read_Latency_Int_reg[19]_0\ => \Read_Latency_Int_reg[19]_1\,
      \Read_Latency_Int_reg[19]_1\ => \Read_Latency_Int_reg[19]_2\,
      \Read_Latency_Int_reg[20]\ => \Read_Latency_Int_reg[20]_0\,
      \Read_Latency_Int_reg[20]_0\ => \Read_Latency_Int_reg[20]_1\,
      \Read_Latency_Int_reg[20]_1\ => \Read_Latency_Int_reg[20]_2\,
      \Read_Latency_Int_reg[21]\ => \Read_Latency_Int_reg[21]_0\,
      \Read_Latency_Int_reg[21]_0\ => \Read_Latency_Int_reg[21]_1\,
      \Read_Latency_Int_reg[21]_1\ => \Read_Latency_Int_reg[21]_2\,
      \Read_Latency_Int_reg[22]\ => \Read_Latency_Int_reg[22]_0\,
      \Read_Latency_Int_reg[22]_0\ => \Read_Latency_Int_reg[22]_1\,
      \Read_Latency_Int_reg[22]_1\ => \Read_Latency_Int_reg[22]_2\,
      \Read_Latency_Int_reg[23]\ => \Read_Latency_Int_reg[23]_0\,
      \Read_Latency_Int_reg[23]_0\ => \Read_Latency_Int_reg[23]_1\,
      \Read_Latency_Int_reg[23]_1\ => \Read_Latency_Int_reg[23]_2\,
      \Read_Latency_Int_reg[24]\ => \Read_Latency_Int_reg[24]_0\,
      \Read_Latency_Int_reg[24]_0\ => \Read_Latency_Int_reg[24]_1\,
      \Read_Latency_Int_reg[24]_1\ => \Read_Latency_Int_reg[24]_2\,
      \Read_Latency_Int_reg[25]\ => \Read_Latency_Int_reg[25]_0\,
      \Read_Latency_Int_reg[25]_0\ => \Read_Latency_Int_reg[25]_1\,
      \Read_Latency_Int_reg[25]_1\ => \Read_Latency_Int_reg[25]_2\,
      \Read_Latency_Int_reg[26]\ => \Read_Latency_Int_reg[26]_0\,
      \Read_Latency_Int_reg[26]_0\ => \Read_Latency_Int_reg[26]_1\,
      \Read_Latency_Int_reg[26]_1\ => \Read_Latency_Int_reg[26]_2\,
      \Read_Latency_Int_reg[27]\ => \Read_Latency_Int_reg[27]_0\,
      \Read_Latency_Int_reg[27]_0\ => \Read_Latency_Int_reg[27]_1\,
      \Read_Latency_Int_reg[27]_1\ => \Read_Latency_Int_reg[27]_2\,
      \Read_Latency_Int_reg[28]\ => \Read_Latency_Int_reg[28]_0\,
      \Read_Latency_Int_reg[28]_0\ => \Read_Latency_Int_reg[28]_1\,
      \Read_Latency_Int_reg[28]_1\ => \Read_Latency_Int_reg[28]_2\,
      \Read_Latency_Int_reg[29]\ => \Read_Latency_Int_reg[29]_0\,
      \Read_Latency_Int_reg[29]_0\ => \Read_Latency_Int_reg[29]_1\,
      \Read_Latency_Int_reg[29]_1\ => \Read_Latency_Int_reg[29]_2\,
      \Read_Latency_Int_reg[30]\ => \Read_Latency_Int_reg[30]_0\,
      \Read_Latency_Int_reg[30]_0\ => \Read_Latency_Int_reg[30]_1\,
      \Read_Latency_Int_reg[30]_1\ => \Read_Latency_Int_reg[30]_2\,
      \Read_Latency_Int_reg[31]\ => \Read_Latency_Int_reg[31]_0\,
      \Read_Latency_Int_reg[31]_0\ => \Read_Latency_Int_reg[31]_1\,
      \Read_Latency_Int_reg[31]_1\ => \Read_Latency_Int_reg[31]_2\,
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      \dout_reg[0]_0\(0) => \dout_reg[0]\(0),
      \dout_reg[31]_0\(30 downto 0) => \dout_reg[31]\(30 downto 0),
      \dout_reg[31]_1\(30 downto 0) => \dout_reg[31]_0\(30 downto 0),
      \dout_reg[31]_2\(31 downto 0) => \dout_reg[31]_1\(31 downto 0),
      \empty2__0\ => \empty2__0_0\,
      empty_reg_0(0) => FSWI_Rd_En,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_4\(4 downto 0),
      \wptr_reg[5]_0\ => \^ext_trig_metric_en\
    );
FWL_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => FWL_Rd_En,
      Q => FWL_Rd_Vld,
      R => Wr_cnt_ld
    );
FWL_WR_LAST_CNT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_41\
     port map (
      E(0) => FWL_Rd_En,
      FWL1_Empty => FWL1_Empty,
      FWL_Empty => FWL_Empty,
      Last_fifo_Wr_en => Last_fifo_Wr_en,
      Metrics_Cnt_En => Metrics_Cnt_En,
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      \empty2__0\ => \empty2__0_0\,
      empty_reg_0 => \^ext_trig_metric_en\,
      \wptr_reg[0]_0\(0) => \^ext_trig_metric_en_reg_2\(0)
    );
First_Read_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_1_axi_rvalid,
      I1 => slot_1_axi_rready,
      I2 => Read_going_on,
      O => First_Read
    );
First_Read_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => First_Read,
      Q => First_Read_reg,
      R => Wr_cnt_ld
    );
First_Write_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_1_axi_wvalid,
      I1 => slot_1_axi_wready,
      I2 => Write_going_on,
      O => First_Write
    );
First_Write_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => First_Write,
      Q => First_Write_d1,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Mst_Rd_Idle_Cnt_En0,
      Q => Mst_Rd_Idle_Cnt_En(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Num_BValids_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Num_BValids_En0,
      Q => Num_BValids_En(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Num_RLasts_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Num_RLasts_En0,
      Q => Num_RLasts_En(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      I1 => num_rd_beats(1),
      I2 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      I3 => num_rd_beats(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\,
      I1 => num_rd_beats(6),
      I2 => num_rd_beats(7),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      I4 => num_rd_beats(8),
      I5 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\,
      I1 => num_rd_beats(6),
      I2 => num_rd_beats(7),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      I4 => num_rd_beats(8),
      I5 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FD525D52540B040"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\,
      I1 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\,
      I2 => num_rd_beats(8),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\,
      I4 => num_rd_beats(7),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      I1 => num_rd_beats(1),
      I2 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      I3 => num_rd_beats(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Last_Read_buf,
      Q => S1_Read_Byte_Cnt_En,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(0),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(10),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(9),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\,
      O(3 downto 0) => Read_Byte_Cnt0(10 downto 7),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_75\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_76\,
      DI(0) => '0',
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\,
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(11),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(10),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(12),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(11),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(13),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(12),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(14),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(13),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\,
      O(3 downto 0) => Read_Byte_Cnt0(14 downto 11),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\,
      CO(2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED\(2),
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\,
      O(3) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED\(3),
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\,
      S(3) => '1',
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(15),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(14),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(16),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(15),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_77\,
      O(3 downto 2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Read_Byte_Cnt0(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\,
      S(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      CO(2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED\(2),
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\,
      O(3) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED\(3),
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\,
      S(3) => '1',
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(1),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(1),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(2),
      Q => S1_Read_Byte_Cnt(2),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_73\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_74\,
      DI(0) => '0',
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      O(2 downto 0) => Read_Byte_Cnt0(2 downto 0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(3),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(2),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(4),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(3),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(5),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(4),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(6),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(5),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      DI(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      DI(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      O(3 downto 0) => Read_Byte_Cnt0(6 downto 3),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\,
      S(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\,
      S(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\,
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(7),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(6),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(8),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(7),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Metrics_Cnt_En_Int,
      D => Read_Byte_Cnt0(9),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(8),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rtrans_Cnt_En0,
      Q => Rtrans_Cnt_En(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => slot_1_axi_awready,
      I1 => slot_1_axi_awvalid,
      O => p_54_in
    );
\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Wtrans_Cnt_En0,
      Q => Wtrans_Cnt_En(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo_42
     port map (
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\,
      E(0) => slot_1_axi_arready_0(0),
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_4\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_5\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_6\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_7\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9_0\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\,
      Q(8 downto 0) => num_rd_beats(8 downto 0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      \dout_reg[1]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\,
      \dout_reg[1]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\,
      \dout_reg[1]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\,
      \dout_reg[1]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\,
      \dout_reg[1]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\,
      \dout_reg[1]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\,
      \dout_reg[1]_2\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_73\,
      \dout_reg[1]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_74\,
      \dout_reg[2]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\,
      \dout_reg[2]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\,
      \dout_reg[2]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\,
      \dout_reg[4]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\,
      \dout_reg[4]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\,
      \dout_reg[4]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\,
      \dout_reg[4]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\,
      \dout_reg[4]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\,
      \dout_reg[4]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\,
      \dout_reg[4]_2\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_75\,
      \dout_reg[4]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_76\,
      \dout_reg[5]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\,
      \dout_reg[5]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\,
      \dout_reg[5]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\,
      \dout_reg[5]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\,
      \dout_reg[5]_1\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\,
      \dout_reg[5]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\,
      \dout_reg[5]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\,
      \dout_reg[6]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\,
      \dout_reg[6]_1\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\,
      \dout_reg[6]_1\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\,
      \dout_reg[6]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\,
      \dout_reg[6]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\,
      \dout_reg[6]_2\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\,
      \dout_reg[6]_2\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\,
      \dout_reg[6]_2\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\,
      \dout_reg[6]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\,
      \dout_reg[6]_3\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\,
      \dout_reg[6]_3\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\,
      \dout_reg[6]_3\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\,
      \dout_reg[6]_3\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\,
      \dout_reg[7]_0\(7) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\,
      \dout_reg[7]_0\(6) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\,
      \dout_reg[7]_0\(5) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      \dout_reg[7]_0\(4) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      \dout_reg[7]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\,
      \dout_reg[7]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      \dout_reg[7]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      \dout_reg[7]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\,
      \dout_reg[7]_1\ => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\,
      \dout_reg[7]_2\(7 downto 0) => \dout_reg[7]_2\(7 downto 0),
      \num_rd_beats_reg[2]\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\,
      \num_rd_beats_reg[2]\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\,
      \num_rd_beats_reg[2]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\,
      \num_rd_beats_reg[2]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\,
      \num_rd_beats_reg[6]\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\,
      \num_rd_beats_reg[6]\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\,
      \num_rd_beats_reg[6]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\,
      \num_rd_beats_reg[6]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\,
      \num_rd_beats_reg[7]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_77\,
      \num_rd_beats_reg[8]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]\(4 downto 0),
      slot_1_axi_arready => slot_1_axi_arready,
      slot_1_axi_arvalid => slot_1_axi_arvalid,
      slot_1_axi_rlast => slot_1_axi_rlast,
      slot_1_axi_rlast_0(0) => \^e\(0),
      slot_1_axi_rready => slot_1_axi_rready,
      slot_1_axi_rvalid => slot_1_axi_rvalid,
      \wptr_reg[4]_0\(4 downto 0) => \wptr_reg[4]\(4 downto 0)
    );
\GEN_MUX_N_CNT.Add_in[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(0),
      I1 => Metric_Sel_1(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_5__1\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(0),
      I1 => Metric_Sel_2(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_5__1\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_1\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(0),
      I1 => Metric_Sel_0(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_5__1\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_2\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => S1_Read_Byte_Cnt(2),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[2]\,
      I2 => S1_Max_Read_Latency(2),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => S1_Read_Byte_Cnt(2),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[2]_0\,
      I2 => S1_Max_Read_Latency(2),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_1\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => S1_Read_Byte_Cnt(2),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[2]_1\,
      I2 => S1_Max_Read_Latency(2),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_2\
    );
IDLE_CNT_AWID_MATCH: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_43\
     port map (
      E(0) => FSWI_Rd_En,
      En_Id_Based => En_Id_Based,
      F1_Wr_Data => F1_Wr_Data,
      FSWI1_Empty => FSWI1_Empty,
      FSWI_Empty => FSWI_Empty,
      FSWI_Rd_Data => FSWI_Rd_Data,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\ => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]\ => \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]\,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]\ => \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]\,
      \GEN_MUX_N_CNT.Add_in_Valid_i_17\(0) => \GEN_MUX_N_CNT.Add_in_Valid_i_17\(0),
      Metric_Sel_0(1 downto 0) => Metric_Sel_0(1 downto 0),
      Metric_Sel_1(1 downto 0) => Metric_Sel_1(1 downto 0),
      Metric_Sel_2(1 downto 0) => Metric_Sel_2(1 downto 0),
      Q(4 downto 0) => \wptr_reg[4]_9\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      Slv_Wr_Idle_Cnt_En(1 downto 0) => Slv_Wr_Idle_Cnt_En(1 downto 0),
      Write_Latency_En(0) => Write_Latency_En(1),
      awid_match_d1 => awid_match_d1,
      core_aclk => core_aclk,
      dout0_7 => dout0_7,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_3\(4 downto 0),
      \wptr_reg[5]_0\(0) => \wptr_reg[0]\(0)
    );
LAST_CNT_AWID_MATCH: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_44\
     port map (
      E(0) => FWL_Rd_En,
      FWL1_Empty => FWL1_Empty,
      FWL_Empty => FWL_Empty,
      FWL_Rd_Data => FWL_Rd_Data,
      Q(4 downto 0) => \wptr_reg[4]_7\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      dout0_6 => dout0_6,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_5\(4 downto 0),
      \wptr_reg[0]_0\(0) => \wptr_reg[0]\(0)
    );
Last_Read_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \^e\(0),
      Q => Last_Read_buf,
      R => Wr_cnt_ld
    );
Last_Write_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => slot_1_axi_wlast,
      I1 => slot_1_axi_wvalid,
      I2 => slot_1_axi_wready,
      O => Last_Write
    );
Last_Write_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Last_Write,
      Q => Last_fifo_Wr_en,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Max_Read_Latency_Int1,
      I1 => \^read_latency_en\(0),
      O => Max_Read_Latency_Int0
    );
\Max_Read_Latency_Int[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(26),
      I1 => S1_Max_Read_Latency(26),
      I2 => \^s1_read_latency\(27),
      I3 => S1_Max_Read_Latency(27),
      O => \Max_Read_Latency_Int[31]_i_10_n_0\
    );
\Max_Read_Latency_Int[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(24),
      I1 => S1_Max_Read_Latency(24),
      I2 => \^s1_read_latency\(25),
      I3 => S1_Max_Read_Latency(25),
      O => \Max_Read_Latency_Int[31]_i_11_n_0\
    );
\Max_Read_Latency_Int[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(22),
      I1 => S1_Max_Read_Latency(22),
      I2 => S1_Max_Read_Latency(23),
      I3 => \^s1_read_latency\(23),
      O => \Max_Read_Latency_Int[31]_i_13_n_0\
    );
\Max_Read_Latency_Int[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(20),
      I1 => S1_Max_Read_Latency(20),
      I2 => S1_Max_Read_Latency(21),
      I3 => \^s1_read_latency\(21),
      O => \Max_Read_Latency_Int[31]_i_14_n_0\
    );
\Max_Read_Latency_Int[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(18),
      I1 => S1_Max_Read_Latency(18),
      I2 => S1_Max_Read_Latency(19),
      I3 => \^s1_read_latency\(19),
      O => \Max_Read_Latency_Int[31]_i_15_n_0\
    );
\Max_Read_Latency_Int[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(16),
      I1 => \^max_read_latency_int_reg[16]_0\(15),
      I2 => S1_Max_Read_Latency(17),
      I3 => \^s1_read_latency\(17),
      O => \Max_Read_Latency_Int[31]_i_16_n_0\
    );
\Max_Read_Latency_Int[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(22),
      I1 => S1_Max_Read_Latency(22),
      I2 => \^s1_read_latency\(23),
      I3 => S1_Max_Read_Latency(23),
      O => \Max_Read_Latency_Int[31]_i_17_n_0\
    );
\Max_Read_Latency_Int[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(20),
      I1 => S1_Max_Read_Latency(20),
      I2 => \^s1_read_latency\(21),
      I3 => S1_Max_Read_Latency(21),
      O => \Max_Read_Latency_Int[31]_i_18_n_0\
    );
\Max_Read_Latency_Int[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(18),
      I1 => S1_Max_Read_Latency(18),
      I2 => \^s1_read_latency\(19),
      I3 => S1_Max_Read_Latency(19),
      O => \Max_Read_Latency_Int[31]_i_19_n_0\
    );
\Max_Read_Latency_Int[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(16),
      I1 => \^max_read_latency_int_reg[16]_0\(15),
      I2 => \^s1_read_latency\(17),
      I3 => S1_Max_Read_Latency(17),
      O => \Max_Read_Latency_Int[31]_i_20_n_0\
    );
\Max_Read_Latency_Int[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(14),
      I1 => \^max_read_latency_int_reg[16]_0\(13),
      I2 => \^max_read_latency_int_reg[16]_0\(14),
      I3 => \^s1_read_latency\(15),
      O => \Max_Read_Latency_Int[31]_i_22_n_0\
    );
\Max_Read_Latency_Int[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(12),
      I1 => \^max_read_latency_int_reg[16]_0\(11),
      I2 => \^max_read_latency_int_reg[16]_0\(12),
      I3 => \^s1_read_latency\(13),
      O => \Max_Read_Latency_Int[31]_i_23_n_0\
    );
\Max_Read_Latency_Int[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(10),
      I1 => \^max_read_latency_int_reg[16]_0\(9),
      I2 => \^max_read_latency_int_reg[16]_0\(10),
      I3 => \^s1_read_latency\(11),
      O => \Max_Read_Latency_Int[31]_i_24_n_0\
    );
\Max_Read_Latency_Int[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(8),
      I1 => \^max_read_latency_int_reg[16]_0\(7),
      I2 => \^max_read_latency_int_reg[16]_0\(8),
      I3 => \^s1_read_latency\(9),
      O => \Max_Read_Latency_Int[31]_i_25_n_0\
    );
\Max_Read_Latency_Int[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(14),
      I1 => \^max_read_latency_int_reg[16]_0\(13),
      I2 => \^s1_read_latency\(15),
      I3 => \^max_read_latency_int_reg[16]_0\(14),
      O => \Max_Read_Latency_Int[31]_i_26_n_0\
    );
\Max_Read_Latency_Int[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(12),
      I1 => \^max_read_latency_int_reg[16]_0\(11),
      I2 => \^s1_read_latency\(13),
      I3 => \^max_read_latency_int_reg[16]_0\(12),
      O => \Max_Read_Latency_Int[31]_i_27_n_0\
    );
\Max_Read_Latency_Int[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(10),
      I1 => \^max_read_latency_int_reg[16]_0\(9),
      I2 => \^s1_read_latency\(11),
      I3 => \^max_read_latency_int_reg[16]_0\(10),
      O => \Max_Read_Latency_Int[31]_i_28_n_0\
    );
\Max_Read_Latency_Int[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(8),
      I1 => \^max_read_latency_int_reg[16]_0\(7),
      I2 => \^s1_read_latency\(9),
      I3 => \^max_read_latency_int_reg[16]_0\(8),
      O => \Max_Read_Latency_Int[31]_i_29_n_0\
    );
\Max_Read_Latency_Int[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(6),
      I1 => \^max_read_latency_int_reg[16]_0\(5),
      I2 => \^max_read_latency_int_reg[16]_0\(6),
      I3 => \^s1_read_latency\(7),
      O => \Max_Read_Latency_Int[31]_i_30_n_0\
    );
\Max_Read_Latency_Int[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(4),
      I1 => \^max_read_latency_int_reg[16]_0\(3),
      I2 => \^max_read_latency_int_reg[16]_0\(4),
      I3 => \^s1_read_latency\(5),
      O => \Max_Read_Latency_Int[31]_i_31_n_0\
    );
\Max_Read_Latency_Int[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(2),
      I1 => S1_Max_Read_Latency(2),
      I2 => \^max_read_latency_int_reg[16]_0\(2),
      I3 => \^s1_read_latency\(3),
      O => \Max_Read_Latency_Int[31]_i_32_n_0\
    );
\Max_Read_Latency_Int[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(0),
      I1 => \^max_read_latency_int_reg[16]_0\(0),
      I2 => \^max_read_latency_int_reg[16]_0\(1),
      I3 => \^s1_read_latency\(1),
      O => \Max_Read_Latency_Int[31]_i_33_n_0\
    );
\Max_Read_Latency_Int[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(6),
      I1 => \^max_read_latency_int_reg[16]_0\(5),
      I2 => \^s1_read_latency\(7),
      I3 => \^max_read_latency_int_reg[16]_0\(6),
      O => \Max_Read_Latency_Int[31]_i_34_n_0\
    );
\Max_Read_Latency_Int[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(4),
      I1 => \^max_read_latency_int_reg[16]_0\(3),
      I2 => \^s1_read_latency\(5),
      I3 => \^max_read_latency_int_reg[16]_0\(4),
      O => \Max_Read_Latency_Int[31]_i_35_n_0\
    );
\Max_Read_Latency_Int[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(2),
      I1 => S1_Max_Read_Latency(2),
      I2 => \^s1_read_latency\(3),
      I3 => \^max_read_latency_int_reg[16]_0\(2),
      O => \Max_Read_Latency_Int[31]_i_36_n_0\
    );
\Max_Read_Latency_Int[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(0),
      I1 => \^max_read_latency_int_reg[16]_0\(0),
      I2 => \^s1_read_latency\(1),
      I3 => \^max_read_latency_int_reg[16]_0\(1),
      O => \Max_Read_Latency_Int[31]_i_37_n_0\
    );
\Max_Read_Latency_Int[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(30),
      I1 => S1_Max_Read_Latency(30),
      I2 => S1_Max_Read_Latency(31),
      I3 => \^s1_read_latency\(31),
      O => \Max_Read_Latency_Int[31]_i_4_n_0\
    );
\Max_Read_Latency_Int[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(28),
      I1 => S1_Max_Read_Latency(28),
      I2 => S1_Max_Read_Latency(29),
      I3 => \^s1_read_latency\(29),
      O => \Max_Read_Latency_Int[31]_i_5_n_0\
    );
\Max_Read_Latency_Int[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(26),
      I1 => S1_Max_Read_Latency(26),
      I2 => S1_Max_Read_Latency(27),
      I3 => \^s1_read_latency\(27),
      O => \Max_Read_Latency_Int[31]_i_6_n_0\
    );
\Max_Read_Latency_Int[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s1_read_latency\(24),
      I1 => S1_Max_Read_Latency(24),
      I2 => S1_Max_Read_Latency(25),
      I3 => \^s1_read_latency\(25),
      O => \Max_Read_Latency_Int[31]_i_7_n_0\
    );
\Max_Read_Latency_Int[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(30),
      I1 => S1_Max_Read_Latency(30),
      I2 => \^s1_read_latency\(31),
      I3 => S1_Max_Read_Latency(31),
      O => \Max_Read_Latency_Int[31]_i_8_n_0\
    );
\Max_Read_Latency_Int[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s1_read_latency\(28),
      I1 => S1_Max_Read_Latency(28),
      I2 => \^s1_read_latency\(29),
      I3 => S1_Max_Read_Latency(29),
      O => \Max_Read_Latency_Int[31]_i_9_n_0\
    );
\Max_Read_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(0),
      Q => \^max_read_latency_int_reg[16]_0\(0),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(10),
      Q => \^max_read_latency_int_reg[16]_0\(9),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(11),
      Q => \^max_read_latency_int_reg[16]_0\(10),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(12),
      Q => \^max_read_latency_int_reg[16]_0\(11),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(13),
      Q => \^max_read_latency_int_reg[16]_0\(12),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(14),
      Q => \^max_read_latency_int_reg[16]_0\(13),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(15),
      Q => \^max_read_latency_int_reg[16]_0\(14),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(16),
      Q => \^max_read_latency_int_reg[16]_0\(15),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(17),
      Q => S1_Max_Read_Latency(17),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(18),
      Q => S1_Max_Read_Latency(18),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(19),
      Q => S1_Max_Read_Latency(19),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(1),
      Q => \^max_read_latency_int_reg[16]_0\(1),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(20),
      Q => S1_Max_Read_Latency(20),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(21),
      Q => S1_Max_Read_Latency(21),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(22),
      Q => S1_Max_Read_Latency(22),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(23),
      Q => S1_Max_Read_Latency(23),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(24),
      Q => S1_Max_Read_Latency(24),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(25),
      Q => S1_Max_Read_Latency(25),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(26),
      Q => S1_Max_Read_Latency(26),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(27),
      Q => S1_Max_Read_Latency(27),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(28),
      Q => S1_Max_Read_Latency(28),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(29),
      Q => S1_Max_Read_Latency(29),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(2),
      Q => S1_Max_Read_Latency(2),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(30),
      Q => S1_Max_Read_Latency(30),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(31),
      Q => S1_Max_Read_Latency(31),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_21_n_0\,
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_12_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_12_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_12_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_22_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_23_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_24_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_25_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_26_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_27_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_28_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_29_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_3_n_0\,
      CO(3) => Max_Read_Latency_Int1,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_2_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_2_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_4_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_5_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_6_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_7_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_8_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_9_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_10_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_11_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_21_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_21_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_21_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_30_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_31_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_32_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_33_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_34_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_35_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_36_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_37_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_12_n_0\,
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_3_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_3_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_3_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_13_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_14_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_15_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_16_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_17_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_18_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_19_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_20_n_0\
    );
\Max_Read_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(3),
      Q => \^max_read_latency_int_reg[16]_0\(2),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(4),
      Q => \^max_read_latency_int_reg[16]_0\(3),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(5),
      Q => \^max_read_latency_int_reg[16]_0\(4),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(6),
      Q => \^max_read_latency_int_reg[16]_0\(5),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(7),
      Q => \^max_read_latency_int_reg[16]_0\(6),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(8),
      Q => \^max_read_latency_int_reg[16]_0\(7),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s1_read_latency\(9),
      Q => \^max_read_latency_int_reg[16]_0\(8),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => F34_Rd_Vld_reg_d2,
      I1 => wid_match_reg_d2,
      I2 => \^update_max_wr_lat\,
      O => Max_Write_Latency_Int0
    );
\Max_Write_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^max_write_latency_int_reg[31]_0\(0),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^max_write_latency_int_reg[31]_0\(10),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^max_write_latency_int_reg[31]_0\(11),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^max_write_latency_int_reg[31]_0\(12),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^max_write_latency_int_reg[31]_0\(13),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^max_write_latency_int_reg[31]_0\(14),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^max_write_latency_int_reg[31]_0\(15),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \^max_write_latency_int_reg[31]_0\(16),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \^max_write_latency_int_reg[31]_0\(17),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \^max_write_latency_int_reg[31]_0\(18),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \^max_write_latency_int_reg[31]_0\(19),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^max_write_latency_int_reg[31]_0\(1),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \^max_write_latency_int_reg[31]_0\(20),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \^max_write_latency_int_reg[31]_0\(21),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \^max_write_latency_int_reg[31]_0\(22),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \^max_write_latency_int_reg[31]_0\(23),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \^max_write_latency_int_reg[31]_0\(24),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \^max_write_latency_int_reg[31]_0\(25),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \^max_write_latency_int_reg[31]_0\(26),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \^max_write_latency_int_reg[31]_0\(27),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \^max_write_latency_int_reg[31]_0\(28),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \^max_write_latency_int_reg[31]_0\(29),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^max_write_latency_int_reg[31]_0\(2),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \^max_write_latency_int_reg[31]_0\(30),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \^max_write_latency_int_reg[31]_0\(31),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^max_write_latency_int_reg[31]_0\(3),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^max_write_latency_int_reg[31]_0\(4),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^max_write_latency_int_reg[31]_0\(5),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^max_write_latency_int_reg[31]_0\(6),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^max_write_latency_int_reg[31]_0\(7),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^max_write_latency_int_reg[31]_0\(8),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^max_write_latency_int_reg[31]_0\(9),
      R => Wr_cnt_ld
    );
\Min_Read_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Min_Read_Latency_Int1,
      I1 => \^read_latency_en\(0),
      O => Min_Read_Latency_Int0
    );
\Min_Read_Latency_Int[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(26),
      I1 => \^s1_read_latency\(26),
      I2 => \^min_read_latency_int_reg[31]_0\(27),
      I3 => \^s1_read_latency\(27),
      O => \Min_Read_Latency_Int[31]_i_10_n_0\
    );
\Min_Read_Latency_Int[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(24),
      I1 => \^s1_read_latency\(24),
      I2 => \^min_read_latency_int_reg[31]_0\(25),
      I3 => \^s1_read_latency\(25),
      O => \Min_Read_Latency_Int[31]_i_11_n_0\
    );
\Min_Read_Latency_Int[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(22),
      I1 => \^s1_read_latency\(22),
      I2 => \^s1_read_latency\(23),
      I3 => \^min_read_latency_int_reg[31]_0\(23),
      O => \Min_Read_Latency_Int[31]_i_13_n_0\
    );
\Min_Read_Latency_Int[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(20),
      I1 => \^s1_read_latency\(20),
      I2 => \^s1_read_latency\(21),
      I3 => \^min_read_latency_int_reg[31]_0\(21),
      O => \Min_Read_Latency_Int[31]_i_14_n_0\
    );
\Min_Read_Latency_Int[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(18),
      I1 => \^s1_read_latency\(18),
      I2 => \^s1_read_latency\(19),
      I3 => \^min_read_latency_int_reg[31]_0\(19),
      O => \Min_Read_Latency_Int[31]_i_15_n_0\
    );
\Min_Read_Latency_Int[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(16),
      I1 => \^s1_read_latency\(16),
      I2 => \^s1_read_latency\(17),
      I3 => \^min_read_latency_int_reg[31]_0\(17),
      O => \Min_Read_Latency_Int[31]_i_16_n_0\
    );
\Min_Read_Latency_Int[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(22),
      I1 => \^s1_read_latency\(22),
      I2 => \^min_read_latency_int_reg[31]_0\(23),
      I3 => \^s1_read_latency\(23),
      O => \Min_Read_Latency_Int[31]_i_17_n_0\
    );
\Min_Read_Latency_Int[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(20),
      I1 => \^s1_read_latency\(20),
      I2 => \^min_read_latency_int_reg[31]_0\(21),
      I3 => \^s1_read_latency\(21),
      O => \Min_Read_Latency_Int[31]_i_18_n_0\
    );
\Min_Read_Latency_Int[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(18),
      I1 => \^s1_read_latency\(18),
      I2 => \^min_read_latency_int_reg[31]_0\(19),
      I3 => \^s1_read_latency\(19),
      O => \Min_Read_Latency_Int[31]_i_19_n_0\
    );
\Min_Read_Latency_Int[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(16),
      I1 => \^s1_read_latency\(16),
      I2 => \^min_read_latency_int_reg[31]_0\(17),
      I3 => \^s1_read_latency\(17),
      O => \Min_Read_Latency_Int[31]_i_20_n_0\
    );
\Min_Read_Latency_Int[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(14),
      I1 => \^s1_read_latency\(14),
      I2 => \^s1_read_latency\(15),
      I3 => \^min_read_latency_int_reg[31]_0\(15),
      O => \Min_Read_Latency_Int[31]_i_22_n_0\
    );
\Min_Read_Latency_Int[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(12),
      I1 => \^s1_read_latency\(12),
      I2 => \^s1_read_latency\(13),
      I3 => \^min_read_latency_int_reg[31]_0\(13),
      O => \Min_Read_Latency_Int[31]_i_23_n_0\
    );
\Min_Read_Latency_Int[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(10),
      I1 => \^s1_read_latency\(10),
      I2 => \^s1_read_latency\(11),
      I3 => \^min_read_latency_int_reg[31]_0\(11),
      O => \Min_Read_Latency_Int[31]_i_24_n_0\
    );
\Min_Read_Latency_Int[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(8),
      I1 => \^s1_read_latency\(8),
      I2 => \^s1_read_latency\(9),
      I3 => \^min_read_latency_int_reg[31]_0\(9),
      O => \Min_Read_Latency_Int[31]_i_25_n_0\
    );
\Min_Read_Latency_Int[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(14),
      I1 => \^s1_read_latency\(14),
      I2 => \^min_read_latency_int_reg[31]_0\(15),
      I3 => \^s1_read_latency\(15),
      O => \Min_Read_Latency_Int[31]_i_26_n_0\
    );
\Min_Read_Latency_Int[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(12),
      I1 => \^s1_read_latency\(12),
      I2 => \^min_read_latency_int_reg[31]_0\(13),
      I3 => \^s1_read_latency\(13),
      O => \Min_Read_Latency_Int[31]_i_27_n_0\
    );
\Min_Read_Latency_Int[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(10),
      I1 => \^s1_read_latency\(10),
      I2 => \^min_read_latency_int_reg[31]_0\(11),
      I3 => \^s1_read_latency\(11),
      O => \Min_Read_Latency_Int[31]_i_28_n_0\
    );
\Min_Read_Latency_Int[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(8),
      I1 => \^s1_read_latency\(8),
      I2 => \^min_read_latency_int_reg[31]_0\(9),
      I3 => \^s1_read_latency\(9),
      O => \Min_Read_Latency_Int[31]_i_29_n_0\
    );
\Min_Read_Latency_Int[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(6),
      I1 => \^s1_read_latency\(6),
      I2 => \^s1_read_latency\(7),
      I3 => \^min_read_latency_int_reg[31]_0\(7),
      O => \Min_Read_Latency_Int[31]_i_30_n_0\
    );
\Min_Read_Latency_Int[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(4),
      I1 => \^s1_read_latency\(4),
      I2 => \^s1_read_latency\(5),
      I3 => \^min_read_latency_int_reg[31]_0\(5),
      O => \Min_Read_Latency_Int[31]_i_31_n_0\
    );
\Min_Read_Latency_Int[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(2),
      I1 => \^s1_read_latency\(2),
      I2 => \^s1_read_latency\(3),
      I3 => \^min_read_latency_int_reg[31]_0\(3),
      O => \Min_Read_Latency_Int[31]_i_32_n_0\
    );
\Min_Read_Latency_Int[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(0),
      I1 => \^s1_read_latency\(0),
      I2 => \^s1_read_latency\(1),
      I3 => \^min_read_latency_int_reg[31]_0\(1),
      O => \Min_Read_Latency_Int[31]_i_33_n_0\
    );
\Min_Read_Latency_Int[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(6),
      I1 => \^s1_read_latency\(6),
      I2 => \^min_read_latency_int_reg[31]_0\(7),
      I3 => \^s1_read_latency\(7),
      O => \Min_Read_Latency_Int[31]_i_34_n_0\
    );
\Min_Read_Latency_Int[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(4),
      I1 => \^s1_read_latency\(4),
      I2 => \^min_read_latency_int_reg[31]_0\(5),
      I3 => \^s1_read_latency\(5),
      O => \Min_Read_Latency_Int[31]_i_35_n_0\
    );
\Min_Read_Latency_Int[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(2),
      I1 => \^s1_read_latency\(2),
      I2 => \^min_read_latency_int_reg[31]_0\(3),
      I3 => \^s1_read_latency\(3),
      O => \Min_Read_Latency_Int[31]_i_36_n_0\
    );
\Min_Read_Latency_Int[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(0),
      I1 => \^s1_read_latency\(0),
      I2 => \^min_read_latency_int_reg[31]_0\(1),
      I3 => \^s1_read_latency\(1),
      O => \Min_Read_Latency_Int[31]_i_37_n_0\
    );
\Min_Read_Latency_Int[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(30),
      I1 => \^s1_read_latency\(30),
      I2 => \^s1_read_latency\(31),
      I3 => \^min_read_latency_int_reg[31]_0\(31),
      O => \Min_Read_Latency_Int[31]_i_4_n_0\
    );
\Min_Read_Latency_Int[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(28),
      I1 => \^s1_read_latency\(28),
      I2 => \^s1_read_latency\(29),
      I3 => \^min_read_latency_int_reg[31]_0\(29),
      O => \Min_Read_Latency_Int[31]_i_5_n_0\
    );
\Min_Read_Latency_Int[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(26),
      I1 => \^s1_read_latency\(26),
      I2 => \^s1_read_latency\(27),
      I3 => \^min_read_latency_int_reg[31]_0\(27),
      O => \Min_Read_Latency_Int[31]_i_6_n_0\
    );
\Min_Read_Latency_Int[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(24),
      I1 => \^s1_read_latency\(24),
      I2 => \^s1_read_latency\(25),
      I3 => \^min_read_latency_int_reg[31]_0\(25),
      O => \Min_Read_Latency_Int[31]_i_7_n_0\
    );
\Min_Read_Latency_Int[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(30),
      I1 => \^s1_read_latency\(30),
      I2 => \^min_read_latency_int_reg[31]_0\(31),
      I3 => \^s1_read_latency\(31),
      O => \Min_Read_Latency_Int[31]_i_8_n_0\
    );
\Min_Read_Latency_Int[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_read_latency_int_reg[31]_0\(28),
      I1 => \^s1_read_latency\(28),
      I2 => \^min_read_latency_int_reg[31]_0\(29),
      I3 => \^s1_read_latency\(29),
      O => \Min_Read_Latency_Int[31]_i_9_n_0\
    );
\Min_Read_Latency_Int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(0),
      Q => \^min_read_latency_int_reg[31]_0\(0),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(10),
      Q => \^min_read_latency_int_reg[31]_0\(10),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(11),
      Q => \^min_read_latency_int_reg[31]_0\(11),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(12),
      Q => \^min_read_latency_int_reg[31]_0\(12),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(13),
      Q => \^min_read_latency_int_reg[31]_0\(13),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(14),
      Q => \^min_read_latency_int_reg[31]_0\(14),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(15),
      Q => \^min_read_latency_int_reg[31]_0\(15),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(16),
      Q => \^min_read_latency_int_reg[31]_0\(16),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(17),
      Q => \^min_read_latency_int_reg[31]_0\(17),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(18),
      Q => \^min_read_latency_int_reg[31]_0\(18),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(19),
      Q => \^min_read_latency_int_reg[31]_0\(19),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(1),
      Q => \^min_read_latency_int_reg[31]_0\(1),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(20),
      Q => \^min_read_latency_int_reg[31]_0\(20),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(21),
      Q => \^min_read_latency_int_reg[31]_0\(21),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(22),
      Q => \^min_read_latency_int_reg[31]_0\(22),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(23),
      Q => \^min_read_latency_int_reg[31]_0\(23),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(24),
      Q => \^min_read_latency_int_reg[31]_0\(24),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(25),
      Q => \^min_read_latency_int_reg[31]_0\(25),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(26),
      Q => \^min_read_latency_int_reg[31]_0\(26),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(27),
      Q => \^min_read_latency_int_reg[31]_0\(27),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(28),
      Q => \^min_read_latency_int_reg[31]_0\(28),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(29),
      Q => \^min_read_latency_int_reg[31]_0\(29),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(2),
      Q => \^min_read_latency_int_reg[31]_0\(2),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(30),
      Q => \^min_read_latency_int_reg[31]_0\(30),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(31),
      Q => \^min_read_latency_int_reg[31]_0\(31),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_21_n_0\,
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_12_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_12_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_12_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_22_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_23_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_24_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_25_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_26_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_27_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_28_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_29_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_3_n_0\,
      CO(3) => Min_Read_Latency_Int1,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_2_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_2_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_4_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_5_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_6_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_7_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_8_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_9_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_10_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_11_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_21_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_21_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_21_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_30_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_31_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_32_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_33_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_34_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_35_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_36_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_37_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_12_n_0\,
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_3_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_3_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_3_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_13_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_14_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_15_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_16_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_17_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_18_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_19_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_20_n_0\
    );
\Min_Read_Latency_Int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(3),
      Q => \^min_read_latency_int_reg[31]_0\(3),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(4),
      Q => \^min_read_latency_int_reg[31]_0\(4),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(5),
      Q => \^min_read_latency_int_reg[31]_0\(5),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(6),
      Q => \^min_read_latency_int_reg[31]_0\(6),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(7),
      Q => \^min_read_latency_int_reg[31]_0\(7),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(8),
      Q => \^min_read_latency_int_reg[31]_0\(8),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s1_read_latency\(9),
      Q => \^min_read_latency_int_reg[31]_0\(9),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => F34_Rd_Vld_reg_d2,
      I1 => wid_match_reg_d2,
      I2 => \^update_min_wr_lat\,
      O => Min_Write_Latency_Int0
    );
\Min_Write_Latency_Int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^min_write_latency_int_reg[31]_0\(0),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^min_write_latency_int_reg[31]_0\(10),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^min_write_latency_int_reg[31]_0\(11),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^min_write_latency_int_reg[31]_0\(12),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^min_write_latency_int_reg[31]_0\(13),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^min_write_latency_int_reg[31]_0\(14),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^min_write_latency_int_reg[31]_0\(15),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \^min_write_latency_int_reg[31]_0\(16),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \^min_write_latency_int_reg[31]_0\(17),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \^min_write_latency_int_reg[31]_0\(18),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \^min_write_latency_int_reg[31]_0\(19),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^min_write_latency_int_reg[31]_0\(1),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \^min_write_latency_int_reg[31]_0\(20),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \^min_write_latency_int_reg[31]_0\(21),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \^min_write_latency_int_reg[31]_0\(22),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \^min_write_latency_int_reg[31]_0\(23),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \^min_write_latency_int_reg[31]_0\(24),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \^min_write_latency_int_reg[31]_0\(25),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \^min_write_latency_int_reg[31]_0\(26),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \^min_write_latency_int_reg[31]_0\(27),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \^min_write_latency_int_reg[31]_0\(28),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \^min_write_latency_int_reg[31]_0\(29),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^min_write_latency_int_reg[31]_0\(2),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \^min_write_latency_int_reg[31]_0\(30),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \^min_write_latency_int_reg[31]_0\(31),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^min_write_latency_int_reg[31]_0\(3),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^min_write_latency_int_reg[31]_0\(4),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^min_write_latency_int_reg[31]_0\(5),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^min_write_latency_int_reg[31]_0\(6),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^min_write_latency_int_reg[31]_0\(7),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^min_write_latency_int_reg[31]_0\(8),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^min_write_latency_int_reg[31]_0\(9),
      S => Wr_cnt_ld
    );
No_Rd_Ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00300000"
    )
        port map (
      I0 => \^no_rd_ready_reg_0\,
      I1 => slot_1_axi_arready,
      I2 => slot_1_axi_arvalid,
      I3 => Rd_Lat_Start,
      I4 => rst_int_n,
      O => No_Rd_Ready_i_1_n_0
    );
No_Rd_Ready_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => No_Rd_Ready_i_1_n_0,
      Q => \^no_rd_ready_reg_0\,
      R => '0'
    );
No_Wr_Ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2200"
    )
        port map (
      I0 => slot_1_axi_awvalid,
      I1 => slot_1_axi_awready,
      I2 => No_Wr_Ready,
      I3 => rst_int_n,
      O => No_Wr_Ready_i_1_n_0
    );
No_Wr_Ready_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => No_Wr_Ready_i_1_n_0,
      Q => No_Wr_Ready,
      R => '0'
    );
Rd_Add_Issue_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Add_Issue6_out,
      Q => Rd_Add_Issue_reg_0,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(0),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(10),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(11),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(12),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(13),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(14),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(15),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(16),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(17),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(18),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(19),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(1),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(20),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(21),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(22),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(23),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(24),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(25),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(26),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(27),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(28),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(29),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(2),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(30),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(31),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(32),
      Q => Rd_Latency_Fifo_Rd_Data_D1(32),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(3),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(4),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(5),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(6),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(7),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(8),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(9),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Rd_En_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_En,
      Q => Rd_Latency_Fifo_Rd_En_D1,
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_12,
      Q => Rd_Latency_Fifo_Rd_En,
      R => '0'
    );
\Rd_Latency_Fifo_Wr_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(0),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(0),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(10),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(10),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(11),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(11),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(12),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(12),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(13),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(13),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(14),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(14),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(15),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(15),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(16),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(16),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(17),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(17),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(18),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(18),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(19),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(19),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(1),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(1),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(20),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(20),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(21),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(21),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(22),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(22),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(23),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(23),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(24),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(24),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(25),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(25),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(26),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(26),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(27),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(27),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(28),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(28),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(29),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(29),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(2),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(2),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(30),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(30),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(31),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(31),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Ovf,
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(32),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(3),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(3),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(4),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(4),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(5),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(5),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(6),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(6),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(7),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(7),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(8),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(8),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      D => Read_Latency_Cnt_Out(9),
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(9),
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Wr_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_11,
      Q => Rd_Latency_Fifo_Wr_En,
      R => '0'
    );
\Read_Latency_Cnt_Out_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(0),
      Q => Read_Latency_Cnt_Out_D1(0),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(10),
      Q => Read_Latency_Cnt_Out_D1(10),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(11),
      Q => Read_Latency_Cnt_Out_D1(11),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(12),
      Q => Read_Latency_Cnt_Out_D1(12),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(13),
      Q => Read_Latency_Cnt_Out_D1(13),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(14),
      Q => Read_Latency_Cnt_Out_D1(14),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(15),
      Q => Read_Latency_Cnt_Out_D1(15),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(16),
      Q => Read_Latency_Cnt_Out_D1(16),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(17),
      Q => Read_Latency_Cnt_Out_D1(17),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(18),
      Q => Read_Latency_Cnt_Out_D1(18),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(19),
      Q => Read_Latency_Cnt_Out_D1(19),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(1),
      Q => Read_Latency_Cnt_Out_D1(1),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(20),
      Q => Read_Latency_Cnt_Out_D1(20),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(21),
      Q => Read_Latency_Cnt_Out_D1(21),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(22),
      Q => Read_Latency_Cnt_Out_D1(22),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(23),
      Q => Read_Latency_Cnt_Out_D1(23),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(24),
      Q => Read_Latency_Cnt_Out_D1(24),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(25),
      Q => Read_Latency_Cnt_Out_D1(25),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(26),
      Q => Read_Latency_Cnt_Out_D1(26),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(27),
      Q => Read_Latency_Cnt_Out_D1(27),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(28),
      Q => Read_Latency_Cnt_Out_D1(28),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(29),
      Q => Read_Latency_Cnt_Out_D1(29),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(2),
      Q => Read_Latency_Cnt_Out_D1(2),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(30),
      Q => Read_Latency_Cnt_Out_D1(30),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(31),
      Q => Read_Latency_Cnt_Out_D1(31),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Ovf,
      Q => Read_Latency_Cnt_Out_D1(32),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(3),
      Q => Read_Latency_Cnt_Out_D1(3),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(4),
      Q => Read_Latency_Cnt_Out_D1(4),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(5),
      Q => Read_Latency_Cnt_Out_D1(5),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(6),
      Q => Read_Latency_Cnt_Out_D1(6),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(7),
      Q => Read_Latency_Cnt_Out_D1(7),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(8),
      Q => Read_Latency_Cnt_Out_D1(8),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(9),
      Q => Read_Latency_Cnt_Out_D1(9),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(0),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(10),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(11),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(12),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(13),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(14),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(15),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(16),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(17),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(18),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(19),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(1),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(20),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(21),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(22),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(23),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(24),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(25),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(26),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(27),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(28),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(29),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(2),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(30),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(31),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(32),
      Q => Read_Latency_Cnt_Out_D2(32),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(3),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(4),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(5),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(6),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(7),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(8),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(9),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
Read_Latency_En_Int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A8000000A800"
    )
        port map (
      I0 => rst_int_n,
      I1 => Rd_Latency_Fifo_Rd_En_D1,
      I2 => Read_Latency_One_D1,
      I3 => Metrics_Cnt_En,
      I4 => Use_Ext_Trigger,
      I5 => \^ext_trig_metric_en\,
      O => Read_Latency_En_Int2_out
    );
Read_Latency_En_Int_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_En_Int2_out,
      Q => \^read_latency_en\(0),
      R => '0'
    );
\Read_Latency_Int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => Read_Latency_Int1_in(0),
      I1 => Rd_Latency_Fifo_Rd_En_D1,
      I2 => Read_Latency_One_D1,
      I3 => \^s1_read_latency\(0),
      O => \Read_Latency_Int[0]_i_1_n_0\
    );
\Read_Latency_Int[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      O => \Read_Latency_Int[11]_i_2_n_0\
    );
\Read_Latency_Int[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      O => \Read_Latency_Int[11]_i_3_n_0\
    );
\Read_Latency_Int[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      O => \Read_Latency_Int[11]_i_4_n_0\
    );
\Read_Latency_Int[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      O => \Read_Latency_Int[11]_i_5_n_0\
    );
\Read_Latency_Int[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[11]_i_6_n_0\
    );
\Read_Latency_Int[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[11]_i_7_n_0\
    );
\Read_Latency_Int[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[11]_i_8_n_0\
    );
\Read_Latency_Int[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[11]_i_9_n_0\
    );
\Read_Latency_Int[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      O => \Read_Latency_Int[15]_i_2_n_0\
    );
\Read_Latency_Int[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      O => \Read_Latency_Int[15]_i_3_n_0\
    );
\Read_Latency_Int[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      O => \Read_Latency_Int[15]_i_4_n_0\
    );
\Read_Latency_Int[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      O => \Read_Latency_Int[15]_i_5_n_0\
    );
\Read_Latency_Int[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[15]_i_6_n_0\
    );
\Read_Latency_Int[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[15]_i_7_n_0\
    );
\Read_Latency_Int[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[15]_i_8_n_0\
    );
\Read_Latency_Int[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[15]_i_9_n_0\
    );
\Read_Latency_Int[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      O => \Read_Latency_Int[19]_i_2_n_0\
    );
\Read_Latency_Int[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      O => \Read_Latency_Int[19]_i_3_n_0\
    );
\Read_Latency_Int[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      O => \Read_Latency_Int[19]_i_4_n_0\
    );
\Read_Latency_Int[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      O => \Read_Latency_Int[19]_i_5_n_0\
    );
\Read_Latency_Int[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[19]_i_6_n_0\
    );
\Read_Latency_Int[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[19]_i_7_n_0\
    );
\Read_Latency_Int[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[19]_i_8_n_0\
    );
\Read_Latency_Int[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[19]_i_9_n_0\
    );
\Read_Latency_Int[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      O => \Read_Latency_Int[23]_i_2_n_0\
    );
\Read_Latency_Int[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      O => \Read_Latency_Int[23]_i_3_n_0\
    );
\Read_Latency_Int[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      O => \Read_Latency_Int[23]_i_4_n_0\
    );
\Read_Latency_Int[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      O => \Read_Latency_Int[23]_i_5_n_0\
    );
\Read_Latency_Int[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[23]_i_6_n_0\
    );
\Read_Latency_Int[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[23]_i_7_n_0\
    );
\Read_Latency_Int[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[23]_i_8_n_0\
    );
\Read_Latency_Int[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[23]_i_9_n_0\
    );
\Read_Latency_Int[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      O => \Read_Latency_Int[27]_i_2_n_0\
    );
\Read_Latency_Int[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      O => \Read_Latency_Int[27]_i_3_n_0\
    );
\Read_Latency_Int[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      O => \Read_Latency_Int[27]_i_4_n_0\
    );
\Read_Latency_Int[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      O => \Read_Latency_Int[27]_i_5_n_0\
    );
\Read_Latency_Int[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[27]_i_6_n_0\
    );
\Read_Latency_Int[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[27]_i_7_n_0\
    );
\Read_Latency_Int[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[27]_i_8_n_0\
    );
\Read_Latency_Int[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[27]_i_9_n_0\
    );
\Read_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Read_Latency_One_D1,
      I1 => rst_int_n,
      O => Read_Latency_Int(14)
    );
\Read_Latency_Int[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_12_n_0\
    );
\Read_Latency_Int[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_13_n_0\
    );
\Read_Latency_Int[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[31]_i_14_n_0\
    );
\Read_Latency_Int[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[31]_i_15_n_0\
    );
\Read_Latency_Int[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_16_n_0\
    );
\Read_Latency_Int[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_17_n_0\
    );
\Read_Latency_Int[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      O => \Read_Latency_Int[31]_i_18_n_0\
    );
\Read_Latency_Int[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      O => \Read_Latency_Int[31]_i_19_n_0\
    );
\Read_Latency_Int[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[31]_i_21_n_0\
    );
\Read_Latency_Int[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[31]_i_22_n_0\
    );
\Read_Latency_Int[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[31]_i_23_n_0\
    );
\Read_Latency_Int[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[31]_i_24_n_0\
    );
\Read_Latency_Int[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      O => \Read_Latency_Int[31]_i_25_n_0\
    );
\Read_Latency_Int[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      O => \Read_Latency_Int[31]_i_26_n_0\
    );
\Read_Latency_Int[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      O => \Read_Latency_Int[31]_i_27_n_0\
    );
\Read_Latency_Int[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      O => \Read_Latency_Int[31]_i_28_n_0\
    );
\Read_Latency_Int[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      O => \Read_Latency_Int[31]_i_3_n_0\
    );
\Read_Latency_Int[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[31]_i_30_n_0\
    );
\Read_Latency_Int[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[31]_i_31_n_0\
    );
\Read_Latency_Int[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[31]_i_32_n_0\
    );
\Read_Latency_Int[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[31]_i_33_n_0\
    );
\Read_Latency_Int[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      O => \Read_Latency_Int[31]_i_34_n_0\
    );
\Read_Latency_Int[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      O => \Read_Latency_Int[31]_i_35_n_0\
    );
\Read_Latency_Int[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      O => \Read_Latency_Int[31]_i_36_n_0\
    );
\Read_Latency_Int[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      O => \Read_Latency_Int[31]_i_37_n_0\
    );
\Read_Latency_Int[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[31]_i_38_n_0\
    );
\Read_Latency_Int[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[31]_i_39_n_0\
    );
\Read_Latency_Int[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_4_n_0\
    );
\Read_Latency_Int[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[31]_i_40_n_0\
    );
\Read_Latency_Int[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[31]_i_41_n_0\
    );
\Read_Latency_Int[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      O => \Read_Latency_Int[31]_i_42_n_0\
    );
\Read_Latency_Int[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      O => \Read_Latency_Int[31]_i_43_n_0\
    );
\Read_Latency_Int[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      O => \Read_Latency_Int[31]_i_44_n_0\
    );
\Read_Latency_Int[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      O => \Read_Latency_Int[31]_i_45_n_0\
    );
\Read_Latency_Int[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      O => \Read_Latency_Int[31]_i_5_n_0\
    );
\Read_Latency_Int[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[31]_i_6_n_0\
    );
\Read_Latency_Int[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[31]_i_7_n_0\
    );
\Read_Latency_Int[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[31]_i_8_n_0\
    );
\Read_Latency_Int[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[31]_i_9_n_0\
    );
\Read_Latency_Int[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      O => \Read_Latency_Int[3]_i_2_n_0\
    );
\Read_Latency_Int[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      O => \Read_Latency_Int[3]_i_3_n_0\
    );
\Read_Latency_Int[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      O => \Read_Latency_Int[3]_i_4_n_0\
    );
\Read_Latency_Int[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      O => \Read_Latency_Int[3]_i_5_n_0\
    );
\Read_Latency_Int[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[3]_i_6_n_0\
    );
\Read_Latency_Int[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[3]_i_7_n_0\
    );
\Read_Latency_Int[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[3]_i_8_n_0\
    );
\Read_Latency_Int[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[3]_i_9_n_0\
    );
\Read_Latency_Int[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      O => \Read_Latency_Int[7]_i_2_n_0\
    );
\Read_Latency_Int[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      O => \Read_Latency_Int[7]_i_3_n_0\
    );
\Read_Latency_Int[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      O => \Read_Latency_Int[7]_i_4_n_0\
    );
\Read_Latency_Int[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      O => \Read_Latency_Int[7]_i_5_n_0\
    );
\Read_Latency_Int[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[7]_i_6_n_0\
    );
\Read_Latency_Int[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[7]_i_7_n_0\
    );
\Read_Latency_Int[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[7]_i_8_n_0\
    );
\Read_Latency_Int[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A5"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I3 => Read_Latency_Cnt_Out_D2(32),
      I4 => Rd_Latency_Fifo_Rd_Data_D1(32),
      O => \Read_Latency_Int[7]_i_9_n_0\
    );
\Read_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Read_Latency_Int[0]_i_1_n_0\,
      Q => \^s1_read_latency\(0),
      R => Wr_cnt_ld
    );
\Read_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(10),
      Q => \^s1_read_latency\(10),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(11),
      Q => \^s1_read_latency\(11),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[7]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[11]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[11]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[11]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[11]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[11]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[11]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[11]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(11 downto 8),
      S(3) => \Read_Latency_Int[11]_i_6_n_0\,
      S(2) => \Read_Latency_Int[11]_i_7_n_0\,
      S(1) => \Read_Latency_Int[11]_i_8_n_0\,
      S(0) => \Read_Latency_Int[11]_i_9_n_0\
    );
\Read_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(12),
      Q => \^s1_read_latency\(12),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(13),
      Q => \^s1_read_latency\(13),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(14),
      Q => \^s1_read_latency\(14),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(15),
      Q => \^s1_read_latency\(15),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[11]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[15]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[15]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[15]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[15]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[15]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[15]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[15]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(15 downto 12),
      S(3) => \Read_Latency_Int[15]_i_6_n_0\,
      S(2) => \Read_Latency_Int[15]_i_7_n_0\,
      S(1) => \Read_Latency_Int[15]_i_8_n_0\,
      S(0) => \Read_Latency_Int[15]_i_9_n_0\
    );
\Read_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(16),
      Q => \^s1_read_latency\(16),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(17),
      Q => \^s1_read_latency\(17),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(18),
      Q => \^s1_read_latency\(18),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(19),
      Q => \^s1_read_latency\(19),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[15]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[19]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[19]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[19]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[19]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[19]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[19]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[19]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(19 downto 16),
      S(3) => \Read_Latency_Int[19]_i_6_n_0\,
      S(2) => \Read_Latency_Int[19]_i_7_n_0\,
      S(1) => \Read_Latency_Int[19]_i_8_n_0\,
      S(0) => \Read_Latency_Int[19]_i_9_n_0\
    );
\Read_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(1),
      Q => \^s1_read_latency\(1),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(20),
      Q => \^s1_read_latency\(20),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(21),
      Q => \^s1_read_latency\(21),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(22),
      Q => \^s1_read_latency\(22),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(23),
      Q => \^s1_read_latency\(23),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[19]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[23]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[23]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[23]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[23]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[23]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[23]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[23]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(23 downto 20),
      S(3) => \Read_Latency_Int[23]_i_6_n_0\,
      S(2) => \Read_Latency_Int[23]_i_7_n_0\,
      S(1) => \Read_Latency_Int[23]_i_8_n_0\,
      S(0) => \Read_Latency_Int[23]_i_9_n_0\
    );
\Read_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(24),
      Q => \^s1_read_latency\(24),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(25),
      Q => \^s1_read_latency\(25),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(26),
      Q => \^s1_read_latency\(26),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(27),
      Q => \^s1_read_latency\(27),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[23]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[27]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[27]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[27]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[27]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[27]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[27]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[27]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(27 downto 24),
      S(3) => \Read_Latency_Int[27]_i_6_n_0\,
      S(2) => \Read_Latency_Int[27]_i_7_n_0\,
      S(1) => \Read_Latency_Int[27]_i_8_n_0\,
      S(0) => \Read_Latency_Int[27]_i_9_n_0\
    );
\Read_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(28),
      Q => \^s1_read_latency\(28),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(29),
      Q => \^s1_read_latency\(29),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(2),
      Q => \^s1_read_latency\(2),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(30),
      Q => \^s1_read_latency\(30),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(31),
      Q => \^s1_read_latency\(31),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_11_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_10_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_10_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_10_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_12_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_13_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_14_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_15_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_16_n_0\,
      S(2) => \Read_Latency_Int[31]_i_17_n_0\,
      S(1) => \Read_Latency_Int[31]_i_18_n_0\,
      S(0) => \Read_Latency_Int[31]_i_19_n_0\
    );
\Read_Latency_Int_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_20_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_11_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_11_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_11_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_21_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_22_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_23_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_24_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_25_n_0\,
      S(2) => \Read_Latency_Int[31]_i_26_n_0\,
      S(1) => \Read_Latency_Int[31]_i_27_n_0\,
      S(0) => \Read_Latency_Int[31]_i_28_n_0\
    );
\Read_Latency_Int_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Read_Latency_Int_reg[31]_i_2_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_2_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Read_Latency_Int[31]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(31 downto 28),
      S(3) => \Read_Latency_Int[31]_i_6_n_0\,
      S(2) => \Read_Latency_Int[31]_i_7_n_0\,
      S(1) => \Read_Latency_Int[31]_i_8_n_0\,
      S(0) => \Read_Latency_Int[31]_i_9_n_0\
    );
\Read_Latency_Int_reg[31]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_29_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_20_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_20_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_20_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_30_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_31_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_32_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_33_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_34_n_0\,
      S(2) => \Read_Latency_Int[31]_i_35_n_0\,
      S(1) => \Read_Latency_Int[31]_i_36_n_0\,
      S(0) => \Read_Latency_Int[31]_i_37_n_0\
    );
\Read_Latency_Int_reg[31]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Read_Latency_Int_reg[31]_i_29_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_29_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_29_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_38_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_39_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_40_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_41_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_42_n_0\,
      S(2) => \Read_Latency_Int[31]_i_43_n_0\,
      S(1) => \Read_Latency_Int[31]_i_44_n_0\,
      S(0) => \Read_Latency_Int[31]_i_45_n_0\
    );
\Read_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(3),
      Q => \^s1_read_latency\(3),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Read_Latency_Int_reg[3]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[3]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[3]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Read_Latency_Int[3]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[3]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[3]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[3]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(3 downto 0),
      S(3) => \Read_Latency_Int[3]_i_6_n_0\,
      S(2) => \Read_Latency_Int[3]_i_7_n_0\,
      S(1) => \Read_Latency_Int[3]_i_8_n_0\,
      S(0) => \Read_Latency_Int[3]_i_9_n_0\
    );
\Read_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(4),
      Q => \^s1_read_latency\(4),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(5),
      Q => \^s1_read_latency\(5),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(6),
      Q => \^s1_read_latency\(6),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(7),
      Q => \^s1_read_latency\(7),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[3]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[7]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[7]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[7]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[7]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[7]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[7]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[7]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(7 downto 4),
      S(3) => \Read_Latency_Int[7]_i_6_n_0\,
      S(2) => \Read_Latency_Int[7]_i_7_n_0\,
      S(1) => \Read_Latency_Int[7]_i_8_n_0\,
      S(0) => \Read_Latency_Int[7]_i_9_n_0\
    );
\Read_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(8),
      Q => \^s1_read_latency\(8),
      R => Read_Latency_Int(14)
    );
\Read_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(9),
      Q => \^s1_read_latency\(9),
      R => Read_Latency_Int(14)
    );
Read_Latency_One_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_One_D10,
      Q => Read_Latency_One_D1,
      R => Wr_cnt_ld
    );
Read_Latency_One_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \^e\(0),
      I1 => First_Read,
      I2 => Rd_Lat_Start,
      I3 => Last_Read_buf,
      I4 => Rd_Lat_End,
      I5 => First_Read_reg,
      O => rd_latency_end
    );
Read_Latency_One_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_One,
      Q => Read_Latency_One_reg_n_0,
      R => Wr_cnt_ld
    );
Read_going_on_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888C88888888888"
    )
        port map (
      I0 => Read_going_on,
      I1 => rst_int_n,
      I2 => slot_1_axi_rready,
      I3 => slot_1_axi_rvalid,
      I4 => slot_1_axi_rlast,
      I5 => Read_Beat_Cnt_En1,
      O => Read_going_on_i_1_n_0
    );
Read_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_going_on_i_1_n_0,
      Q => Read_going_on,
      R => '0'
    );
\S_Null_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => '1',
      Q => \^s1_s_null_byte_cnt\(0),
      R => Wr_cnt_ld
    );
\Slv_Wr_Idle_Cnt_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => slot_1_axi_wready,
      I1 => slot_1_axi_wvalid,
      I2 => slot_1_axi_wlast,
      I3 => rst_int_n,
      O => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slot_1_axi_wvalid,
      I1 => slot_1_axi_wready,
      O => Wr_Idle
    );
\Slv_Wr_Idle_Cnt_i[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(0),
      O => \Slv_Wr_Idle_Cnt_i[0]_i_4_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(0),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_7\,
      S(3 downto 1) => Slv_Wr_Idle_Cnt_i_reg(3 downto 1),
      S(0) => \Slv_Wr_Idle_Cnt_i[0]_i_4_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(10),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(11),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(12),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(15 downto 12)
    );
\Slv_Wr_Idle_Cnt_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(13),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(14),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(15),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(16),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(19 downto 16)
    );
\Slv_Wr_Idle_Cnt_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(17),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(18),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(19),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(1),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(20),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(23 downto 20)
    );
\Slv_Wr_Idle_Cnt_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(21),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(22),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(23),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(24),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(27 downto 24)
    );
\Slv_Wr_Idle_Cnt_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(25),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(26),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(27),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(28),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_0\,
      CO(3) => \NLW_Slv_Wr_Idle_Cnt_i_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(31 downto 28)
    );
\Slv_Wr_Idle_Cnt_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(29),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(2),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(30),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(31),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(3),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(4),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(7 downto 4)
    );
\Slv_Wr_Idle_Cnt_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(5),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(6),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(7),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(8),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7\,
      S(3 downto 0) => Slv_Wr_Idle_Cnt_i_reg(11 downto 8)
    );
\Slv_Wr_Idle_Cnt_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(9),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Fifo_Wr_data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rst_int_n,
      I1 => slot_1_axi_wready,
      I2 => slot_1_axi_wvalid,
      I3 => slot_1_axi_wlast,
      O => Slv_Wr_Idle_Fifo_Wr_data
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(0),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(0),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(10),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(10),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(11),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(11),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(12),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(12),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(13),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(13),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(14),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(14),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(15),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(15),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(16),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(16),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(17),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(17),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(18),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(18),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(19),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(19),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(1),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(1),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(20),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(20),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(21),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(21),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(22),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(22),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(23),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(23),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(24),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(24),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(25),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(25),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(26),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(26),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(27),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(27),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(28),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(28),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(29),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(29),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(2),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(2),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(30),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(30),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(31),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(31),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(3),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(3),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(4),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(4),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(5),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(5),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(6),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(6),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(7),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(7),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(8),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(8),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Slv_Wr_Idle_Fifo_Wr_data,
      D => Slv_Wr_Idle_Cnt_i_reg(9),
      Q => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(9),
      R => '0'
    );
Wr_Add_Issue_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"50"
    )
        port map (
      I0 => No_Wr_Ready,
      I1 => slot_1_axi_awready,
      I2 => slot_1_axi_awvalid,
      O => Wr_Add_Issue_i_1_n_0
    );
Wr_Add_Issue_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Wr_Add_Issue_i_1_n_0,
      Q => Wr_Add_Issue_reg_0,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(0),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(10),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(11),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(12),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(13),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(14),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(15),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(16),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(17),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(18),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(19),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(1),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(20),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(21),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(22),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(23),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(24),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(25),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(26),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(27),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(28),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(29),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(2),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(30),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(31),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(3),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(4),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(5),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(6),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(7),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(8),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(9),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Write_Beat_Cnt_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Last_fifo_Wr_en,
      I1 => rst_int_n,
      O => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(0),
      O => \Write_Beat_Cnt_i[0]_i_3_n_0\
    );
\Write_Beat_Cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[0]_i_2_n_7\,
      Q => Write_Beat_Cnt_i_reg(0),
      S => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Write_Beat_Cnt_i_reg[0]_i_2_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[0]_i_2_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[0]_i_2_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Write_Beat_Cnt_i_reg[0]_i_2_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[0]_i_2_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[0]_i_2_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[0]_i_2_n_7\,
      S(3 downto 1) => Write_Beat_Cnt_i_reg(3 downto 1),
      S(0) => \Write_Beat_Cnt_i[0]_i_3_n_0\
    );
\Write_Beat_Cnt_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[8]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(10),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[8]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(11),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[12]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(12),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[8]_i_1_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[12]_i_1_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[12]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[12]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[12]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[12]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[12]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[12]_i_1_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(15 downto 12)
    );
\Write_Beat_Cnt_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[12]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(13),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[12]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(14),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[12]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(15),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[16]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(16),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[12]_i_1_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[16]_i_1_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[16]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[16]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[16]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[16]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[16]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[16]_i_1_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(19 downto 16)
    );
\Write_Beat_Cnt_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[16]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(17),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[16]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(18),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[16]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(19),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[0]_i_2_n_6\,
      Q => Write_Beat_Cnt_i_reg(1),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[20]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(20),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[16]_i_1_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[20]_i_1_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[20]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[20]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[20]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[20]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[20]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[20]_i_1_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(23 downto 20)
    );
\Write_Beat_Cnt_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[20]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(21),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[20]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(22),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[20]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(23),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[24]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(24),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[20]_i_1_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[24]_i_1_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[24]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[24]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[24]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[24]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[24]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[24]_i_1_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(27 downto 24)
    );
\Write_Beat_Cnt_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[24]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(25),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[24]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(26),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[24]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(27),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[28]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(28),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[24]_i_1_n_0\,
      CO(3) => \NLW_Write_Beat_Cnt_i_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Write_Beat_Cnt_i_reg[28]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[28]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[28]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[28]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[28]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[28]_i_1_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(31 downto 28)
    );
\Write_Beat_Cnt_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[28]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(29),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[0]_i_2_n_5\,
      Q => Write_Beat_Cnt_i_reg(2),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[28]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(30),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[28]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(31),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[0]_i_2_n_4\,
      Q => Write_Beat_Cnt_i_reg(3),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[4]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(4),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[0]_i_2_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[4]_i_1_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[4]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[4]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[4]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[4]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[4]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[4]_i_1_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(7 downto 4)
    );
\Write_Beat_Cnt_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[4]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(5),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[4]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(6),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[4]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(7),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[8]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(8),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[4]_i_1_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[8]_i_1_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[8]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[8]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[8]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[8]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[8]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[8]_i_1_n_7\,
      S(3 downto 0) => Write_Beat_Cnt_i_reg(11 downto 8)
    );
\Write_Beat_Cnt_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[8]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(9),
      R => Write_Byte_Cnt_i
    );
Write_Beat_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => slot_1_axi_wready,
      I1 => slot_1_axi_wvalid,
      O => p_39_in
    );
Write_Beat_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_39_in,
      Q => Write_Beat_d1,
      R => Wr_cnt_ld
    );
\Write_Byte_Cnt_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_byte_cnt_d1_reg_n_0_[2]\,
      I1 => Write_Byte_Cnt_i_reg(2),
      O => \Write_Byte_Cnt_i[0]_i_2_n_0\
    );
\Write_Byte_Cnt_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_byte_cnt_d1_reg_n_0_[1]\,
      I1 => Write_Byte_Cnt_i_reg(1),
      O => \Write_Byte_Cnt_i[0]_i_3_n_0\
    );
\Write_Byte_Cnt_i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_byte_cnt_d1_reg_n_0_[0]\,
      I1 => Write_Byte_Cnt_i_reg(0),
      O => \Write_Byte_Cnt_i[0]_i_4_n_0\
    );
\Write_Byte_Cnt_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[0]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(0),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Write_Byte_Cnt_i_reg[0]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[0]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[0]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \wr_byte_cnt_d1_reg_n_0_[2]\,
      DI(1) => \wr_byte_cnt_d1_reg_n_0_[1]\,
      DI(0) => \wr_byte_cnt_d1_reg_n_0_[0]\,
      O(3) => \Write_Byte_Cnt_i_reg[0]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[0]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[0]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[0]_i_1_n_7\,
      S(3) => Write_Byte_Cnt_i_reg(3),
      S(2) => \Write_Byte_Cnt_i[0]_i_2_n_0\,
      S(1) => \Write_Byte_Cnt_i[0]_i_3_n_0\,
      S(0) => \Write_Byte_Cnt_i[0]_i_4_n_0\
    );
\Write_Byte_Cnt_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[8]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(10),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[8]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(11),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[12]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(12),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[8]_i_1_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[12]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[12]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[12]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[12]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[12]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[12]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[12]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(15 downto 12)
    );
\Write_Byte_Cnt_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[12]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(13),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[12]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(14),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[12]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(15),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[16]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(16),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[12]_i_1_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[16]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[16]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[16]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[16]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[16]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[16]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[16]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(19 downto 16)
    );
\Write_Byte_Cnt_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[16]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(17),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[16]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(18),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[16]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(19),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[0]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(1),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[20]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(20),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[16]_i_1_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[20]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[20]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[20]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[20]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[20]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[20]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[20]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(23 downto 20)
    );
\Write_Byte_Cnt_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[20]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(21),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[20]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(22),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[20]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(23),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[24]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(24),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[20]_i_1_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[24]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[24]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[24]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[24]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[24]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[24]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[24]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(27 downto 24)
    );
\Write_Byte_Cnt_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[24]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(25),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[24]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(26),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[24]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(27),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[28]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(28),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[24]_i_1_n_0\,
      CO(3) => \NLW_Write_Byte_Cnt_i_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Write_Byte_Cnt_i_reg[28]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[28]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[28]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[28]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[28]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[28]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(31 downto 28)
    );
\Write_Byte_Cnt_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[28]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(29),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[0]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(2),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[28]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(30),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[28]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(31),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[0]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(3),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[4]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(4),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[0]_i_1_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[4]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[4]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[4]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[4]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[4]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[4]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[4]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(7 downto 4)
    );
\Write_Byte_Cnt_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[4]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(5),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[4]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(6),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[4]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(7),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[8]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(8),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[4]_i_1_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[8]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[8]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[8]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[8]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[8]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[8]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[8]_i_1_n_7\,
      S(3 downto 0) => Write_Byte_Cnt_i_reg(11 downto 8)
    );
\Write_Byte_Cnt_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[8]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(9),
      R => Write_Byte_Cnt_i
    );
Write_Latency_En_Int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800000008000"
    )
        port map (
      I0 => rst_int_n,
      I1 => wid_match_reg_d2,
      I2 => F34_Rd_Vld_reg_d2,
      I3 => Metrics_Cnt_En,
      I4 => Use_Ext_Trigger,
      I5 => \^ext_trig_metric_en\,
      O => Write_Latency_En_Int
    );
Write_Latency_En_Int_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Latency_En_Int,
      Q => Write_Latency_En(1),
      R => '0'
    );
\Write_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wid_match_reg_d2,
      I1 => F34_Rd_Vld_reg_d2,
      O => Write_Latency_Int0
    );
\Write_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \Write_Latency_Int_reg[31]_0\(0),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \Write_Latency_Int_reg[31]_0\(10),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \Write_Latency_Int_reg[31]_0\(11),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \Write_Latency_Int_reg[31]_0\(12),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \Write_Latency_Int_reg[31]_0\(13),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \Write_Latency_Int_reg[31]_0\(14),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \Write_Latency_Int_reg[31]_0\(15),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \Write_Latency_Int_reg[31]_0\(16),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \Write_Latency_Int_reg[31]_0\(17),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \Write_Latency_Int_reg[31]_0\(18),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \Write_Latency_Int_reg[31]_0\(19),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \Write_Latency_Int_reg[31]_0\(1),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \Write_Latency_Int_reg[31]_0\(20),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \Write_Latency_Int_reg[31]_0\(21),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \Write_Latency_Int_reg[31]_0\(22),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \Write_Latency_Int_reg[31]_0\(23),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \Write_Latency_Int_reg[31]_0\(24),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \Write_Latency_Int_reg[31]_0\(25),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \Write_Latency_Int_reg[31]_0\(26),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \Write_Latency_Int_reg[31]_0\(27),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \Write_Latency_Int_reg[31]_0\(28),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \Write_Latency_Int_reg[31]_0\(29),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \Write_Latency_Int_reg[31]_0\(2),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \Write_Latency_Int_reg[31]_0\(30),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \Write_Latency_Int_reg[31]_0\(31),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \Write_Latency_Int_reg[31]_0\(3),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \Write_Latency_Int_reg[31]_0\(4),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \Write_Latency_Int_reg[31]_0\(5),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \Write_Latency_Int_reg[31]_0\(6),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \Write_Latency_Int_reg[31]_0\(7),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \Write_Latency_Int_reg[31]_0\(8),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \Write_Latency_Int_reg[31]_0\(9),
      R => Wr_cnt_ld
    );
Write_going_on_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C888888"
    )
        port map (
      I0 => Write_going_on,
      I1 => rst_int_n,
      I2 => slot_1_axi_wlast,
      I3 => slot_1_axi_wvalid,
      I4 => slot_1_axi_wready,
      O => Write_going_on_i_1_n_0
    );
Write_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_going_on_i_1_n_0,
      Q => Write_going_on,
      R => '0'
    );
Write_iss_going_on_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C88CC88"
    )
        port map (
      I0 => Write_iss_going_on_reg_n_0,
      I1 => rst_int_n,
      I2 => slot_1_axi_wlast,
      I3 => slot_1_axi_wvalid,
      I4 => slot_1_axi_wready,
      O => Write_iss_going_on_i_1_n_0
    );
Write_iss_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_iss_going_on_i_1_n_0,
      Q => Write_iss_going_on_reg_n_0,
      R => '0'
    );
awid_match_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => id_matched_return07_out,
      Q => awid_match_d1,
      R => Wr_cnt_ld
    );
ext_trig_cdc_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync_45
     port map (
      D(1 downto 0) => Ext_Triggers_Sync(1 downto 0),
      Ext_Trig_Metric_en_reg => ext_trig_cdc_sync_n_2,
      Ext_Trig_Metric_en_reg_0 => \^ext_trig_metric_en\,
      Q(1 downto 0) => Ext_Triggers_Sync_d1(1 downto 0),
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      rst_int_n => rst_int_n,
      \s_level_out_bus_d1_cdc_to_reg[1]_0\(1 downto 0) => \s_level_out_bus_d1_cdc_to_reg[1]\(1 downto 0)
    );
\num_rd_beats[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_read_beat_reg(0),
      O => \num_rd_beats[0]_i_1_n_0\
    );
\num_rd_beats[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => num_read_beat_reg(0),
      I1 => num_read_beat_reg(1),
      O => \num_rd_beats[1]_i_1_n_0\
    );
\num_rd_beats[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => num_read_beat_reg(0),
      I1 => num_read_beat_reg(1),
      I2 => num_read_beat_reg(2),
      O => \num_rd_beats[2]_i_1_n_0\
    );
\num_rd_beats[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => num_read_beat_reg(1),
      I1 => num_read_beat_reg(0),
      I2 => num_read_beat_reg(2),
      I3 => num_read_beat_reg(3),
      O => \num_rd_beats[3]_i_1_n_0\
    );
\num_rd_beats[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => num_read_beat_reg(2),
      I1 => num_read_beat_reg(0),
      I2 => num_read_beat_reg(1),
      I3 => num_read_beat_reg(3),
      I4 => num_read_beat_reg(4),
      O => \num_rd_beats[4]_i_1_n_0\
    );
\num_rd_beats[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => num_read_beat_reg(3),
      I1 => num_read_beat_reg(1),
      I2 => num_read_beat_reg(0),
      I3 => num_read_beat_reg(2),
      I4 => num_read_beat_reg(4),
      I5 => num_read_beat_reg(5),
      O => \num_rd_beats[5]_i_1_n_0\
    );
\num_rd_beats[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \num_rd_beats[8]_i_3_n_0\,
      I1 => num_read_beat_reg(6),
      O => \num_rd_beats[6]_i_1_n_0\
    );
\num_rd_beats[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \num_rd_beats[8]_i_3_n_0\,
      I1 => num_read_beat_reg(6),
      I2 => num_read_beat_reg(7),
      O => \num_rd_beats[7]_i_1_n_0\
    );
\num_rd_beats[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => slot_1_axi_rready,
      I1 => slot_1_axi_rvalid,
      I2 => slot_1_axi_rlast,
      O => num_read_beat0
    );
\num_rd_beats[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => num_read_beat_reg(6),
      I1 => \num_rd_beats[8]_i_3_n_0\,
      I2 => num_read_beat_reg(7),
      I3 => num_read_beat_reg(8),
      O => \num_rd_beats[8]_i_2_n_0\
    );
\num_rd_beats[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => num_read_beat_reg(5),
      I1 => num_read_beat_reg(3),
      I2 => num_read_beat_reg(1),
      I3 => num_read_beat_reg(0),
      I4 => num_read_beat_reg(2),
      I5 => num_read_beat_reg(4),
      O => \num_rd_beats[8]_i_3_n_0\
    );
\num_rd_beats_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[0]_i_1_n_0\,
      Q => num_rd_beats(0),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[1]_i_1_n_0\,
      Q => num_rd_beats(1),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[2]_i_1_n_0\,
      Q => num_rd_beats(2),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[3]_i_1_n_0\,
      Q => num_rd_beats(3),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[4]_i_1_n_0\,
      Q => num_rd_beats(4),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[5]_i_1_n_0\,
      Q => num_rd_beats(5),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[6]_i_1_n_0\,
      Q => num_rd_beats(6),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[7]_i_1_n_0\,
      Q => num_rd_beats(7),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat0,
      D => \num_rd_beats[8]_i_2_n_0\,
      Q => num_rd_beats(8),
      R => Wr_cnt_ld
    );
\num_read_beat[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => slot_1_axi_rlast,
      I1 => slot_1_axi_rvalid,
      I2 => slot_1_axi_rready,
      I3 => rst_int_n,
      O => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_1_axi_rready,
      I1 => slot_1_axi_rvalid,
      I2 => slot_1_axi_rlast,
      O => num_read_beat043_out
    );
\num_read_beat_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[0]_i_1_n_0\,
      Q => num_read_beat_reg(0),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[1]_i_1_n_0\,
      Q => num_read_beat_reg(1),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[2]_i_1_n_0\,
      Q => num_read_beat_reg(2),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[3]_i_1_n_0\,
      Q => num_read_beat_reg(3),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[4]_i_1_n_0\,
      Q => num_read_beat_reg(4),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[5]_i_1_n_0\,
      Q => num_read_beat_reg(5),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[6]_i_1_n_0\,
      Q => num_read_beat_reg(6),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[7]_i_1_n_0\,
      Q => num_read_beat_reg(7),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => num_read_beat043_out,
      D => \num_rd_beats[8]_i_2_n_0\,
      Q => num_read_beat_reg(8),
      R => \num_read_beat[8]_i_1_n_0\
    );
rd_latency_cnt_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_46
     port map (
      \Count_Out_i_reg[0]_0\(0) => \Count_Out_i_reg[0]\(0),
      Q(32) => Read_Latency_Cnt_Ovf,
      Q(31 downto 0) => Read_Latency_Cnt_Out(31 downto 0),
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk
    );
rd_latency_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_47\
     port map (
      E(0) => Rd_Latency_Fifo_Wr_En_reg_0(0),
      En_Id_Based => En_Id_Based,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Metrics_Cnt_En_Int => Metrics_Cnt_En_Int,
      Q(4 downto 0) => \wptr_reg[4]_2\(4 downto 0),
      Rd_Lat_Start => Rd_Lat_Start,
      Rd_Latency_Fifo_Rd_En => Rd_Latency_Fifo_Rd_En,
      Rd_Latency_Fifo_Rd_En2 => Rd_Latency_Fifo_Rd_En2,
      Rd_Latency_Fifo_Wr_En => Rd_Latency_Fifo_Wr_En,
      Rd_Latency_Fifo_Wr_En_reg(0) => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0),
      Read_Latency_One => Read_Latency_One,
      Read_Latency_One_D1 => Read_Latency_One_D1,
      Read_Latency_One_D10 => Read_Latency_One_D10,
      Read_Latency_One_D1_reg => Read_Latency_One_reg_n_0,
      SR(0) => Wr_cnt_ld,
      Use_Ext_Trigger => Use_Ext_Trigger,
      core_aclk => core_aclk,
      \dout_reg[32]_0\(32 downto 0) => Rd_Latency_Fifo_Rd_Data(32 downto 0),
      \dout_reg[32]_1\(32 downto 0) => \dout_reg[32]_1\(32 downto 0),
      full_reg_0 => rd_latency_fifo_inst_n_11,
      id_matched_return01_out => id_matched_return01_out,
      rd_latency_end => rd_latency_end,
      rid_match_reg => \^rid_match_reg\,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_0\(4 downto 0),
      rst_int_n => rst_int_n,
      rst_int_n_reg => rd_latency_fifo_inst_n_12,
      \wptr_reg[0]_0\ => \^ext_trig_metric_en\
    );
rid_match_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => id_matched_return01_out,
      Q => \^rid_match_reg\,
      R => Wr_cnt_ld
    );
rst_int_n_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => core_aresetn,
      Q => rst_int_n,
      R => Metrics_Cnt_Reset
    );
update_max_Wr_Lat_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I1 => \^max_write_latency_int_reg[31]_0\(26),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      I3 => \^max_write_latency_int_reg[31]_0\(27),
      O => update_max_Wr_Lat_i_10_n_0
    );
update_max_Wr_Lat_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I1 => \^max_write_latency_int_reg[31]_0\(24),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      I3 => \^max_write_latency_int_reg[31]_0\(25),
      O => update_max_Wr_Lat_i_11_n_0
    );
update_max_Wr_Lat_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I1 => \^max_write_latency_int_reg[31]_0\(22),
      I2 => \^max_write_latency_int_reg[31]_0\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      O => update_max_Wr_Lat_i_13_n_0
    );
update_max_Wr_Lat_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I1 => \^max_write_latency_int_reg[31]_0\(20),
      I2 => \^max_write_latency_int_reg[31]_0\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      O => update_max_Wr_Lat_i_14_n_0
    );
update_max_Wr_Lat_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I1 => \^max_write_latency_int_reg[31]_0\(18),
      I2 => \^max_write_latency_int_reg[31]_0\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      O => update_max_Wr_Lat_i_15_n_0
    );
update_max_Wr_Lat_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I1 => \^max_write_latency_int_reg[31]_0\(16),
      I2 => \^max_write_latency_int_reg[31]_0\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      O => update_max_Wr_Lat_i_16_n_0
    );
update_max_Wr_Lat_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I1 => \^max_write_latency_int_reg[31]_0\(22),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      I3 => \^max_write_latency_int_reg[31]_0\(23),
      O => update_max_Wr_Lat_i_17_n_0
    );
update_max_Wr_Lat_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I1 => \^max_write_latency_int_reg[31]_0\(20),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      I3 => \^max_write_latency_int_reg[31]_0\(21),
      O => update_max_Wr_Lat_i_18_n_0
    );
update_max_Wr_Lat_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I1 => \^max_write_latency_int_reg[31]_0\(18),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      I3 => \^max_write_latency_int_reg[31]_0\(19),
      O => update_max_Wr_Lat_i_19_n_0
    );
update_max_Wr_Lat_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I1 => \^max_write_latency_int_reg[31]_0\(16),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      I3 => \^max_write_latency_int_reg[31]_0\(17),
      O => update_max_Wr_Lat_i_20_n_0
    );
update_max_Wr_Lat_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I1 => \^max_write_latency_int_reg[31]_0\(14),
      I2 => \^max_write_latency_int_reg[31]_0\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      O => update_max_Wr_Lat_i_22_n_0
    );
update_max_Wr_Lat_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I1 => \^max_write_latency_int_reg[31]_0\(12),
      I2 => \^max_write_latency_int_reg[31]_0\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      O => update_max_Wr_Lat_i_23_n_0
    );
update_max_Wr_Lat_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I1 => \^max_write_latency_int_reg[31]_0\(10),
      I2 => \^max_write_latency_int_reg[31]_0\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      O => update_max_Wr_Lat_i_24_n_0
    );
update_max_Wr_Lat_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I1 => \^max_write_latency_int_reg[31]_0\(8),
      I2 => \^max_write_latency_int_reg[31]_0\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      O => update_max_Wr_Lat_i_25_n_0
    );
update_max_Wr_Lat_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I1 => \^max_write_latency_int_reg[31]_0\(14),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      I3 => \^max_write_latency_int_reg[31]_0\(15),
      O => update_max_Wr_Lat_i_26_n_0
    );
update_max_Wr_Lat_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I1 => \^max_write_latency_int_reg[31]_0\(12),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      I3 => \^max_write_latency_int_reg[31]_0\(13),
      O => update_max_Wr_Lat_i_27_n_0
    );
update_max_Wr_Lat_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I1 => \^max_write_latency_int_reg[31]_0\(10),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      I3 => \^max_write_latency_int_reg[31]_0\(11),
      O => update_max_Wr_Lat_i_28_n_0
    );
update_max_Wr_Lat_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I1 => \^max_write_latency_int_reg[31]_0\(8),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      I3 => \^max_write_latency_int_reg[31]_0\(9),
      O => update_max_Wr_Lat_i_29_n_0
    );
update_max_Wr_Lat_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I1 => \^max_write_latency_int_reg[31]_0\(6),
      I2 => \^max_write_latency_int_reg[31]_0\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      O => update_max_Wr_Lat_i_30_n_0
    );
update_max_Wr_Lat_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I1 => \^max_write_latency_int_reg[31]_0\(4),
      I2 => \^max_write_latency_int_reg[31]_0\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      O => update_max_Wr_Lat_i_31_n_0
    );
update_max_Wr_Lat_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I1 => \^max_write_latency_int_reg[31]_0\(2),
      I2 => \^max_write_latency_int_reg[31]_0\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      O => update_max_Wr_Lat_i_32_n_0
    );
update_max_Wr_Lat_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I1 => \^max_write_latency_int_reg[31]_0\(0),
      I2 => \^max_write_latency_int_reg[31]_0\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      O => update_max_Wr_Lat_i_33_n_0
    );
update_max_Wr_Lat_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I1 => \^max_write_latency_int_reg[31]_0\(6),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      I3 => \^max_write_latency_int_reg[31]_0\(7),
      O => update_max_Wr_Lat_i_34_n_0
    );
update_max_Wr_Lat_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I1 => \^max_write_latency_int_reg[31]_0\(4),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      I3 => \^max_write_latency_int_reg[31]_0\(5),
      O => update_max_Wr_Lat_i_35_n_0
    );
update_max_Wr_Lat_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I1 => \^max_write_latency_int_reg[31]_0\(2),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      I3 => \^max_write_latency_int_reg[31]_0\(3),
      O => update_max_Wr_Lat_i_36_n_0
    );
update_max_Wr_Lat_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I1 => \^max_write_latency_int_reg[31]_0\(0),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      I3 => \^max_write_latency_int_reg[31]_0\(1),
      O => update_max_Wr_Lat_i_37_n_0
    );
update_max_Wr_Lat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I1 => \^max_write_latency_int_reg[31]_0\(30),
      I2 => \^max_write_latency_int_reg[31]_0\(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      O => update_max_Wr_Lat_i_4_n_0
    );
update_max_Wr_Lat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I1 => \^max_write_latency_int_reg[31]_0\(28),
      I2 => \^max_write_latency_int_reg[31]_0\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      O => update_max_Wr_Lat_i_5_n_0
    );
update_max_Wr_Lat_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I1 => \^max_write_latency_int_reg[31]_0\(26),
      I2 => \^max_write_latency_int_reg[31]_0\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      O => update_max_Wr_Lat_i_6_n_0
    );
update_max_Wr_Lat_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I1 => \^max_write_latency_int_reg[31]_0\(24),
      I2 => \^max_write_latency_int_reg[31]_0\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      O => update_max_Wr_Lat_i_7_n_0
    );
update_max_Wr_Lat_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I1 => \^max_write_latency_int_reg[31]_0\(30),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      I3 => \^max_write_latency_int_reg[31]_0\(31),
      O => update_max_Wr_Lat_i_8_n_0
    );
update_max_Wr_Lat_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I1 => \^max_write_latency_int_reg[31]_0\(28),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      I3 => \^max_write_latency_int_reg[31]_0\(29),
      O => update_max_Wr_Lat_i_9_n_0
    );
update_max_Wr_Lat_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => update_max_Wr_Lat_reg_0,
      Q => \^update_max_wr_lat\,
      R => Wr_cnt_ld
    );
update_max_Wr_Lat_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => update_max_Wr_Lat_reg_i_21_n_0,
      CO(3) => update_max_Wr_Lat_reg_i_12_n_0,
      CO(2) => update_max_Wr_Lat_reg_i_12_n_1,
      CO(1) => update_max_Wr_Lat_reg_i_12_n_2,
      CO(0) => update_max_Wr_Lat_reg_i_12_n_3,
      CYINIT => '0',
      DI(3) => update_max_Wr_Lat_i_22_n_0,
      DI(2) => update_max_Wr_Lat_i_23_n_0,
      DI(1) => update_max_Wr_Lat_i_24_n_0,
      DI(0) => update_max_Wr_Lat_i_25_n_0,
      O(3 downto 0) => NLW_update_max_Wr_Lat_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => update_max_Wr_Lat_i_26_n_0,
      S(2) => update_max_Wr_Lat_i_27_n_0,
      S(1) => update_max_Wr_Lat_i_28_n_0,
      S(0) => update_max_Wr_Lat_i_29_n_0
    );
update_max_Wr_Lat_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => update_max_Wr_Lat_reg_i_3_n_0,
      CO(3) => O220,
      CO(2) => update_max_Wr_Lat_reg_i_2_n_1,
      CO(1) => update_max_Wr_Lat_reg_i_2_n_2,
      CO(0) => update_max_Wr_Lat_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => update_max_Wr_Lat_i_4_n_0,
      DI(2) => update_max_Wr_Lat_i_5_n_0,
      DI(1) => update_max_Wr_Lat_i_6_n_0,
      DI(0) => update_max_Wr_Lat_i_7_n_0,
      O(3 downto 0) => NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => update_max_Wr_Lat_i_8_n_0,
      S(2) => update_max_Wr_Lat_i_9_n_0,
      S(1) => update_max_Wr_Lat_i_10_n_0,
      S(0) => update_max_Wr_Lat_i_11_n_0
    );
update_max_Wr_Lat_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => update_max_Wr_Lat_reg_i_21_n_0,
      CO(2) => update_max_Wr_Lat_reg_i_21_n_1,
      CO(1) => update_max_Wr_Lat_reg_i_21_n_2,
      CO(0) => update_max_Wr_Lat_reg_i_21_n_3,
      CYINIT => '0',
      DI(3) => update_max_Wr_Lat_i_30_n_0,
      DI(2) => update_max_Wr_Lat_i_31_n_0,
      DI(1) => update_max_Wr_Lat_i_32_n_0,
      DI(0) => update_max_Wr_Lat_i_33_n_0,
      O(3 downto 0) => NLW_update_max_Wr_Lat_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => update_max_Wr_Lat_i_34_n_0,
      S(2) => update_max_Wr_Lat_i_35_n_0,
      S(1) => update_max_Wr_Lat_i_36_n_0,
      S(0) => update_max_Wr_Lat_i_37_n_0
    );
update_max_Wr_Lat_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => update_max_Wr_Lat_reg_i_12_n_0,
      CO(3) => update_max_Wr_Lat_reg_i_3_n_0,
      CO(2) => update_max_Wr_Lat_reg_i_3_n_1,
      CO(1) => update_max_Wr_Lat_reg_i_3_n_2,
      CO(0) => update_max_Wr_Lat_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => update_max_Wr_Lat_i_13_n_0,
      DI(2) => update_max_Wr_Lat_i_14_n_0,
      DI(1) => update_max_Wr_Lat_i_15_n_0,
      DI(0) => update_max_Wr_Lat_i_16_n_0,
      O(3 downto 0) => NLW_update_max_Wr_Lat_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => update_max_Wr_Lat_i_17_n_0,
      S(2) => update_max_Wr_Lat_i_18_n_0,
      S(1) => update_max_Wr_Lat_i_19_n_0,
      S(0) => update_max_Wr_Lat_i_20_n_0
    );
update_min_Wr_Lat_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(26),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I2 => \^min_write_latency_int_reg[31]_0\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      O => update_min_Wr_Lat_i_10_n_0
    );
update_min_Wr_Lat_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(24),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I2 => \^min_write_latency_int_reg[31]_0\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      O => update_min_Wr_Lat_i_11_n_0
    );
update_min_Wr_Lat_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(22),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      I3 => \^min_write_latency_int_reg[31]_0\(23),
      O => update_min_Wr_Lat_i_13_n_0
    );
update_min_Wr_Lat_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(20),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      I3 => \^min_write_latency_int_reg[31]_0\(21),
      O => update_min_Wr_Lat_i_14_n_0
    );
update_min_Wr_Lat_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(18),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      I3 => \^min_write_latency_int_reg[31]_0\(19),
      O => update_min_Wr_Lat_i_15_n_0
    );
update_min_Wr_Lat_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(16),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      I3 => \^min_write_latency_int_reg[31]_0\(17),
      O => update_min_Wr_Lat_i_16_n_0
    );
update_min_Wr_Lat_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(22),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I2 => \^min_write_latency_int_reg[31]_0\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      O => update_min_Wr_Lat_i_17_n_0
    );
update_min_Wr_Lat_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(20),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I2 => \^min_write_latency_int_reg[31]_0\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      O => update_min_Wr_Lat_i_18_n_0
    );
update_min_Wr_Lat_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(18),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I2 => \^min_write_latency_int_reg[31]_0\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      O => update_min_Wr_Lat_i_19_n_0
    );
update_min_Wr_Lat_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(16),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I2 => \^min_write_latency_int_reg[31]_0\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      O => update_min_Wr_Lat_i_20_n_0
    );
update_min_Wr_Lat_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      I3 => \^min_write_latency_int_reg[31]_0\(15),
      O => update_min_Wr_Lat_i_22_n_0
    );
update_min_Wr_Lat_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      I3 => \^min_write_latency_int_reg[31]_0\(13),
      O => update_min_Wr_Lat_i_23_n_0
    );
update_min_Wr_Lat_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      I3 => \^min_write_latency_int_reg[31]_0\(11),
      O => update_min_Wr_Lat_i_24_n_0
    );
update_min_Wr_Lat_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      I3 => \^min_write_latency_int_reg[31]_0\(9),
      O => update_min_Wr_Lat_i_25_n_0
    );
update_min_Wr_Lat_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I2 => \^min_write_latency_int_reg[31]_0\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      O => update_min_Wr_Lat_i_26_n_0
    );
update_min_Wr_Lat_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I2 => \^min_write_latency_int_reg[31]_0\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      O => update_min_Wr_Lat_i_27_n_0
    );
update_min_Wr_Lat_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I2 => \^min_write_latency_int_reg[31]_0\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      O => update_min_Wr_Lat_i_28_n_0
    );
update_min_Wr_Lat_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I2 => \^min_write_latency_int_reg[31]_0\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      O => update_min_Wr_Lat_i_29_n_0
    );
update_min_Wr_Lat_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      I3 => \^min_write_latency_int_reg[31]_0\(7),
      O => update_min_Wr_Lat_i_30_n_0
    );
update_min_Wr_Lat_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      I3 => \^min_write_latency_int_reg[31]_0\(5),
      O => update_min_Wr_Lat_i_31_n_0
    );
update_min_Wr_Lat_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      I3 => \^min_write_latency_int_reg[31]_0\(3),
      O => update_min_Wr_Lat_i_32_n_0
    );
update_min_Wr_Lat_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      I3 => \^min_write_latency_int_reg[31]_0\(1),
      O => update_min_Wr_Lat_i_33_n_0
    );
update_min_Wr_Lat_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I2 => \^min_write_latency_int_reg[31]_0\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      O => update_min_Wr_Lat_i_34_n_0
    );
update_min_Wr_Lat_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I2 => \^min_write_latency_int_reg[31]_0\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      O => update_min_Wr_Lat_i_35_n_0
    );
update_min_Wr_Lat_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I2 => \^min_write_latency_int_reg[31]_0\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      O => update_min_Wr_Lat_i_36_n_0
    );
update_min_Wr_Lat_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I2 => \^min_write_latency_int_reg[31]_0\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      O => update_min_Wr_Lat_i_37_n_0
    );
update_min_Wr_Lat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(30),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      I3 => \^min_write_latency_int_reg[31]_0\(31),
      O => update_min_Wr_Lat_i_4_n_0
    );
update_min_Wr_Lat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(28),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      I3 => \^min_write_latency_int_reg[31]_0\(29),
      O => update_min_Wr_Lat_i_5_n_0
    );
update_min_Wr_Lat_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(26),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      I3 => \^min_write_latency_int_reg[31]_0\(27),
      O => update_min_Wr_Lat_i_6_n_0
    );
update_min_Wr_Lat_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(24),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      I3 => \^min_write_latency_int_reg[31]_0\(25),
      O => update_min_Wr_Lat_i_7_n_0
    );
update_min_Wr_Lat_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(30),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I2 => \^min_write_latency_int_reg[31]_0\(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      O => update_min_Wr_Lat_i_8_n_0
    );
update_min_Wr_Lat_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^min_write_latency_int_reg[31]_0\(28),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I2 => \^min_write_latency_int_reg[31]_0\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      O => update_min_Wr_Lat_i_9_n_0
    );
update_min_Wr_Lat_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => update_min_Wr_Lat_reg_0,
      Q => \^update_min_wr_lat\,
      R => Wr_cnt_ld
    );
update_min_Wr_Lat_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => update_min_Wr_Lat_reg_i_21_n_0,
      CO(3) => update_min_Wr_Lat_reg_i_12_n_0,
      CO(2) => update_min_Wr_Lat_reg_i_12_n_1,
      CO(1) => update_min_Wr_Lat_reg_i_12_n_2,
      CO(0) => update_min_Wr_Lat_reg_i_12_n_3,
      CYINIT => '0',
      DI(3) => update_min_Wr_Lat_i_22_n_0,
      DI(2) => update_min_Wr_Lat_i_23_n_0,
      DI(1) => update_min_Wr_Lat_i_24_n_0,
      DI(0) => update_min_Wr_Lat_i_25_n_0,
      O(3 downto 0) => NLW_update_min_Wr_Lat_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => update_min_Wr_Lat_i_26_n_0,
      S(2) => update_min_Wr_Lat_i_27_n_0,
      S(1) => update_min_Wr_Lat_i_28_n_0,
      S(0) => update_min_Wr_Lat_i_29_n_0
    );
update_min_Wr_Lat_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => update_min_Wr_Lat_reg_i_3_n_0,
      CO(3) => O221,
      CO(2) => update_min_Wr_Lat_reg_i_2_n_1,
      CO(1) => update_min_Wr_Lat_reg_i_2_n_2,
      CO(0) => update_min_Wr_Lat_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => update_min_Wr_Lat_i_4_n_0,
      DI(2) => update_min_Wr_Lat_i_5_n_0,
      DI(1) => update_min_Wr_Lat_i_6_n_0,
      DI(0) => update_min_Wr_Lat_i_7_n_0,
      O(3 downto 0) => NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => update_min_Wr_Lat_i_8_n_0,
      S(2) => update_min_Wr_Lat_i_9_n_0,
      S(1) => update_min_Wr_Lat_i_10_n_0,
      S(0) => update_min_Wr_Lat_i_11_n_0
    );
update_min_Wr_Lat_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => update_min_Wr_Lat_reg_i_21_n_0,
      CO(2) => update_min_Wr_Lat_reg_i_21_n_1,
      CO(1) => update_min_Wr_Lat_reg_i_21_n_2,
      CO(0) => update_min_Wr_Lat_reg_i_21_n_3,
      CYINIT => '0',
      DI(3) => update_min_Wr_Lat_i_30_n_0,
      DI(2) => update_min_Wr_Lat_i_31_n_0,
      DI(1) => update_min_Wr_Lat_i_32_n_0,
      DI(0) => update_min_Wr_Lat_i_33_n_0,
      O(3 downto 0) => NLW_update_min_Wr_Lat_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => update_min_Wr_Lat_i_34_n_0,
      S(2) => update_min_Wr_Lat_i_35_n_0,
      S(1) => update_min_Wr_Lat_i_36_n_0,
      S(0) => update_min_Wr_Lat_i_37_n_0
    );
update_min_Wr_Lat_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => update_min_Wr_Lat_reg_i_12_n_0,
      CO(3) => update_min_Wr_Lat_reg_i_3_n_0,
      CO(2) => update_min_Wr_Lat_reg_i_3_n_1,
      CO(1) => update_min_Wr_Lat_reg_i_3_n_2,
      CO(0) => update_min_Wr_Lat_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => update_min_Wr_Lat_i_13_n_0,
      DI(2) => update_min_Wr_Lat_i_14_n_0,
      DI(1) => update_min_Wr_Lat_i_15_n_0,
      DI(0) => update_min_Wr_Lat_i_16_n_0,
      O(3 downto 0) => NLW_update_min_Wr_Lat_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => update_min_Wr_Lat_i_17_n_0,
      S(2) => update_min_Wr_Lat_i_18_n_0,
      S(1) => update_min_Wr_Lat_i_19_n_0,
      S(0) => update_min_Wr_Lat_i_20_n_0
    );
wid_match_reg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => rst_int_n,
      D => \^wid_match_reg\,
      Q => wid_match_reg_d2,
      R => '0'
    );
wid_match_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wid_match_reg_reg_0,
      Q => \^wid_match_reg\,
      R => Wr_cnt_ld
    );
\wr_byte_cnt_d1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slot_1_axi_wstrb(1),
      I1 => slot_1_axi_wstrb(0),
      I2 => slot_1_axi_wstrb(3),
      I3 => slot_1_axi_wstrb(2),
      O => wr_byte_cnt(0)
    );
\wr_byte_cnt_d1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => slot_1_axi_wstrb(2),
      I1 => slot_1_axi_wstrb(1),
      I2 => slot_1_axi_wstrb(0),
      I3 => slot_1_axi_wstrb(3),
      O => wr_byte_cnt(1)
    );
\wr_byte_cnt_d1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slot_1_axi_wstrb(3),
      I1 => slot_1_axi_wstrb(2),
      I2 => slot_1_axi_wstrb(0),
      I3 => slot_1_axi_wstrb(1),
      O => wr_byte_cnt(2)
    );
\wr_byte_cnt_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(0),
      Q => \wr_byte_cnt_d1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\wr_byte_cnt_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(1),
      Q => \wr_byte_cnt_d1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\wr_byte_cnt_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(2),
      Q => \wr_byte_cnt_d1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
wr_latency_cnt_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_48
     port map (
      Data_valid_reg1 => Data_valid_reg1,
      Data_valid_reg2 => Data_valid_reg2,
      Metrics_Cnt_En_Int => Metrics_Cnt_En_Int,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => Wr_cnt_ld,
      Wr_Lat_Start => Wr_Lat_Start,
      core_aclk => core_aclk,
      rst_int_n => rst_int_n
    );
wr_latency_end_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => Last_Write,
      I1 => First_Write,
      I2 => Wr_Lat_Start,
      I3 => Last_fifo_Wr_en,
      I4 => Wr_Lat_End,
      I5 => First_Write_d1,
      O => wr_latency_end
    );
wr_latency_end_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_end,
      Q => wr_latency_end_d1,
      R => Wr_cnt_ld
    );
wr_latency_end_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_end_d1,
      Q => wr_latency_end_d2,
      R => Wr_cnt_ld
    );
wr_latency_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_start,
      Q => wr_latency_start_d1,
      R => Wr_cnt_ld
    );
wr_latency_start_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_start_d1,
      Q => wr_latency_start_d2,
      R => Wr_cnt_ld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt is
  port (
    Acc_OF_reg : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.accumulate_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Accum_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Incrementer_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \Accum_i_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Add_in_Valid : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Incr_by_1_reg_i_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt is
  signal \^gen_mux_n_cnt.add_in_valid_reg_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[16]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[17]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[18]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[19]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[20]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[21]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[22]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[24]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[26]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[28]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[29]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[30]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[31]\ : STD_LOGIC;
  signal \^gen_mux_n_cnt.accumulate_reg_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ <= \^gen_mux_n_cnt.add_in_valid_reg_0\;
  \GEN_MUX_N_CNT.accumulate_reg_0\ <= \^gen_mux_n_cnt.accumulate_reg_0\;
  Q(15 downto 0) <= \^q\(15 downto 0);
\GEN_MUX_N_CNT.Add_in_Valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Add_in_Valid,
      Q => \^gen_mux_n_cnt.add_in_valid_reg_0\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(12),
      Q => \^q\(12),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(13),
      Q => \^q\(13),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(14),
      Q => \^q\(14),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(15),
      Q => \^q\(15),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(16),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[16]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(17),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[17]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(18),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[18]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(19),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[19]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(20),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[20]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(21),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[21]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(22),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[22]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(23),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[23]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(24),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[24]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(25),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[25]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(26),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[26]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(27),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[27]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(28),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[28]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(29),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[29]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(30),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[30]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(31),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[31]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => SR(0)
    );
\GEN_MUX_N_CNT.acc_n_incr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_13
     port map (
      Acc_OF_reg_0 => Acc_OF_reg,
      \Accum_i_reg[0]_0\ => \^gen_mux_n_cnt.accumulate_reg_0\,
      \Accum_i_reg[31]_0\(31 downto 0) => \Accum_i_reg[31]\(31 downto 0),
      \Accum_i_reg[32]_0\(1 downto 0) => \Accum_i_reg[32]\(1 downto 0),
      CO(0) => CO(0),
      Incr_by_1_reg_0 => \^gen_mux_n_cnt.add_in_valid_reg_0\,
      Incr_by_1_reg_i_2_0(15 downto 0) => Incr_by_1_reg_i_2(15 downto 0),
      \Incrementer_reg[31]_0\(31 downto 0) => \Incrementer_reg[31]\(31 downto 0),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(31) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[31]\,
      Q(30) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[30]\,
      Q(29) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[29]\,
      Q(28) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[28]\,
      Q(27) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[27]\,
      Q(26) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[26]\,
      Q(25) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[25]\,
      Q(24) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[24]\,
      Q(23) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[23]\,
      Q(22) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[22]\,
      Q(21) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[21]\,
      Q(20) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[20]\,
      Q(19) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[19]\,
      Q(18) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[18]\,
      Q(17) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[17]\,
      Q(16) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[16]\,
      Q(15 downto 0) => \^q\(15 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      \incrementer_input_reg_val_i_reg[31]_0\(31) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31]\,
      \incrementer_input_reg_val_i_reg[31]_0\(30) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30]\,
      \incrementer_input_reg_val_i_reg[31]_0\(29) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29]\,
      \incrementer_input_reg_val_i_reg[31]_0\(28) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28]\,
      \incrementer_input_reg_val_i_reg[31]_0\(27) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27]\,
      \incrementer_input_reg_val_i_reg[31]_0\(26) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26]\,
      \incrementer_input_reg_val_i_reg[31]_0\(25) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25]\,
      \incrementer_input_reg_val_i_reg[31]_0\(24) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24]\,
      \incrementer_input_reg_val_i_reg[31]_0\(23) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23]\,
      \incrementer_input_reg_val_i_reg[31]_0\(22) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22]\,
      \incrementer_input_reg_val_i_reg[31]_0\(21) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21]\,
      \incrementer_input_reg_val_i_reg[31]_0\(20) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20]\,
      \incrementer_input_reg_val_i_reg[31]_0\(19) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19]\,
      \incrementer_input_reg_val_i_reg[31]_0\(18) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18]\,
      \incrementer_input_reg_val_i_reg[31]_0\(17) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17]\,
      \incrementer_input_reg_val_i_reg[31]_0\(16) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16]\,
      \incrementer_input_reg_val_i_reg[31]_0\(15) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15]\,
      \incrementer_input_reg_val_i_reg[31]_0\(14) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14]\,
      \incrementer_input_reg_val_i_reg[31]_0\(13) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13]\,
      \incrementer_input_reg_val_i_reg[31]_0\(12) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12]\,
      \incrementer_input_reg_val_i_reg[31]_0\(11) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11]\,
      \incrementer_input_reg_val_i_reg[31]_0\(10) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10]\,
      \incrementer_input_reg_val_i_reg[31]_0\(9) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9]\,
      \incrementer_input_reg_val_i_reg[31]_0\(8) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8]\,
      \incrementer_input_reg_val_i_reg[31]_0\(7) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7]\,
      \incrementer_input_reg_val_i_reg[31]_0\(6) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6]\,
      \incrementer_input_reg_val_i_reg[31]_0\(5) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5]\,
      \incrementer_input_reg_val_i_reg[31]_0\(4) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4]\,
      \incrementer_input_reg_val_i_reg[31]_0\(3) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3]\,
      \incrementer_input_reg_val_i_reg[31]_0\(2) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2]\,
      \incrementer_input_reg_val_i_reg[31]_0\(1) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1]\,
      \incrementer_input_reg_val_i_reg[31]_0\(0) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0]\
    );
\GEN_MUX_N_CNT.accumulate_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_1_in,
      Q => \^gen_mux_n_cnt.accumulate_reg_0\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(0),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(10),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(11),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(12),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(13),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(14),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(15),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(16),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(17),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(18),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(19),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(1),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(20),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(21),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(22),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(23),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(24),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(25),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(26),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(27),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(28),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(29),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(2),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(30),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(31),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(3),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(4),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(5),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(6),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(7),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(8),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(9),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_10 is
  port (
    Acc_OF : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.accumulate_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Accum_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Incrementer_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \Accum_i_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Add_in_Valid_2 : in STD_LOGIC;
    \GEN_MUX_N_CNT.accumulate_reg_1\ : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    Incr_by_1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Incr_by_1_reg_i_2__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_10 : entity is "axi_perf_mon_v5_0_31_metric_sel_n_cnt";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_10 is
  signal \^gen_mux_n_cnt.add_in_valid_reg_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[16]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[17]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[18]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[19]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[20]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[21]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[22]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[24]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[26]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[28]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[29]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[30]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[31]\ : STD_LOGIC;
  signal \^gen_mux_n_cnt.accumulate_reg_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ <= \^gen_mux_n_cnt.add_in_valid_reg_0\;
  \GEN_MUX_N_CNT.accumulate_reg_0\ <= \^gen_mux_n_cnt.accumulate_reg_0\;
  Q(15 downto 0) <= \^q\(15 downto 0);
\GEN_MUX_N_CNT.Add_in_Valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Add_in_Valid_2,
      Q => \^gen_mux_n_cnt.add_in_valid_reg_0\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(16),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[16]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(17),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[17]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(18),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[18]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(19),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[19]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(20),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[20]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(21),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[21]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(22),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[22]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(23),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[23]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(24),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[24]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(25),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[25]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(26),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[26]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(27),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[27]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(28),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[28]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(29),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[29]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(30),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[30]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(31),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[31]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\GEN_MUX_N_CNT.acc_n_incr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_12
     port map (
      Acc_OF => Acc_OF,
      \Accum_i_reg[0]_0\ => \^gen_mux_n_cnt.accumulate_reg_0\,
      \Accum_i_reg[31]_0\(31 downto 0) => \Accum_i_reg[31]\(31 downto 0),
      \Accum_i_reg[32]_0\(1 downto 0) => \Accum_i_reg[32]\(1 downto 0),
      Incr_by_1_reg_0 => \^gen_mux_n_cnt.add_in_valid_reg_0\,
      Incr_by_1_reg_1(0) => Incr_by_1_reg(0),
      \Incr_by_1_reg_i_2__0_0\(15 downto 0) => \Incr_by_1_reg_i_2__0\(15 downto 0),
      \Incrementer_reg[31]_0\(31 downto 0) => \Incrementer_reg[31]\(31 downto 0),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(31) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[31]\,
      Q(30) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[30]\,
      Q(29) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[29]\,
      Q(28) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[28]\,
      Q(27) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[27]\,
      Q(26) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[26]\,
      Q(25) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[25]\,
      Q(24) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[24]\,
      Q(23) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[23]\,
      Q(22) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[22]\,
      Q(21) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[21]\,
      Q(20) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[20]\,
      Q(19) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[19]\,
      Q(18) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[18]\,
      Q(17) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[17]\,
      Q(16) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[16]\,
      Q(15 downto 0) => \^q\(15 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      \incrementer_input_reg_val_i_reg[31]_0\(31) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31]\,
      \incrementer_input_reg_val_i_reg[31]_0\(30) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30]\,
      \incrementer_input_reg_val_i_reg[31]_0\(29) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29]\,
      \incrementer_input_reg_val_i_reg[31]_0\(28) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28]\,
      \incrementer_input_reg_val_i_reg[31]_0\(27) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27]\,
      \incrementer_input_reg_val_i_reg[31]_0\(26) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26]\,
      \incrementer_input_reg_val_i_reg[31]_0\(25) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25]\,
      \incrementer_input_reg_val_i_reg[31]_0\(24) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24]\,
      \incrementer_input_reg_val_i_reg[31]_0\(23) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23]\,
      \incrementer_input_reg_val_i_reg[31]_0\(22) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22]\,
      \incrementer_input_reg_val_i_reg[31]_0\(21) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21]\,
      \incrementer_input_reg_val_i_reg[31]_0\(20) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20]\,
      \incrementer_input_reg_val_i_reg[31]_0\(19) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19]\,
      \incrementer_input_reg_val_i_reg[31]_0\(18) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18]\,
      \incrementer_input_reg_val_i_reg[31]_0\(17) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17]\,
      \incrementer_input_reg_val_i_reg[31]_0\(16) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16]\,
      \incrementer_input_reg_val_i_reg[31]_0\(15) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15]\,
      \incrementer_input_reg_val_i_reg[31]_0\(14) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14]\,
      \incrementer_input_reg_val_i_reg[31]_0\(13) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13]\,
      \incrementer_input_reg_val_i_reg[31]_0\(12) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12]\,
      \incrementer_input_reg_val_i_reg[31]_0\(11) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11]\,
      \incrementer_input_reg_val_i_reg[31]_0\(10) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10]\,
      \incrementer_input_reg_val_i_reg[31]_0\(9) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9]\,
      \incrementer_input_reg_val_i_reg[31]_0\(8) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8]\,
      \incrementer_input_reg_val_i_reg[31]_0\(7) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7]\,
      \incrementer_input_reg_val_i_reg[31]_0\(6) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6]\,
      \incrementer_input_reg_val_i_reg[31]_0\(5) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5]\,
      \incrementer_input_reg_val_i_reg[31]_0\(4) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4]\,
      \incrementer_input_reg_val_i_reg[31]_0\(3) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3]\,
      \incrementer_input_reg_val_i_reg[31]_0\(2) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2]\,
      \incrementer_input_reg_val_i_reg[31]_0\(1) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1]\,
      \incrementer_input_reg_val_i_reg[31]_0\(0) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0]\
    );
\GEN_MUX_N_CNT.accumulate_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.accumulate_reg_1\,
      Q => \^gen_mux_n_cnt.accumulate_reg_0\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(0),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(10),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(11),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(12),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(13),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(14),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(15),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(16),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(17),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(18),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(19),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(1),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(20),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(21),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(22),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(23),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(24),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(25),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(26),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(27),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(28),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(29),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(2),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(30),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(31),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(3),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(4),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(5),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(6),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(7),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(8),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(9),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_11 is
  port (
    Acc_OF_reg : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.accumulate_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Accum_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Incrementer_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \Incrementer_i_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add_in_Valid_3 : in STD_LOGIC;
    \GEN_MUX_N_CNT.accumulate_reg_1\ : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    Incr_by_1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Incr_by_1_reg_i_2__1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Accum_i_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_11 : entity is "axi_perf_mon_v5_0_31_metric_sel_n_cnt";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_11 is
  signal \^gen_mux_n_cnt.add_in_valid_reg_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[16]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[17]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[18]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[19]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[20]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[21]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[22]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[24]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[26]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[28]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[29]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[30]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[31]\ : STD_LOGIC;
  signal \^gen_mux_n_cnt.accumulate_reg_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ <= \^gen_mux_n_cnt.add_in_valid_reg_0\;
  \GEN_MUX_N_CNT.accumulate_reg_0\ <= \^gen_mux_n_cnt.accumulate_reg_0\;
  Q(15 downto 0) <= \^q\(15 downto 0);
\GEN_MUX_N_CNT.Add_in_Valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Add_in_Valid_3,
      Q => \^gen_mux_n_cnt.add_in_valid_reg_0\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(16),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[16]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(17),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[17]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(18),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[18]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(19),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[19]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(20),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[20]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(21),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[21]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(22),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[22]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(23),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[23]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(24),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[24]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(25),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[25]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(26),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[26]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(27),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[27]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(28),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[28]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(29),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[29]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(30),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[30]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(31),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[31]\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\GEN_MUX_N_CNT.Add_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\GEN_MUX_N_CNT.acc_n_incr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr
     port map (
      Acc_OF_reg_0 => Acc_OF_reg,
      \Accum_i_reg[0]_0\ => \^gen_mux_n_cnt.accumulate_reg_0\,
      \Accum_i_reg[31]_0\(31 downto 0) => \Accum_i_reg[31]\(31 downto 0),
      \Accum_i_reg[32]_0\(1) => \Accum_i_reg[32]\(0),
      \Accum_i_reg[32]_0\(0) => \Incrementer_i_reg[31]\(0),
      Incr_by_1_reg_0 => \^gen_mux_n_cnt.add_in_valid_reg_0\,
      Incr_by_1_reg_1(0) => Incr_by_1_reg(0),
      \Incr_by_1_reg_i_2__1_0\(15 downto 0) => \Incr_by_1_reg_i_2__1\(15 downto 0),
      \Incrementer_reg[31]_0\(31 downto 0) => \Incrementer_reg[31]\(31 downto 0),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(31) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[31]\,
      Q(30) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[30]\,
      Q(29) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[29]\,
      Q(28) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[28]\,
      Q(27) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[27]\,
      Q(26) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[26]\,
      Q(25) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[25]\,
      Q(24) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[24]\,
      Q(23) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[23]\,
      Q(22) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[22]\,
      Q(21) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[21]\,
      Q(20) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[20]\,
      Q(19) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[19]\,
      Q(18) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[18]\,
      Q(17) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[17]\,
      Q(16) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[16]\,
      Q(15 downto 0) => \^q\(15 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      \incrementer_input_reg_val_i_reg[31]_0\(31) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31]\,
      \incrementer_input_reg_val_i_reg[31]_0\(30) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30]\,
      \incrementer_input_reg_val_i_reg[31]_0\(29) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29]\,
      \incrementer_input_reg_val_i_reg[31]_0\(28) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28]\,
      \incrementer_input_reg_val_i_reg[31]_0\(27) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27]\,
      \incrementer_input_reg_val_i_reg[31]_0\(26) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26]\,
      \incrementer_input_reg_val_i_reg[31]_0\(25) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25]\,
      \incrementer_input_reg_val_i_reg[31]_0\(24) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24]\,
      \incrementer_input_reg_val_i_reg[31]_0\(23) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23]\,
      \incrementer_input_reg_val_i_reg[31]_0\(22) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22]\,
      \incrementer_input_reg_val_i_reg[31]_0\(21) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21]\,
      \incrementer_input_reg_val_i_reg[31]_0\(20) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20]\,
      \incrementer_input_reg_val_i_reg[31]_0\(19) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19]\,
      \incrementer_input_reg_val_i_reg[31]_0\(18) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18]\,
      \incrementer_input_reg_val_i_reg[31]_0\(17) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17]\,
      \incrementer_input_reg_val_i_reg[31]_0\(16) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16]\,
      \incrementer_input_reg_val_i_reg[31]_0\(15) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15]\,
      \incrementer_input_reg_val_i_reg[31]_0\(14) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14]\,
      \incrementer_input_reg_val_i_reg[31]_0\(13) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13]\,
      \incrementer_input_reg_val_i_reg[31]_0\(12) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12]\,
      \incrementer_input_reg_val_i_reg[31]_0\(11) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11]\,
      \incrementer_input_reg_val_i_reg[31]_0\(10) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10]\,
      \incrementer_input_reg_val_i_reg[31]_0\(9) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9]\,
      \incrementer_input_reg_val_i_reg[31]_0\(8) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8]\,
      \incrementer_input_reg_val_i_reg[31]_0\(7) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7]\,
      \incrementer_input_reg_val_i_reg[31]_0\(6) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6]\,
      \incrementer_input_reg_val_i_reg[31]_0\(5) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5]\,
      \incrementer_input_reg_val_i_reg[31]_0\(4) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4]\,
      \incrementer_input_reg_val_i_reg[31]_0\(3) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3]\,
      \incrementer_input_reg_val_i_reg[31]_0\(2) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2]\,
      \incrementer_input_reg_val_i_reg[31]_0\(1) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1]\,
      \incrementer_input_reg_val_i_reg[31]_0\(0) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0]\
    );
\GEN_MUX_N_CNT.accumulate_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_MUX_N_CNT.accumulate_reg_1\,
      Q => \^gen_mux_n_cnt.accumulate_reg_0\,
      R => SR(0)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(0),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(10),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(11),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(12),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(13),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(14),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(15),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(16),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(17),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(18),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(19),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(1),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(20),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(21),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(22),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(23),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(24),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(25),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(26),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(27),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(28),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(29),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(2),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(30),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(31),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(3),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(4),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(5),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(6),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(7),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(8),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(9),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo is
  port (
    core_aresetn : in STD_LOGIC;
    slot_0_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo is
  signal NLW_CDC_ENABLE_MCLK_INST_dest_out_UNCONNECTED : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of CDC_ENABLE_MCLK_INST : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of CDC_ENABLE_MCLK_INST : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of CDC_ENABLE_MCLK_INST : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of CDC_ENABLE_MCLK_INST : label is 0;
  attribute VERSION : integer;
  attribute VERSION of CDC_ENABLE_MCLK_INST : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of CDC_ENABLE_MCLK_INST : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of CDC_ENABLE_MCLK_INST : label is "TRUE";
begin
CDC_ENABLE_MCLK_INST: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\
     port map (
      dest_clk => slot_0_axi_aclk,
      dest_out => NLW_CDC_ENABLE_MCLK_INST_dest_out_UNCONNECTED,
      src_clk => '0',
      src_in => core_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__xdcDup__1\ is
  port (
    core_aresetn : in STD_LOGIC;
    slot_1_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__xdcDup__1\ : entity is "axi_perf_mon_v5_0_31_mon_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__xdcDup__1\ is
  signal NLW_CDC_ENABLE_MCLK_INST_dest_out_UNCONNECTED : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of CDC_ENABLE_MCLK_INST : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of CDC_ENABLE_MCLK_INST : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of CDC_ENABLE_MCLK_INST : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of CDC_ENABLE_MCLK_INST : label is 0;
  attribute VERSION : integer;
  attribute VERSION of CDC_ENABLE_MCLK_INST : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of CDC_ENABLE_MCLK_INST : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of CDC_ENABLE_MCLK_INST : label is "TRUE";
begin
CDC_ENABLE_MCLK_INST: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\
     port map (
      dest_clk => slot_1_axi_aclk,
      dest_out => NLW_CDC_ENABLE_MCLK_INST_dest_out_UNCONNECTED,
      src_clk => '0',
      src_in => core_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_register_module is
  port (
    \out\ : out STD_LOGIC;
    s_out_d4_reg : out STD_LOGIC;
    s_out_d5_reg : out STD_LOGIC;
    scndry_out_int_d1_reg : out STD_LOGIC;
    p_in_d1_cdc_from_reg : out STD_LOGIC;
    s_out_d4_reg_0 : out STD_LOGIC;
    s_out_d5_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Metrics_Cnt_En : out STD_LOGIC;
    Metrics_Cnt_Reset : out STD_LOGIC;
    Use_Ext_Trigger : out STD_LOGIC;
    En_Id_Based : out STD_LOGIC;
    Wr_Lat_Start : out STD_LOGIC;
    Wr_Lat_End : out STD_LOGIC;
    Rd_Lat_Start : out STD_LOGIC;
    Rd_Lat_End : out STD_LOGIC;
    Global_Clk_Cnt_En_sync : out STD_LOGIC;
    Global_Clk_Cnt_Reset_sync : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Lat_Sample_Reg_Rd_En : out STD_LOGIC;
    Lat_Sample_Reg_Rd_En_d1 : out STD_LOGIC;
    Interval_Cnt_En : out STD_LOGIC;
    Interval_Cnt_Ld_sync : out STD_LOGIC;
    Reset_On_Sample_Int_Lapse_sync : out STD_LOGIC;
    Global_Intr_En : out STD_LOGIC;
    \GEN_MUX_N_CNT.accumulate_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    IP2Bus_DataValid_reg_0 : out STD_LOGIC;
    F1_Wr_En : out STD_LOGIC;
    Num_RLasts_En0 : out STD_LOGIC;
    Metrics_Cnt_En_Int : out STD_LOGIC;
    \empty2__0\ : out STD_LOGIC;
    Wtrans_Cnt_En0 : out STD_LOGIC;
    Rtrans_Cnt_En0 : out STD_LOGIC;
    Mst_Rd_Idle_Cnt_En0 : out STD_LOGIC;
    Read_Beat_Cnt_En1 : out STD_LOGIC;
    Num_BValids_En0 : out STD_LOGIC;
    Rd_Add_Issue6_out : out STD_LOGIC;
    En_Id_Based_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Latency_Fifo_Rd_En2 : out STD_LOGIC;
    id_matched_return01_out : out STD_LOGIC;
    wr_latency_start : out STD_LOGIC;
    id_matched_return07_out : out STD_LOGIC;
    \S_Null_Byte_Cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    F1_Wr_En_1 : out STD_LOGIC;
    Num_RLasts_En0_0 : out STD_LOGIC;
    Metrics_Cnt_En_Int_1 : out STD_LOGIC;
    \empty2__0_2\ : out STD_LOGIC;
    Wtrans_Cnt_En0_3 : out STD_LOGIC;
    Rtrans_Cnt_En0_4 : out STD_LOGIC;
    Mst_Rd_Idle_Cnt_En0_5 : out STD_LOGIC;
    Read_Beat_Cnt_En1_6 : out STD_LOGIC;
    Num_BValids_En0_7 : out STD_LOGIC;
    Rd_Add_Issue6_out_8 : out STD_LOGIC;
    En_Id_Based_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Latency_Fifo_Rd_En2_9 : out STD_LOGIC;
    id_matched_return01_out_10 : out STD_LOGIC;
    wr_latency_start_11 : out STD_LOGIC;
    id_matched_return07_out_12 : out STD_LOGIC;
    \S_Null_Byte_Cnt_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_Out_i_reg[32]\ : out STD_LOGIC;
    Carry_Out_reg : out STD_LOGIC;
    Global_Clk_Cnt_Reset_reg_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_MUX_N_CNT.accumulate_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[30]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_MUX_N_CNT.accumulate_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Add_in_Valid : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Add_in_Valid_13 : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_0\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_1\ : out STD_LOGIC;
    Add_in_Valid_14 : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_1\ : out STD_LOGIC;
    \Write_Latency_Int_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_2\ : out STD_LOGIC;
    \Write_Latency_Int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_2\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_4\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_1\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_1\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_6\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_7\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_8\ : out STD_LOGIC;
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_6\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_7\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_8\ : out STD_LOGIC;
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_6\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_7\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_8\ : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9\ : out STD_LOGIC;
    \Sample_Interval_i_reg_CDC_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    p_in_d1_cdc_from_reg0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_in_d1_cdc_from_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_out_re : in STD_LOGIC;
    p_in_d1_cdc_from_reg0_15 : in STD_LOGIC;
    s_out_re_16 : in STD_LOGIC;
    Bus2IP_RdCE : in STD_LOGIC;
    Global_Clk_Cnt_MSB_Rd_En : in STD_LOGIC;
    Global_Clk_Cnt_LSB_Rd_En : in STD_LOGIC;
    Control_Set_Wr_En : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Incr_Reg_Set_Rd_En : in STD_LOGIC;
    Samp_Metric_Cnt_Reg_Set_Rd_En : in STD_LOGIC;
    Samp_Incr_Reg_Set_Rd_En : in STD_LOGIC;
    Metric_Cnt_Reg_Set_Rd_En : in STD_LOGIC;
    Addr_3downto0_is_0xC : in STD_LOGIC;
    Lat_Addr_3downto0_is_0x8_reg_0 : in STD_LOGIC;
    Addr_3downto0_is_0x4 : in STD_LOGIC;
    Metric_Sel_Reg_0_Rd_En : in STD_LOGIC;
    Sel_Reg_Set_Rd_En : in STD_LOGIC;
    p_25_in : in STD_LOGIC;
    Global_Clk_Cnt_Set_Rd_En : in STD_LOGIC;
    Lat_Status_Reg_WIF_Rd_En_reg_0 : in STD_LOGIC;
    Lat_Status_Reg_FOC_Rd_En_reg_0 : in STD_LOGIC;
    Lat_Intr_Reg_ISR_Rd_En_reg_0 : in STD_LOGIC;
    Lat_Intr_Reg_IER_Rd_En_reg_0 : in STD_LOGIC;
    Lat_Intr_Reg_GIE_Rd_En_reg_0 : in STD_LOGIC;
    Event_Log_Set_Rd_En : in STD_LOGIC;
    Enlog_Reg_Set_Rd_En : in STD_LOGIC;
    Lat_Addr_7downto4_is_0x2_reg_0 : in STD_LOGIC;
    Addr_7downto4_is_0x1 : in STD_LOGIC;
    Addr_7downto4_is_0x0 : in STD_LOGIC;
    Rng_Reg_Set_Rd_En : in STD_LOGIC;
    Intr_Reg_Set_Rd_En : in STD_LOGIC;
    ID2_Mask_Rd_En : in STD_LOGIC;
    ID_Mask_Rd_En : in STD_LOGIC;
    Latency_ID2_Rd_En : in STD_LOGIC;
    Latency_ID_Rd_En : in STD_LOGIC;
    Control_Set_Rd_En : in STD_LOGIC;
    Status_Reg_Set_Rd_En : in STD_LOGIC;
    \Sample_Time_Diff_Reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Interval_Cnt_En_reg_0 : in STD_LOGIC;
    Interval_Cnt_Ld_reg_0 : in STD_LOGIC;
    Reset_On_Sample_Int_Lapse_reg_0 : in STD_LOGIC;
    Global_Intr_En_reg_0 : in STD_LOGIC;
    Sample_Interval_Cnt_Lapse : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    rvalid_reg : in STD_LOGIC;
    Ext_Trig_Metric_en : in STD_LOGIC;
    \wptr_reg[0]\ : in STD_LOGIC;
    \GEN_ARSIZE_AXI4.Num_RLasts_En_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Beat_fifo_Wr_en : in STD_LOGIC;
    p_54_in : in STD_LOGIC;
    slot_1_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_51_in : in STD_LOGIC;
    slot_1_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_rvalid : in STD_LOGIC;
    slot_1_axi_rready : in STD_LOGIC;
    slot_1_axi_bvalid : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_arvalid : in STD_LOGIC;
    Rd_Add_Issue_reg : in STD_LOGIC;
    \Rd_Latency_Fifo_Wr_Data_reg[32]\ : in STD_LOGIC;
    rid_match_reg : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    slot_1_axi_awvalid : in STD_LOGIC;
    ARID_reg : in STD_LOGIC;
    slot_1_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_bready : in STD_LOGIC;
    S1_S_Null_Byte_Cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_Trig_Metric_en_17 : in STD_LOGIC;
    \wptr_reg[0]_0\ : in STD_LOGIC;
    \GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Beat_fifo_Wr_en_18 : in STD_LOGIC;
    p_54_in_19 : in STD_LOGIC;
    slot_0_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_51_in_0 : in STD_LOGIC;
    slot_0_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    slot_0_axi_bvalid : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_arvalid : in STD_LOGIC;
    Rd_Add_Issue_reg_0 : in STD_LOGIC;
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0\ : in STD_LOGIC;
    rid_match_reg_20 : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    slot_0_axi_awvalid : in STD_LOGIC;
    ARID_reg_21 : in STD_LOGIC;
    slot_0_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_bready : in STD_LOGIC;
    S0_S_Null_Byte_Cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    Overflow : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Metrics_Cnt_Reset_Final__0\ : in STD_LOGIC;
    accumulate : in STD_LOGIC;
    \Accum_i_reg[32]\ : in STD_LOGIC;
    Incr_by_1_reg_i_3_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    accumulate_22 : in STD_LOGIC;
    \Accum_i_reg[32]_0\ : in STD_LOGIC;
    \Incr_by_1_reg_i_3__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    accumulate_23 : in STD_LOGIC;
    \Accum_i_reg[32]_1\ : in STD_LOGIC;
    \Incr_by_1_reg_i_3__1_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_MUX_N_CNT.Add_in_Valid_reg\ : in STD_LOGIC;
    Num_BValids_En : in STD_LOGIC_VECTOR ( 1 downto 0 );
    External_Event_Cnt_En : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUX_N_CNT.Add_in_Valid_i_2_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_0\ : in STD_LOGIC;
    FBC_Rd_Vld : in STD_LOGIC;
    FBC_Rd_Data : in STD_LOGIC;
    Write_Beat_Cnt_En : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Mst_Rd_Idle_Cnt_En : in STD_LOGIC_VECTOR ( 1 downto 0 );
    FBC_Rd_Data_24 : in STD_LOGIC;
    FBC_Rd_Vld_25 : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSWI_Rd_Vld : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[0]_i_2_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[0]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[0]_i_2__0_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[0]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[0]_i_2__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[0]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[1]\ : in STD_LOGIC;
    S1_Read_Latency : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[1]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[1]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[1]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[1]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[1]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[2]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_Write_Byte_Cnt : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[2]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[2]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[3]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[3]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[3]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[3]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[3]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[3]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[4]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[4]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[4]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[4]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[4]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[4]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[5]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[5]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[5]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[5]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[5]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[5]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[6]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[6]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[6]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[6]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[6]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[6]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[7]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[7]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[7]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[7]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[7]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[7]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[8]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[8]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[8]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[8]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[8]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[8]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[9]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[9]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[9]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[9]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[9]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[9]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[10]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[10]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[10]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[10]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[10]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[10]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[11]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[11]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[11]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[11]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[11]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[11]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[12]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[12]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[12]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[12]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[12]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[12]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[13]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[13]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[13]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[13]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[13]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[13]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[14]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[14]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[14]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[14]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[14]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[14]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[15]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[15]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[15]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[15]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[15]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[15]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[16]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[16]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[16]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[16]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[16]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[16]_5\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[17]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[17]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[17]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_5_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_2_1\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_1\ : in STD_LOGIC;
    S0_Write_Byte_Cnt : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\ : in STD_LOGIC;
    S0_Read_Latency : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUX_N_CNT.Add_in_reg[2]_3\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[2]_4\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[2]_5\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[3]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[4]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[5]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[6]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[7]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[8]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[9]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[10]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[11]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[12]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[13]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[14]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[15]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[16]_i_4__1_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[16]_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[16]_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_8\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_Read_Byte_Cnt_En : in STD_LOGIC;
    S1_Read_Byte_Cnt_En : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_9\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_10\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[2]_6\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[17]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]_2\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_11\ : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in[2]_i_3__1_0\ : in STD_LOGIC;
    Num_RLasts_En : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Rtrans_Cnt_En : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Wtrans_Cnt_En : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_1\ : in STD_LOGIC;
    Read_Latency_En : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Lat_Addr_9downto2_CDC_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Sample_Interval_i_reg_CDC_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Latency_WID_CDC_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Latency2_WID_CDC_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WID_Mask_CDC_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WID_Mask2_CDC_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    Intr_Reg_ISR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[12]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_register_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_register_module is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^en_id_based\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Num_BValids_En_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Num_BValids_En_i_2_n_0\ : STD_LOGIC;
  signal \^gen_metric_0.metric_sel_0_cdc_reg[0]_0\ : STD_LOGIC;
  signal \^gen_metric_0.metric_sel_0_cdc_reg[0]_1\ : STD_LOGIC;
  signal \^gen_metric_0.metric_sel_0_cdc_reg[0]_2\ : STD_LOGIC;
  signal \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\ : STD_LOGIC;
  signal \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\ : STD_LOGIC;
  signal \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\ : STD_LOGIC;
  signal \^gen_metric_0.metric_sel_0_cdc_reg[0]_8\ : STD_LOGIC;
  signal \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\ : STD_LOGIC;
  signal \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\ : STD_LOGIC;
  signal \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\ : STD_LOGIC;
  signal \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\ : STD_LOGIC;
  signal \^gen_metric_0.range_reg_0_cdc_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^gen_metric_1.metric_sel_1_cdc_reg[0]_0\ : STD_LOGIC;
  signal \^gen_metric_1.metric_sel_1_cdc_reg[0]_1\ : STD_LOGIC;
  signal \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\ : STD_LOGIC;
  signal \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\ : STD_LOGIC;
  signal \^gen_metric_1.metric_sel_1_cdc_reg[0]_4\ : STD_LOGIC;
  signal \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\ : STD_LOGIC;
  signal \^gen_metric_1.metric_sel_1_cdc_reg[0]_8\ : STD_LOGIC;
  signal \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\ : STD_LOGIC;
  signal \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\ : STD_LOGIC;
  signal \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\ : STD_LOGIC;
  signal \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\ : STD_LOGIC;
  signal \^gen_metric_2.metric_sel_2_cdc_reg[0]_0\ : STD_LOGIC;
  signal \^gen_metric_2.metric_sel_2_cdc_reg[0]_1\ : STD_LOGIC;
  signal \^gen_metric_2.metric_sel_2_cdc_reg[0]_2\ : STD_LOGIC;
  signal \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\ : STD_LOGIC;
  signal \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\ : STD_LOGIC;
  signal \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\ : STD_LOGIC;
  signal \^gen_metric_2.metric_sel_2_cdc_reg[0]_8\ : STD_LOGIC;
  signal \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\ : STD_LOGIC;
  signal \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\ : STD_LOGIC;
  signal \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\ : STD_LOGIC;
  signal \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\ : STD_LOGIC;
  signal \^gen_metric_2.range_reg_2_cdc_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_METRIC_RAM.metric_ram_data_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_MUX_N_CNT.Add_in[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_14_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_16__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_16_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_17__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_17_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_18__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_18_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_20__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_20__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_20_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_21__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_21__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_21_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_22__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_22__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_22_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_23_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_24__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_24__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_24_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_25__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_25__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_25_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_26__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_26_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[10]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_11__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_11__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_12__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_12__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_9__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_10__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_11__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_14_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_7__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_10__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_10_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_11__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_11__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_12__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_12__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_13__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_13__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_13_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_14__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_14_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_15__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_15__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_15_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_16__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_17__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_17__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_17_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_18__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_18__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_18_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_19__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_19__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_20__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_20__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_20_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_21__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_21__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_21_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_22__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_23_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_24_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_27_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_29_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_30_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_5__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_5__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_7__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_7__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_7_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_8__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_8__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_9__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_9__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst/Sample_Cnt_Ld\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/id_matched_return05_out\ : STD_LOGIC;
  signal \^global_clk_cnt_en_sync\ : STD_LOGIC;
  signal \^global_clk_cnt_reset_sync\ : STD_LOGIC;
  signal \^global_intr_en\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_22_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_14__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_14__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_14_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_15__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_15__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_15_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_16__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_16__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_16_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_17__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_17__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_17_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_18__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_18__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_18_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_19__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_19__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_19_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_20__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_20__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_20_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_21__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_21__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_21_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_30__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_30__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_30_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_31__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_31__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_31_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_32__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_32__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_32_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_33__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_33__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_33_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_34__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_34__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_34_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_35__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_35__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_35_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_36__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_36__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_36_n_0 : STD_LOGIC;
  signal \Incr_by_1_i_37__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_i_37__1_n_0\ : STD_LOGIC;
  signal Incr_by_1_i_37_n_0 : STD_LOGIC;
  signal \Incr_by_1_reg_i_13__0_n_0\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_13__0_n_1\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_13__0_n_2\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_13__0_n_3\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_13__1_n_0\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_13__1_n_1\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_13__1_n_2\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_13__1_n_3\ : STD_LOGIC;
  signal Incr_by_1_reg_i_13_n_0 : STD_LOGIC;
  signal Incr_by_1_reg_i_13_n_1 : STD_LOGIC;
  signal Incr_by_1_reg_i_13_n_2 : STD_LOGIC;
  signal Incr_by_1_reg_i_13_n_3 : STD_LOGIC;
  signal \Incr_by_1_reg_i_3__0_n_1\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_3__1_n_1\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_3__1_n_2\ : STD_LOGIC;
  signal \Incr_by_1_reg_i_3__1_n_3\ : STD_LOGIC;
  signal Incr_by_1_reg_i_3_n_1 : STD_LOGIC;
  signal Incr_by_1_reg_i_3_n_2 : STD_LOGIC;
  signal Incr_by_1_reg_i_3_n_3 : STD_LOGIC;
  signal \^interval_cnt_en\ : STD_LOGIC;
  signal \^interval_cnt_ld_sync\ : STD_LOGIC;
  signal Lat_Addr_3downto0_is_0x4 : STD_LOGIC;
  signal Lat_Addr_3downto0_is_0x8 : STD_LOGIC;
  signal Lat_Addr_3downto0_is_0xC : STD_LOGIC;
  signal Lat_Addr_7downto4_is_0x0 : STD_LOGIC;
  signal Lat_Addr_7downto4_is_0x1 : STD_LOGIC;
  signal Lat_Addr_7downto4_is_0x2 : STD_LOGIC;
  signal Lat_Addr_9downto2_CDC : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Lat_Enlog_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Event_Log_Set_Rd_En : STD_LOGIC;
  signal Lat_Global_Clk_Cnt_LSB_CDCR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Lat_Global_Clk_Cnt_LSB_Rd_En : STD_LOGIC;
  signal Lat_Global_Clk_Cnt_MSB_Rd_En : STD_LOGIC;
  signal Lat_Incr_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Intr_Reg_GIE_Rd_En : STD_LOGIC;
  signal Lat_Intr_Reg_IER_Rd_En : STD_LOGIC;
  signal Lat_Intr_Reg_ISR_Rd_En : STD_LOGIC;
  signal Lat_Metric_Cnt_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Metric_Sel_Reg_0_Rd_En : STD_LOGIC;
  signal Lat_Rng_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Samp_Incr_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Samp_Metric_Cnt_Reg_Set_Rd_En : STD_LOGIC;
  signal \^lat_sample_reg_rd_en\ : STD_LOGIC;
  signal \^lat_sample_reg_rd_en_d1\ : STD_LOGIC;
  signal Lat_Status_Reg_FOC_Rd_En : STD_LOGIC;
  signal Lat_Status_Reg_WIF_Rd_En : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[0]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[10]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[11]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[12]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[13]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[14]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[15]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[1]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[2]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[3]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[4]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[5]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[6]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[7]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[8]\ : STD_LOGIC;
  signal \Latency2_RID_CDC_reg_n_0_[9]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[0]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[10]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[11]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[12]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[13]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[14]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[15]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[1]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[2]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[3]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[4]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[5]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[6]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[7]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[8]\ : STD_LOGIC;
  signal \Latency2_WID_CDC_reg_n_0_[9]\ : STD_LOGIC;
  signal Latency_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Latency_RID_CDC_reg_n_0_[10]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[11]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[12]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[13]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[14]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[15]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[1]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[2]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[3]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[4]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[5]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[6]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[7]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[8]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[9]\ : STD_LOGIC;
  signal Latency_WID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Latency_WID_CDC_reg_n_0_[10]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[11]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[12]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[13]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[14]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[15]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[1]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[2]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[3]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[4]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[5]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[6]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[7]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[8]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[9]\ : STD_LOGIC;
  signal Metric_Sel_0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Metric_Sel_1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Metric_Sel_2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^metrics_cnt_en\ : STD_LOGIC;
  signal \^metrics_cnt_en_int\ : STD_LOGIC;
  signal \^metrics_cnt_en_int_1\ : STD_LOGIC;
  signal \^metrics_cnt_reset\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RID_Mask : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RID_Mask2_CDC_reg_n_0_[0]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[10]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[11]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[12]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[13]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[14]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[15]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[1]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[2]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[3]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[4]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[5]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[6]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[7]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[8]\ : STD_LOGIC;
  signal \RID_Mask2_CDC_reg_n_0_[9]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[10]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[11]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[12]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[13]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[14]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[15]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[1]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[2]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[3]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[4]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[5]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[6]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[7]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[8]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[9]\ : STD_LOGIC;
  signal RValid : STD_LOGIC;
  signal Range_Reg_0 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal Range_Reg_1 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal Range_Reg_2 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \^rd_lat_end\ : STD_LOGIC;
  signal \^rd_lat_start\ : STD_LOGIC;
  signal \^read_beat_cnt_en1\ : STD_LOGIC;
  signal \^read_beat_cnt_en1_6\ : STD_LOGIC;
  signal \^reset_on_sample_int_lapse_sync\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sample_interval_i_reg_cdc_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Sample_Reg_Rd_First : STD_LOGIC;
  signal Sample_Time_Diff : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Sample_Time_Diff_Reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^use_ext_trigger\ : STD_LOGIC;
  signal WID_Mask : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \WID_Mask2_CDC_reg_n_0_[0]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[10]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[11]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[12]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[13]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[14]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[15]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[1]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[2]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[3]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[4]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[5]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[6]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[7]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[8]\ : STD_LOGIC;
  signal \WID_Mask2_CDC_reg_n_0_[9]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[10]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[11]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[12]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[13]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[14]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[15]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[1]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[2]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[3]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[4]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[5]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[6]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[7]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[8]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[9]\ : STD_LOGIC;
  signal \^wr_lat_end\ : STD_LOGIC;
  signal \^wr_lat_start\ : STD_LOGIC;
  signal cdc_sync_inst2_n_36 : STD_LOGIC;
  signal cdc_sync_inst2_n_37 : STD_LOGIC;
  signal cdc_sync_inst2_n_4 : STD_LOGIC;
  signal cdc_sync_inst2_n_5 : STD_LOGIC;
  signal cdc_sync_inst2_n_6 : STD_LOGIC;
  signal \metric_calc_inst0/id_matched_return05_out\ : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^scndry_out_int_d1_reg\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sync_eventlog_cur_cnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Incr_by_1_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incr_by_1_reg_i_13__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incr_by_1_reg_i_13__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Incr_by_1_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incr_by_1_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incr_by_1_reg_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \Count_Out_i[32]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \Count_Out_i[32]_i_1__2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \Count_Out_i[32]_i_2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_2__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1__0\ : label is "soft_lutpair315";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 255;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 17;
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_12\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_12__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_12__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_14\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_14__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_14__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_17\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_17__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_17__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_18\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_18__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_18__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_21\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_23\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_23__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_23__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_24\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_24__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_24__1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_25\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_25__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_25__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_26\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_26__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[16]_i_10\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[16]_i_10__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[16]_i_10__1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[16]_i_6\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[16]_i_6__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[16]_i_6__1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[2]_i_11__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[2]_i_11__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[2]_i_13\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_10__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_11\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_11__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_11__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_13\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_13__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_13__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_14__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_15\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_15__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_15__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_17__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_17__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_18__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_18__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_19__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_19__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_20\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_20__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_20__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_21__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_21__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_23\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_24\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_27\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_29\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_30\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_3__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_3__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_8\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_9\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.accumulate_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.accumulate_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.accumulate_i_1__1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4\ : label is "soft_lutpair305";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of Incr_by_1_reg_i_13 : label is 11;
  attribute COMPARATOR_THRESHOLD of \Incr_by_1_reg_i_13__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Incr_by_1_reg_i_13__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of Incr_by_1_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of \Incr_by_1_reg_i_3__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Incr_by_1_reg_i_3__1\ : label is 11;
  attribute SOFT_HLUTNM of awid_match_d1_i_1 : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \awid_match_d1_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of rid_match_reg_i_1 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \rid_match_reg_i_1__0\ : label is "soft_lutpair329";
begin
  E(0) <= \^e\(0);
  En_Id_Based <= \^en_id_based\;
  \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\ <= \^gen_metric_0.metric_sel_0_cdc_reg[0]_0\;
  \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1\ <= \^gen_metric_0.metric_sel_0_cdc_reg[0]_1\;
  \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_2\ <= \^gen_metric_0.metric_sel_0_cdc_reg[0]_2\;
  \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3\ <= \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\;
  \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4\ <= \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\;
  \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5\ <= \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\;
  \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_8\ <= \^gen_metric_0.metric_sel_0_cdc_reg[0]_8\;
  \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9\ <= \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\;
  \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0\ <= \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\;
  \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1\ <= \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\;
  \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0\(2 downto 0) <= \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2 downto 0);
  \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1\ <= \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\;
  \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0\(15 downto 0) <= \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(15 downto 0);
  \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_0\ <= \^gen_metric_1.metric_sel_1_cdc_reg[0]_0\;
  \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_1\ <= \^gen_metric_1.metric_sel_1_cdc_reg[0]_1\;
  \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2\ <= \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\;
  \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3\ <= \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\;
  \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_4\ <= \^gen_metric_1.metric_sel_1_cdc_reg[0]_4\;
  \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5\ <= \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\;
  \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_8\ <= \^gen_metric_1.metric_sel_1_cdc_reg[0]_8\;
  \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9\ <= \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\;
  \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0\ <= \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\;
  \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1\ <= \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\;
  \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0\(2 downto 0) <= \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2 downto 0);
  \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1\ <= \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\;
  \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_0\ <= \^gen_metric_2.metric_sel_2_cdc_reg[0]_0\;
  \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_1\ <= \^gen_metric_2.metric_sel_2_cdc_reg[0]_1\;
  \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_2\ <= \^gen_metric_2.metric_sel_2_cdc_reg[0]_2\;
  \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3\ <= \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\;
  \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4\ <= \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\;
  \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5\ <= \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\;
  \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_8\ <= \^gen_metric_2.metric_sel_2_cdc_reg[0]_8\;
  \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9\ <= \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\;
  \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0\ <= \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\;
  \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1\ <= \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\;
  \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0\(2 downto 0) <= \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2 downto 0);
  \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1\ <= \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\;
  \GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0\(15 downto 0) <= \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(15 downto 0);
  Global_Clk_Cnt_En_sync <= \^global_clk_cnt_en_sync\;
  Global_Clk_Cnt_Reset_sync <= \^global_clk_cnt_reset_sync\;
  Global_Intr_En <= \^global_intr_en\;
  Interval_Cnt_En <= \^interval_cnt_en\;
  Interval_Cnt_Ld_sync <= \^interval_cnt_ld_sync\;
  Lat_Sample_Reg_Rd_En <= \^lat_sample_reg_rd_en\;
  Lat_Sample_Reg_Rd_En_d1 <= \^lat_sample_reg_rd_en_d1\;
  Metrics_Cnt_En <= \^metrics_cnt_en\;
  Metrics_Cnt_En_Int <= \^metrics_cnt_en_int\;
  Metrics_Cnt_En_Int_1 <= \^metrics_cnt_en_int_1\;
  Metrics_Cnt_Reset <= \^metrics_cnt_reset\;
  Q(15 downto 0) <= \^q\(15 downto 0);
  Rd_Lat_End <= \^rd_lat_end\;
  Rd_Lat_Start <= \^rd_lat_start\;
  Read_Beat_Cnt_En1 <= \^read_beat_cnt_en1\;
  Read_Beat_Cnt_En1_6 <= \^read_beat_cnt_en1_6\;
  Reset_On_Sample_Int_Lapse_sync <= \^reset_on_sample_int_lapse_sync\;
  SR(0) <= \^sr\(0);
  \Sample_Interval_i_reg_CDC_reg[31]_0\(31 downto 0) <= \^sample_interval_i_reg_cdc_reg[31]_0\(31 downto 0);
  Use_Ext_Trigger <= \^use_ext_trigger\;
  Wr_Lat_End <= \^wr_lat_end\;
  Wr_Lat_Start <= \^wr_lat_start\;
  scndry_out_int_d1_reg <= \^scndry_out_int_d1_reg\;
\Accum_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF020FFFFFFFF"
    )
        port map (
      I0 => \^lat_sample_reg_rd_en\,
      I1 => \^lat_sample_reg_rd_en_d1\,
      I2 => \^reset_on_sample_int_lapse_sync\,
      I3 => Sample_Interval_Cnt_Lapse,
      I4 => \^metrics_cnt_reset\,
      I5 => core_aresetn,
      O => \GEN_MUX_N_CNT.accumulate_reg\(0)
    );
\Accum_i[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFFF"
    )
        port map (
      I0 => \Metrics_Cnt_Reset_Final__0\,
      I1 => accumulate,
      I2 => \^metrics_cnt_en\,
      I3 => \Accum_i_reg[32]\,
      I4 => core_aresetn,
      O => \GEN_MUX_N_CNT.accumulate_reg\(1)
    );
\Accum_i[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFFF"
    )
        port map (
      I0 => \Metrics_Cnt_Reset_Final__0\,
      I1 => accumulate_22,
      I2 => \^metrics_cnt_en\,
      I3 => \Accum_i_reg[32]_0\,
      I4 => core_aresetn,
      O => \GEN_MUX_N_CNT.accumulate_reg_0\(0)
    );
\Accum_i[32]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFFF"
    )
        port map (
      I0 => \Metrics_Cnt_Reset_Final__0\,
      I1 => accumulate_23,
      I2 => \^metrics_cnt_en\,
      I3 => \Accum_i_reg[32]_1\,
      I4 => core_aresetn,
      O => \GEN_MUX_N_CNT.accumulate_reg_1\(0)
    );
\Count_Out_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Sample_Interval_Cnt_Lapse,
      I1 => \^interval_cnt_ld_sync\,
      I2 => \^metrics_cnt_en\,
      I3 => \^interval_cnt_en\,
      O => Carry_Out_reg
    );
\Count_Out_i[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^global_clk_cnt_reset_sync\,
      I1 => \^global_clk_cnt_en_sync\,
      O => Global_Clk_Cnt_Reset_reg_0
    );
\Count_Out_i[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => S1_S_Null_Byte_Cnt(0),
      I1 => \^rd_lat_start\,
      I2 => Ext_Trig_Metric_en,
      I3 => \^use_ext_trigger\,
      I4 => \^metrics_cnt_en\,
      O => \S_Null_Byte_Cnt_reg[2]\(0)
    );
\Count_Out_i[32]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => S0_S_Null_Byte_Cnt(0),
      I1 => \^rd_lat_start\,
      I2 => Ext_Trig_Metric_en_17,
      I3 => \^use_ext_trigger\,
      I4 => \^metrics_cnt_en\,
      O => \S_Null_Byte_Cnt_reg[2]_0\(0)
    );
\Count_Out_i[32]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA2A0000"
    )
        port map (
      I0 => Overflow,
      I1 => \^interval_cnt_en\,
      I2 => \^metrics_cnt_en\,
      I3 => O(0),
      I4 => core_aresetn,
      I5 => \GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst/Sample_Cnt_Ld\,
      O => \Count_Out_i_reg[32]\
    );
\Count_Out_i[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^interval_cnt_ld_sync\,
      I1 => Sample_Interval_Cnt_Lapse,
      O => \GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst/Sample_Cnt_Ld\
    );
En_Id_Based_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(3),
      Q => \^en_id_based\,
      R => \^sr\(0)
    );
\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B00000000000"
    )
        port map (
      I0 => Ext_Trig_Metric_en,
      I1 => \^use_ext_trigger\,
      I2 => \^metrics_cnt_en\,
      I3 => slot_1_axi_rvalid,
      I4 => slot_1_axi_rready,
      I5 => \^read_beat_cnt_en1\,
      O => Mst_Rd_Idle_Cnt_En0
    );
\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B00000000000"
    )
        port map (
      I0 => Ext_Trig_Metric_en_17,
      I1 => \^use_ext_trigger\,
      I2 => \^metrics_cnt_en\,
      I3 => slot_0_axi_rvalid,
      I4 => slot_0_axi_rready,
      I5 => \^read_beat_cnt_en1_6\,
      O => Mst_Rd_Idle_Cnt_En0_5
    );
\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => RID_Mask(0),
      I1 => slot_1_axi_rid(0),
      I2 => Latency_RID(0),
      I3 => \^en_id_based\,
      O => \^read_beat_cnt_en1\
    );
\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => RID_Mask(0),
      I1 => slot_0_axi_rid(0),
      I2 => Latency_RID(0),
      I3 => \^en_id_based\,
      O => \^read_beat_cnt_en1_6\
    );
\GEN_ARSIZE_AXI4.Num_BValids_En_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
        port map (
      I0 => slot_1_axi_bvalid,
      I1 => Ext_Trig_Metric_en,
      I2 => \^use_ext_trigger\,
      I3 => \^metrics_cnt_en\,
      I4 => \GEN_ARSIZE_AXI4.Num_BValids_En_i_2_n_0\,
      O => Num_BValids_En0
    );
\GEN_ARSIZE_AXI4.Num_BValids_En_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
        port map (
      I0 => slot_0_axi_bvalid,
      I1 => Ext_Trig_Metric_en_17,
      I2 => \^use_ext_trigger\,
      I3 => \^metrics_cnt_en\,
      I4 => \GEN_ARSIZE_AXI4.Num_BValids_En_i_2__0_n_0\,
      O => Num_BValids_En0_7
    );
\GEN_ARSIZE_AXI4.Num_BValids_En_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0600FFFF"
    )
        port map (
      I0 => Latency_WID(0),
      I1 => slot_1_axi_bid(0),
      I2 => WID_Mask(0),
      I3 => \^en_id_based\,
      I4 => slot_1_axi_bready,
      O => \GEN_ARSIZE_AXI4.Num_BValids_En_i_2_n_0\
    );
\GEN_ARSIZE_AXI4.Num_BValids_En_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0600FFFF"
    )
        port map (
      I0 => Latency_WID(0),
      I1 => slot_0_axi_bid(0),
      I2 => WID_Mask(0),
      I3 => \^en_id_based\,
      I4 => slot_0_axi_bready,
      O => \GEN_ARSIZE_AXI4.Num_BValids_En_i_2__0_n_0\
    );
\GEN_ARSIZE_AXI4.Num_RLasts_En_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888080888"
    )
        port map (
      I0 => \^metrics_cnt_en_int\,
      I1 => \GEN_ARSIZE_AXI4.Num_RLasts_En_reg\(0),
      I2 => \^en_id_based\,
      I3 => Latency_RID(0),
      I4 => slot_1_axi_rid(0),
      I5 => RID_Mask(0),
      O => Num_RLasts_En0
    );
\GEN_ARSIZE_AXI4.Num_RLasts_En_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888080888"
    )
        port map (
      I0 => \^metrics_cnt_en_int_1\,
      I1 => \GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0\(0),
      I2 => \^en_id_based\,
      I3 => Latency_RID(0),
      I4 => slot_0_axi_rid(0),
      I5 => RID_Mask(0),
      O => Num_RLasts_En0_0
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Ext_Trig_Metric_en,
      I1 => \^use_ext_trigger\,
      I2 => \^metrics_cnt_en\,
      O => \^metrics_cnt_en_int\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Ext_Trig_Metric_en_17,
      I1 => \^use_ext_trigger\,
      I2 => \^metrics_cnt_en\,
      O => \^metrics_cnt_en_int_1\
    );
\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800888888888"
    )
        port map (
      I0 => p_51_in,
      I1 => \^metrics_cnt_en_int\,
      I2 => slot_1_axi_arid(0),
      I3 => Latency_RID(0),
      I4 => RID_Mask(0),
      I5 => \^en_id_based\,
      O => Rtrans_Cnt_En0
    );
\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800888888888"
    )
        port map (
      I0 => p_51_in_0,
      I1 => \^metrics_cnt_en_int_1\,
      I2 => slot_0_axi_arid(0),
      I3 => Latency_RID(0),
      I4 => RID_Mask(0),
      I5 => \^en_id_based\,
      O => Rtrans_Cnt_En0_4
    );
\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888080888"
    )
        port map (
      I0 => p_54_in,
      I1 => \^metrics_cnt_en_int\,
      I2 => \^en_id_based\,
      I3 => Latency_WID(0),
      I4 => slot_1_axi_awid(0),
      I5 => WID_Mask(0),
      O => Wtrans_Cnt_En0
    );
\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888080888"
    )
        port map (
      I0 => p_54_in_19,
      I1 => \^metrics_cnt_en_int_1\,
      I2 => \^en_id_based\,
      I3 => Latency_WID(0),
      I4 => slot_0_axi_awid(0),
      I5 => WID_Mask(0),
      O => Wtrans_Cnt_En0_3
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(0),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(0),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(10),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(10),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(11),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(11),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(12),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(12),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(13),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(13),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(14),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(14),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(15),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(15),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(16),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(16),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(17),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(17),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(18),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(18),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(19),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(19),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(1),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(1),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(20),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(20),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(21),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(21),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(22),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(22),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(23),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(23),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(24),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(24),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(25),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(25),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(26),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(26),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(27),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(27),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(28),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(28),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(29),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(29),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(2),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(2),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(30),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(30),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(31),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(31),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(3),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(3),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(4),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(4),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(5),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(5),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(6),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(6),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(7),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(7),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(8),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(8),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^scndry_out_int_d1_reg\,
      D => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(9),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(9),
      R => p_in_d1_cdc_from_reg_0(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(0),
      Q => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(1),
      Q => Metric_Sel_0(1),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(2),
      Q => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(3),
      Q => Metric_Sel_0(3),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(4),
      Q => Metric_Sel_0(4),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(5),
      Q => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(6),
      Q => Metric_Sel_0(6),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(7),
      Q => Metric_Sel_0(7),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(0),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(0),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(10),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(10),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(11),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(11),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(12),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(12),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(13),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(13),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(14),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(14),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(15),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(15),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(16),
      Q => Range_Reg_0(16),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(17),
      Q => Range_Reg_0(17),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(18),
      Q => Range_Reg_0(18),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(19),
      Q => Range_Reg_0(19),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(1),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(1),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(20),
      Q => Range_Reg_0(20),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(21),
      Q => Range_Reg_0(21),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(22),
      Q => Range_Reg_0(22),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(23),
      Q => Range_Reg_0(23),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(24),
      Q => Range_Reg_0(24),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(25),
      Q => Range_Reg_0(25),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(26),
      Q => Range_Reg_0(26),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(27),
      Q => Range_Reg_0(27),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(28),
      Q => Range_Reg_0(28),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(29),
      Q => Range_Reg_0(29),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(2),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(2),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(30),
      Q => Range_Reg_0(30),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(31),
      Q => Range_Reg_0(31),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(3),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(3),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(4),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(4),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(5),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(5),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(6),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(6),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(7),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(7),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(8),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(8),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0),
      D => s_axi_wdata(9),
      Q => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(9),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(8),
      Q => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(9),
      Q => Metric_Sel_1(1),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Metric_Sel_1_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(10),
      Q => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(11),
      Q => Metric_Sel_1(3),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Metric_Sel_1_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(12),
      Q => Metric_Sel_1(4),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(13),
      Q => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Metric_Sel_1_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(14),
      Q => Metric_Sel_1(6),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Metric_Sel_1_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(15),
      Q => Metric_Sel_1(7),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(10),
      Q => \^q\(10),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(11),
      Q => \^q\(11),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(12),
      Q => \^q\(12),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(13),
      Q => \^q\(13),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(14),
      Q => \^q\(14),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(15),
      Q => \^q\(15),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(16),
      Q => Range_Reg_1(16),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(17),
      Q => Range_Reg_1(17),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(18),
      Q => Range_Reg_1(18),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(19),
      Q => Range_Reg_1(19),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(20),
      Q => Range_Reg_1(20),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(21),
      Q => Range_Reg_1(21),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(22),
      Q => Range_Reg_1(22),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(23),
      Q => Range_Reg_1(23),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(24),
      Q => Range_Reg_1(24),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(25),
      Q => Range_Reg_1(25),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(26),
      Q => Range_Reg_1(26),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(27),
      Q => Range_Reg_1(27),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(28),
      Q => Range_Reg_1(28),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(29),
      Q => Range_Reg_1(29),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(30),
      Q => Range_Reg_1(30),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(31),
      Q => Range_Reg_1(31),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(5),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(8),
      Q => \^q\(8),
      R => \^sr\(0)
    );
\GEN_METRIC_1.Range_Reg_1_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0),
      D => s_axi_wdata(9),
      Q => \^q\(9),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(16),
      Q => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(17),
      Q => Metric_Sel_2(1),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Metric_Sel_2_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(18),
      Q => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(19),
      Q => Metric_Sel_2(3),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(20),
      Q => Metric_Sel_2(4),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(21),
      Q => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Metric_Sel_2_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(22),
      Q => Metric_Sel_2(6),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Metric_Sel_2_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0),
      D => s_axi_wdata(23),
      Q => Metric_Sel_2(7),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(0),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(0),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(10),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(10),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(11),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(11),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(12),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(12),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(13),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(13),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(14),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(14),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(15),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(15),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(16),
      Q => Range_Reg_2(16),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(17),
      Q => Range_Reg_2(17),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(18),
      Q => Range_Reg_2(18),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(19),
      Q => Range_Reg_2(19),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(1),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(1),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(20),
      Q => Range_Reg_2(20),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(21),
      Q => Range_Reg_2(21),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(22),
      Q => Range_Reg_2(22),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(23),
      Q => Range_Reg_2(23),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(24),
      Q => Range_Reg_2(24),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(25),
      Q => Range_Reg_2(25),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(26),
      Q => Range_Reg_2(26),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(27),
      Q => Range_Reg_2(27),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(28),
      Q => Range_Reg_2(28),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(29),
      Q => Range_Reg_2(29),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(2),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(2),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(30),
      Q => Range_Reg_2(30),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(31),
      Q => Range_Reg_2(31),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(3),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(3),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(4),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(4),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(5),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(5),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(6),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(6),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(7),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(7),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(8),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(8),
      R => \^sr\(0)
    );
\GEN_METRIC_2.Range_Reg_2_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0),
      D => s_axi_wdata(9),
      Q => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(9),
      R => \^sr\(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => Lat_Addr_9downto2_CDC(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => Lat_Addr_9downto2_CDC(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => core_aclk,
      CLKBWRCLK => core_aclk,
      DIADI(15 downto 0) => \GEN_METRIC_RAM.metric_ram_data_in\(15 downto 0),
      DIBDI(15 downto 14) => B"11",
      DIBDI(13 downto 0) => \GEN_METRIC_RAM.metric_ram_data_in\(31 downto 18),
      DIPADIP(1 downto 0) => \GEN_METRIC_RAM.metric_ram_data_in\(17 downto 16),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(15 downto 0),
      DOBDO(15 downto 14) => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOBDO_UNCONNECTED\(15 downto 14),
      DOBDO(13 downto 0) => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(31 downto 18),
      DOPADOP(1 downto 0) => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(17 downto 16),
      DOPBDOP(1 downto 0) => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^scndry_out_int_d1_reg\,
      WEA(0) => \^scndry_out_int_d1_reg\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \^scndry_out_int_d1_reg\,
      WEBWE(0) => \^scndry_out_int_d1_reg\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(15)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(6)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(26),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(26),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(26),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(26),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(26),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(26),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(26),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(26),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(25),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(25),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(25),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(25),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(25),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(25),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(25),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(25),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(25),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(25),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(24),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(24),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(24),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(24),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(24),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(24),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(24),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(24),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(24),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(24),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(23),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(23),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(23),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(23),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(23),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(23),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(5)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(23),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(23),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(23),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(23),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(22),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(22),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(22),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(22),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(22),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(22),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(22),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(22),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(22),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(22),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(21),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(21),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(21),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(21),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(21),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(21),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(21),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(21),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(21),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(21),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(20),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(20),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(20),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(20),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(20),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(20),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(20),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(20),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(20),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(20),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(4)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(19),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(19),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(19),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(19),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(19),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(19),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(19),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(19),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(19),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(19),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(18),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(18),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(18),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(18),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(18),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(18),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(18),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(18),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(18),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(18),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(17),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(17),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(17),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(17),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(17),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(17),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(17),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(17),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(17),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(17),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(16),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(16),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(3)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(16),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(16),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(16),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(16),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(16),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(16),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(16),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(16),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(15),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(15),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Lat_Addr_9downto2_CDC(7),
      I1 => Lat_Addr_9downto2_CDC(6),
      I2 => Lat_Addr_9downto2_CDC(2),
      I3 => Lat_Addr_9downto2_CDC(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Lat_Addr_9downto2_CDC(6),
      I1 => Lat_Addr_9downto2_CDC(7),
      I2 => Lat_Addr_9downto2_CDC(2),
      I3 => Lat_Addr_9downto2_CDC(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(14),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(14),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(13),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(13),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(12),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(12),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(11),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(11),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(10),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(10),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(2)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(9),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(9),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(8),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(8),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(7),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(7),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(6),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(6),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(5),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(4),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(4),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(3),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(3),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(2),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(2),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(1),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(1),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(0),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(0),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(1)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(31),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(31),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(30),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(30),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(29),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(29),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(28),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(28),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(27),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(27),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(26),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(26),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(25),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(25),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(24),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(24),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(23),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(23),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(22),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(22),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(21),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(21),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(20),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(20),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(19),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(19),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(18),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(18),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(17),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(17),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(16),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(16),
      I2 => Lat_Addr_9downto2_CDC(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(0),
      I5 => Lat_Addr_9downto2_CDC(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(31)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(30)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(29)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(14)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(28)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(27)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(26)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(25)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(24)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(23)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(22)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(21)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(20)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(19)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(13)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(18)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(17)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(16)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0011"
    )
        port map (
      I0 => Lat_Addr_9downto2_CDC(1),
      I1 => Lat_Addr_9downto2_CDC(4),
      I2 => Lat_Addr_9downto2_CDC(3),
      I3 => Lat_Addr_9downto2_CDC(5),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(15),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(15),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(15),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(15),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(15),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(15),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Lat_Addr_9downto2_CDC(7),
      I1 => Lat_Addr_9downto2_CDC(6),
      I2 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(15),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(15),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(15),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(15),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Lat_Addr_9downto2_CDC(6),
      I1 => Lat_Addr_9downto2_CDC(7),
      I2 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(14),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(14),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(12)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(14),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(14),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(14),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(14),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(14),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(14),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(14),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(14),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(13),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(13),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(13),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(13),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(13),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(13),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(13),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(13),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(13),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(13),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(12),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(12),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(12),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(12),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(12),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(12),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(12),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(12),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(12),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(12),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(11),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(11),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(11),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(11),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(11),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(11),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(11)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(11),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(11),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(11),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(11),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(10),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(10),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(10),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(10),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(10),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(10),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(10),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(10),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(10),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(10),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(9),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(9),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(9),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(9),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(9),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(9),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(9),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(9),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(9),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(9),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(8),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(8),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(8),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(8),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(8),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(8),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(8),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(8),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(8),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(8),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(10)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(7),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(7),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(7),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(7),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(7),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(7),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(7),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(7),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(7),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(7),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(6),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(6),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(6),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(6),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(6),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(6),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(6),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(6),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(5),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(5),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(5),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(5),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(5),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(5),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(5),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(4),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(4),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(9)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(4),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(4),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(4),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(4),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(4),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(4),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(4),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(4),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(3),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(3),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(3),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(3),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(3),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(3),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(3),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(3),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(2),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(2),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(2),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(2),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(2),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(2),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(2),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(2),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(1),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(1),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(1),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(1),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(8)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(1),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(1),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(1),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(0),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(0),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(0),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(0),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(0),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(0),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(0),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(0),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(31),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(31),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(31),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(31),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(31),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(31),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(31),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(31),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(31),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(31),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(30),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(30),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(30),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(30),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(30),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(30),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(30),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(30),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(30),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(30),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      O => \GEN_METRIC_RAM.metric_ram_data_in\(7)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(29),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(29),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(29),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(29),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(29),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(29),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(29),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(29),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(29),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(29),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(28),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(28),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(28),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(28),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(28),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(28),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(28),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(28),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(28),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(28),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(27),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(27),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(27),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(27),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(27),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(27),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(27),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(27),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => Lat_Addr_9downto2_CDC(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(27),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(27),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(26),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(26),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I5 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_2_n_0\,
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[0]\(0),
      I3 => FSWI_Rd_Vld,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_4_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_5_n_0\,
      O => D(0)
    );
\GEN_MUX_N_CNT.Add_in[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(0),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(0),
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\,
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_8\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_10_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(0),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(0),
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\,
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_8\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_10__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(0),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(0),
      I4 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\,
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_8\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_10__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEAAAAAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_23_n_0\,
      I1 => S1_Read_Latency(0),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_17_n_0\,
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I4 => Metric_Sel_1(3),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_11_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEAAAAAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_24__0_n_0\,
      I1 => S1_Read_Latency(0),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_17__0_n_0\,
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I4 => Metric_Sel_2(3),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_11__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEAAAAAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_24__1_n_0\,
      I1 => S1_Read_Latency(0),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_17__1_n_0\,
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I4 => Metric_Sel_0(3),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_11__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Metric_Sel_1(7),
      I1 => Metric_Sel_1(6),
      I2 => Metric_Sel_1(4),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Metric_Sel_2(7),
      I1 => Metric_Sel_2(6),
      I2 => Metric_Sel_2(4),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Metric_Sel_0(7),
      I1 => Metric_Sel_0(6),
      I2 => Metric_Sel_0(4),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008000080000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_24_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_25_n_0\,
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_1(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(0),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_13_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008000080000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_25__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_26_n_0\,
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_2(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(0),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_13__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008000080000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_25__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_26__0_n_0\,
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_0(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(0),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_13__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Metric_Sel_1(6),
      I1 => Metric_Sel_1(7),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_14_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Metric_Sel_2(6),
      I1 => Metric_Sel_2(7),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_14__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Metric_Sel_0(6),
      I1 => Metric_Sel_0(7),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_14__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => Metric_Sel_1(4),
      I1 => Metric_Sel_1(6),
      I2 => Metric_Sel_1(7),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(0),
      I4 => Metric_Sel_1(1),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_16_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => Metric_Sel_2(4),
      I1 => Metric_Sel_2(6),
      I2 => Metric_Sel_2(7),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(0),
      I4 => Metric_Sel_2(1),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_16__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => Metric_Sel_0(6),
      I2 => Metric_Sel_0(7),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(0),
      I4 => Metric_Sel_0(1),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_16__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_1(7),
      I2 => Metric_Sel_1(6),
      I3 => Metric_Sel_1(4),
      I4 => Metric_Sel_1(1),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_17_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_2(7),
      I2 => Metric_Sel_2(6),
      I3 => Metric_Sel_2(4),
      I4 => Metric_Sel_2(1),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_17__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_0(7),
      I2 => Metric_Sel_0(6),
      I3 => Metric_Sel_0(4),
      I4 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_17__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Metric_Sel_1(3),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_18_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Metric_Sel_2(3),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_18__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Metric_Sel_0(3),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_18__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_2__0_n_0\,
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[0]\(0),
      I3 => FSWI_Rd_Vld,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(0)
    );
\GEN_MUX_N_CNT.Add_in[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_2__1_n_0\,
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[0]\(0),
      I3 => FSWI_Rd_Vld,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(0)
    );
\GEN_MUX_N_CNT.Add_in[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_7_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_10_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_11_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010100"
    )
        port map (
      I0 => Metric_Sel_1(4),
      I1 => Metric_Sel_1(6),
      I2 => Metric_Sel_1(7),
      I3 => Metric_Sel_1(1),
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_20_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010100"
    )
        port map (
      I0 => Metric_Sel_2(4),
      I1 => Metric_Sel_2(6),
      I2 => Metric_Sel_2(7),
      I3 => Metric_Sel_2(1),
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_20__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010100"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => Metric_Sel_0(6),
      I2 => Metric_Sel_0(7),
      I3 => Metric_Sel_0(1),
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_20__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Metric_Sel_1(4),
      I1 => Metric_Sel_1(3),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_21_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Metric_Sel_2(4),
      I1 => Metric_Sel_2(3),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_21__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => Metric_Sel_0(3),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_21__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800800008000000"
    )
        port map (
      I0 => Metric_Sel_1(1),
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0\,
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_1(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(0),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_22_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800800008000000"
    )
        port map (
      I0 => Metric_Sel_2(1),
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0\,
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_2(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(0),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_22__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800800008000000"
    )
        port map (
      I0 => Metric_Sel_0(1),
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0\,
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_0(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(0),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_22__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => Metric_Sel_1(4),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_1(1),
      I3 => Metric_Sel_1(3),
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_23_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      O => \^gen_metric_2.metric_sel_2_cdc_reg[0]_1\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      O => \^gen_metric_0.metric_sel_0_cdc_reg[0]_1\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_1(1),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_24_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => Metric_Sel_2(4),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_2(1),
      I3 => Metric_Sel_2(3),
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_24__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_0(1),
      I3 => Metric_Sel_0(3),
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_24__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Metric_Sel_1(7),
      I1 => Metric_Sel_1(6),
      I2 => Metric_Sel_1(4),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_25_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_2(1),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_25__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_25__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Metric_Sel_2(7),
      I1 => Metric_Sel_2(6),
      I2 => Metric_Sel_2(4),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_26_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Metric_Sel_0(7),
      I1 => Metric_Sel_0(6),
      I2 => Metric_Sel_0(4),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_26__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_7__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_10__0_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_11__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_7__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_10__1_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_11__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I3 => Metric_Sel_1(1),
      I4 => Metric_Sel_1(3),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      O => \^gen_metric_1.metric_sel_1_cdc_reg[0]_1\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I3 => Metric_Sel_2(1),
      I4 => Metric_Sel_2(3),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      O => \^gen_metric_2.metric_sel_2_cdc_reg[0]_2\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I3 => Metric_Sel_0(1),
      I4 => Metric_Sel_0(3),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      O => \^gen_metric_0.metric_sel_0_cdc_reg[0]_2\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02072005"
    )
        port map (
      I0 => Metric_Sel_1(4),
      I1 => Metric_Sel_1(3),
      I2 => Metric_Sel_1(1),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_13_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02072005"
    )
        port map (
      I0 => Metric_Sel_2(4),
      I1 => Metric_Sel_2(3),
      I2 => Metric_Sel_2(1),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_13__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02072005"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => Metric_Sel_0(3),
      I2 => Metric_Sel_0(1),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_13__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0000000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_14_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[0]_0\,
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I3 => Metric_Sel_1(1),
      I4 => Metric_Sel_1(4),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0000000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_14__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[0]_1\,
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I3 => Metric_Sel_2(1),
      I4 => Metric_Sel_2(4),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0000000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_14__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[0]_2\,
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I3 => Metric_Sel_0(1),
      I4 => Metric_Sel_0(4),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4000000440000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_16_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_17_n_0\,
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I4 => Metric_Sel_1(3),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4000000440000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_16__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_17__0_n_0\,
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I4 => Metric_Sel_2(3),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4000000440000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_16__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_17__1_n_0\,
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I4 => Metric_Sel_0(3),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_18_n_0\,
      I2 => S0_Read_Latency(0),
      I3 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_6_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => Metric_Sel_1(1),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_7_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_18__0_n_0\,
      I2 => S0_Read_Latency(0),
      I3 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => Metric_Sel_2(1),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_7__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_18__1_n_0\,
      I2 => S0_Read_Latency(0),
      I3 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_7__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8888888FFFF"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_2_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_20_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[0]_0\,
      I3 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0\,
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_21_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8888888FFFF"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_2__0_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_20__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[0]_1\,
      I3 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0\,
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_21__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8888888FFFF"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_2__1_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_20__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0\,
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_21__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAAAAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_22_n_0\,
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_4\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(0),
      I4 => Metric_Sel_1(1),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_9_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAAAAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_22__0_n_0\,
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(0),
      I4 => Metric_Sel_2(1),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_9__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAAAAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_22__1_n_0\,
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(0),
      I4 => Metric_Sel_0(1),
      I5 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_9__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[10]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[10]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[10]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[10]_i_5_n_0\,
      O => D(10)
    );
\GEN_MUX_N_CNT.Add_in[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[10]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[10]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[10]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[10]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(10)
    );
\GEN_MUX_N_CNT.Add_in[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[10]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[10]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[10]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[10]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(10)
    );
\GEN_MUX_N_CNT.Add_in[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(10),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(10),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(10),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(10),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(10),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(10),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(10),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(10),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(10),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(10),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(10),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(10),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[10]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[10]\,
      I2 => S1_Read_Latency(10),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[10]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[10]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[10]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[10]_1\,
      I2 => S1_Read_Latency(10),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[10]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[10]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[10]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[10]_3\,
      I2 => S1_Read_Latency(10),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[10]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[10]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(10),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(9),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(10),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(9),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(10),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(9),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(10),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(10),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(10),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(10),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(10),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(10),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(8),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[10]_i_4__1_0\,
      I4 => S0_Read_Latency(10),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(8),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[10]_i_4__1_0\,
      I4 => S0_Read_Latency(10),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(8),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[10]_i_4__1_0\,
      I4 => S0_Read_Latency(10),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[11]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[11]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[11]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[11]_i_5_n_0\,
      O => D(11)
    );
\GEN_MUX_N_CNT.Add_in[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[11]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[11]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[11]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[11]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(11)
    );
\GEN_MUX_N_CNT.Add_in[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[11]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[11]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[11]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[11]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(11)
    );
\GEN_MUX_N_CNT.Add_in[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(11),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(11),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(11),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(11),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(11),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(11),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(11),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(11),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(11),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(11),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(11),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(11),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[11]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[11]\,
      I2 => S1_Read_Latency(11),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[11]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[11]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[11]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[11]_1\,
      I2 => S1_Read_Latency(11),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[11]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[11]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[11]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[11]_3\,
      I2 => S1_Read_Latency(11),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[11]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[11]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(11),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(10),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(11),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(10),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(11),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(10),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(11),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(11),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(11),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(11),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(11),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(11),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(9),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[11]_i_4__1_0\,
      I4 => S0_Read_Latency(11),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(9),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[11]_i_4__1_0\,
      I4 => S0_Read_Latency(11),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(9),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[11]_i_4__1_0\,
      I4 => S0_Read_Latency(11),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[12]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[12]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[12]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[12]_i_5_n_0\,
      O => D(12)
    );
\GEN_MUX_N_CNT.Add_in[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[12]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[12]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[12]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[12]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(12)
    );
\GEN_MUX_N_CNT.Add_in[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[12]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[12]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[12]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[12]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(12)
    );
\GEN_MUX_N_CNT.Add_in[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(12),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(12),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(12),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(12),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(12),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(12),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(12),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(12),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(12),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(12),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(12),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(12),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[12]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[12]\,
      I2 => S1_Read_Latency(12),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[12]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[12]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[12]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[12]_1\,
      I2 => S1_Read_Latency(12),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[12]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[12]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[12]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[12]_3\,
      I2 => S1_Read_Latency(12),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[12]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[12]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(12),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(11),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(12),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(11),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(12),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(11),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(12),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(12),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(12),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(12),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(12),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(12),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(10),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[12]_i_4__1_0\,
      I4 => S0_Read_Latency(12),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(10),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[12]_i_4__1_0\,
      I4 => S0_Read_Latency(12),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(10),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[12]_i_4__1_0\,
      I4 => S0_Read_Latency(12),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[13]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[13]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[13]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[13]_i_5_n_0\,
      O => D(13)
    );
\GEN_MUX_N_CNT.Add_in[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[13]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[13]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[13]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[13]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(13)
    );
\GEN_MUX_N_CNT.Add_in[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[13]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[13]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[13]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[13]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(13)
    );
\GEN_MUX_N_CNT.Add_in[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(13),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(13),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(13),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(13),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(13),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(13),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(13),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(13),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(13),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(13),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(13),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(13),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[13]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[13]\,
      I2 => S1_Read_Latency(13),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[13]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[13]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[13]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[13]_1\,
      I2 => S1_Read_Latency(13),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[13]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[13]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[13]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[13]_3\,
      I2 => S1_Read_Latency(13),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[13]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[13]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(13),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(12),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(13),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(12),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(13),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(12),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(13),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(13),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(13),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(13),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(13),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(13),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(11),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[13]_i_4__1_0\,
      I4 => S0_Read_Latency(13),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(11),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[13]_i_4__1_0\,
      I4 => S0_Read_Latency(13),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(11),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[13]_i_4__1_0\,
      I4 => S0_Read_Latency(13),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[14]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[14]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[14]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[14]_i_5_n_0\,
      O => D(14)
    );
\GEN_MUX_N_CNT.Add_in[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[14]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[14]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[14]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[14]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(14)
    );
\GEN_MUX_N_CNT.Add_in[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[14]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[14]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[14]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[14]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(14)
    );
\GEN_MUX_N_CNT.Add_in[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(14),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(14),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(14),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(14),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(14),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(14),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(14),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(14),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(14),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(14),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(14),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(14),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[14]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[14]\,
      I2 => S1_Read_Latency(14),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[14]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[14]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[14]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[14]_1\,
      I2 => S1_Read_Latency(14),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[14]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[14]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[14]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[14]_3\,
      I2 => S1_Read_Latency(14),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[14]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[14]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(14),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(13),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(14),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(13),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(14),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(13),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(14),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(14),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(14),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(14),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(14),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(14),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(12),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[14]_i_4__1_0\,
      I4 => S0_Read_Latency(14),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(12),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[14]_i_4__1_0\,
      I4 => S0_Read_Latency(14),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(12),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[14]_i_4__1_0\,
      I4 => S0_Read_Latency(14),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[15]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[15]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[15]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[15]_i_5_n_0\,
      O => D(15)
    );
\GEN_MUX_N_CNT.Add_in[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[15]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[15]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[15]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[15]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(15)
    );
\GEN_MUX_N_CNT.Add_in[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[15]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[15]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[15]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[15]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(15)
    );
\GEN_MUX_N_CNT.Add_in[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(15),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(15),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(15),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(15),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(15),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(15),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(15),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(15),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(15),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(15),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(15),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(15),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[15]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]\,
      I2 => S1_Read_Latency(15),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[15]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[15]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[15]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\,
      I2 => S1_Read_Latency(15),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[15]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[15]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[15]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_3\,
      I2 => S1_Read_Latency(15),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[15]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[15]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(15),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(14),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(15),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(14),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(15),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(14),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(15),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(15),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(15),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(15),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(15),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(15),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(13),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[15]_i_4__1_0\,
      I4 => S0_Read_Latency(15),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(13),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[15]_i_4__1_0\,
      I4 => S0_Read_Latency(15),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(13),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[15]_i_4__1_0\,
      I4 => S0_Read_Latency(15),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[16]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[16]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[16]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[16]_i_5_n_0\,
      O => D(16)
    );
\GEN_MUX_N_CNT.Add_in[16]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F04000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in[16]_i_11_n_0\,
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_1(3),
      I4 => \GEN_MUX_N_CNT.Add_in[16]_i_12_n_0\,
      O => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F04000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in[16]_i_11__0_n_0\,
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_2(3),
      I4 => \GEN_MUX_N_CNT.Add_in[16]_i_12__0_n_0\,
      O => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F04000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in[16]_i_11__1_n_0\,
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_0(3),
      I4 => \GEN_MUX_N_CNT.Add_in[16]_i_12__1_n_0\,
      O => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Metric_Sel_1(7),
      I1 => Metric_Sel_1(6),
      I2 => Metric_Sel_1(4),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I5 => Metric_Sel_1(1),
      O => \GEN_MUX_N_CNT.Add_in[16]_i_11_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Metric_Sel_2(7),
      I1 => Metric_Sel_2(6),
      I2 => Metric_Sel_2(4),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I5 => Metric_Sel_2(1),
      O => \GEN_MUX_N_CNT.Add_in[16]_i_11__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Metric_Sel_0(7),
      I1 => Metric_Sel_0(6),
      I2 => Metric_Sel_0(4),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I5 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.Add_in[16]_i_11__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_1(1),
      I3 => Metric_Sel_1(4),
      I4 => Metric_Sel_1(6),
      I5 => Metric_Sel_1(7),
      O => \GEN_MUX_N_CNT.Add_in[16]_i_12_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_2(1),
      I3 => Metric_Sel_2(4),
      I4 => Metric_Sel_2(6),
      I5 => Metric_Sel_2(7),
      O => \GEN_MUX_N_CNT.Add_in[16]_i_12__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_0(1),
      I3 => Metric_Sel_0(4),
      I4 => Metric_Sel_0(6),
      I5 => Metric_Sel_0(7),
      O => \GEN_MUX_N_CNT.Add_in[16]_i_12__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[16]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[16]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[16]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(16)
    );
\GEN_MUX_N_CNT.Add_in[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[16]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[16]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[16]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(16)
    );
\GEN_MUX_N_CNT.Add_in[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(16),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(16),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(16),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(16),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(16),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(16),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(16),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(16),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(16),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(16),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(16),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(16),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(16),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(16),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(16),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(16),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(16),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(16),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[16]_i_7_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[16]_0\,
      I2 => S1_Read_Latency(16),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_1\,
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[16]_2\,
      I2 => S1_Read_Latency(16),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_3\,
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[16]_4\,
      I2 => S1_Read_Latency(16),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_5\,
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(16),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(15),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(16),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(15),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(16),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(15),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004F0040"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in[16]_i_11_n_0\,
      I2 => Metric_Sel_1(3),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I4 => \GEN_MUX_N_CNT.Add_in[16]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004F0040"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in[16]_i_11__0_n_0\,
      I2 => Metric_Sel_2(3),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I4 => \GEN_MUX_N_CNT.Add_in[16]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004F0040"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in[16]_i_11__1_n_0\,
      I2 => Metric_Sel_0(3),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I4 => \GEN_MUX_N_CNT.Add_in[16]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(16),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(16),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(16),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_7_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(16),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(16),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(16),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(16),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(16),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(16),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(14),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[16]_i_4__1_0\,
      I4 => S0_Read_Latency(16),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_9_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(14),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[16]_i_4__1_0\,
      I4 => S0_Read_Latency(16),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_9__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(14),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[16]_i_4__1_0\,
      I4 => S0_Read_Latency(16),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_9__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[17]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[17]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[17]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[17]\,
      O => D(17)
    );
\GEN_MUX_N_CNT.Add_in[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[17]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[17]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[17]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[17]_0\,
      O => \Write_Latency_Int_reg[31]\(17)
    );
\GEN_MUX_N_CNT.Add_in[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[17]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[17]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[17]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[17]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[17]_1\,
      O => \Write_Latency_Int_reg[31]_0\(17)
    );
\GEN_MUX_N_CNT.Add_in[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[17]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(17),
      I4 => S1_Read_Latency(17),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[17]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(17),
      I4 => S1_Read_Latency(17),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[17]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(17),
      I4 => S1_Read_Latency(17),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(17),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(17),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(17),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(17),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(17),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(17),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(17),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(17),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(17),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(17),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(17),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(17),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(17),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(17),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(17),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(17),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(17),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(17),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(17),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(17),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(17),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(17),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(17),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(17),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[18]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[18]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[18]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[18]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[18]\,
      O => D(18)
    );
\GEN_MUX_N_CNT.Add_in[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[18]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[18]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[18]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[18]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[18]_0\,
      O => \Write_Latency_Int_reg[31]\(18)
    );
\GEN_MUX_N_CNT.Add_in[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[18]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[18]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[18]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[18]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[18]_1\,
      O => \Write_Latency_Int_reg[31]_0\(18)
    );
\GEN_MUX_N_CNT.Add_in[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[18]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(18),
      I4 => S1_Read_Latency(18),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[18]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(18),
      I4 => S1_Read_Latency(18),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[18]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(18),
      I4 => S1_Read_Latency(18),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(18),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(18),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(18),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(18),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(18),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(18),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(18),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(18),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(18),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(18),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(2),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(18),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(18),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(2),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(18),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(18),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(2),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(18),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(18),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(18),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(18),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(18),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(18),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(18),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(18),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(18),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(18),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[19]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[19]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[19]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[19]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[19]\,
      O => D(19)
    );
\GEN_MUX_N_CNT.Add_in[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[19]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[19]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[19]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[19]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[19]_0\,
      O => \Write_Latency_Int_reg[31]\(19)
    );
\GEN_MUX_N_CNT.Add_in[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[19]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[19]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[19]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[19]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[19]_1\,
      O => \Write_Latency_Int_reg[31]_0\(19)
    );
\GEN_MUX_N_CNT.Add_in[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[19]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(19),
      I4 => S1_Read_Latency(19),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[19]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(19),
      I4 => S1_Read_Latency(19),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[19]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(19),
      I4 => S1_Read_Latency(19),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(19),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(19),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(19),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(19),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(19),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(19),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(19),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(19),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(19),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(19),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(19),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(19),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(19),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(19),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(19),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(19),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(19),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(19),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(19),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(19),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(19),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(19),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(19),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(19),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[1]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[1]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[1]_i_5_n_0\,
      O => D(1)
    );
\GEN_MUX_N_CNT.Add_in[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[1]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[1]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(1)
    );
\GEN_MUX_N_CNT.Add_in[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[1]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[1]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[1]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(1)
    );
\GEN_MUX_N_CNT.Add_in[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[1]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[1]\,
      I2 => S1_Read_Latency(1),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[1]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[1]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[1]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[1]_1\,
      I2 => S1_Read_Latency(1),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[1]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[1]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[1]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[1]_3\,
      I2 => S1_Read_Latency(1),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[1]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[1]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(1),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(1),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(1),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(1),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(1),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(1),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(1),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(0),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      I4 => S0_Read_Latency(1),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(0),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      I4 => S0_Read_Latency(1),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(0),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\,
      I4 => S0_Read_Latency(1),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[20]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[20]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[20]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[20]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[20]\,
      O => D(20)
    );
\GEN_MUX_N_CNT.Add_in[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[20]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[20]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[20]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[20]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[20]_0\,
      O => \Write_Latency_Int_reg[31]\(20)
    );
\GEN_MUX_N_CNT.Add_in[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[20]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[20]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[20]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[20]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[20]_1\,
      O => \Write_Latency_Int_reg[31]_0\(20)
    );
\GEN_MUX_N_CNT.Add_in[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[20]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(20),
      I4 => S1_Read_Latency(20),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[20]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(20),
      I4 => S1_Read_Latency(20),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[20]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(20),
      I4 => S1_Read_Latency(20),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(20),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(20),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(20),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(20),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(20),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(20),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(20),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(20),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(20),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(20),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(20),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(20),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(20),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(20),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(20),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(20),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(20),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(20),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(20),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(20),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(20),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(20),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(20),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(20),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[21]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[21]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[21]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[21]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[21]\,
      O => D(21)
    );
\GEN_MUX_N_CNT.Add_in[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[21]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[21]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[21]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[21]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[21]_0\,
      O => \Write_Latency_Int_reg[31]\(21)
    );
\GEN_MUX_N_CNT.Add_in[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[21]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[21]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[21]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[21]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[21]_1\,
      O => \Write_Latency_Int_reg[31]_0\(21)
    );
\GEN_MUX_N_CNT.Add_in[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[21]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(21),
      I4 => S1_Read_Latency(21),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[21]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(21),
      I4 => S1_Read_Latency(21),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[21]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(21),
      I4 => S1_Read_Latency(21),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(21),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(21),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(21),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(21),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(21),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(21),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(21),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(21),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(21),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(21),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(21),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(21),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(21),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(21),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(21),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(21),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(21),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(21),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(21),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(21),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(21),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(21),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(21),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(21),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[22]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[22]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[22]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[22]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[22]\,
      O => D(22)
    );
\GEN_MUX_N_CNT.Add_in[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[22]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[22]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[22]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[22]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[22]_0\,
      O => \Write_Latency_Int_reg[31]\(22)
    );
\GEN_MUX_N_CNT.Add_in[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[22]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[22]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[22]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[22]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[22]_1\,
      O => \Write_Latency_Int_reg[31]_0\(22)
    );
\GEN_MUX_N_CNT.Add_in[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[22]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(22),
      I4 => S1_Read_Latency(22),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[22]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(22),
      I4 => S1_Read_Latency(22),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[22]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(22),
      I4 => S1_Read_Latency(22),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(22),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(22),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(22),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(22),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(22),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(22),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(22),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(22),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(22),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(22),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(22),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(22),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(22),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(22),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(22),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(22),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(22),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(22),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(22),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(22),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(22),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(22),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(22),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(22),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[23]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[23]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[23]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[23]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[23]\,
      O => D(23)
    );
\GEN_MUX_N_CNT.Add_in[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[23]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[23]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[23]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[23]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[23]_0\,
      O => \Write_Latency_Int_reg[31]\(23)
    );
\GEN_MUX_N_CNT.Add_in[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[23]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[23]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[23]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[23]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[23]_1\,
      O => \Write_Latency_Int_reg[31]_0\(23)
    );
\GEN_MUX_N_CNT.Add_in[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[23]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(23),
      I4 => S1_Read_Latency(23),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[23]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(23),
      I4 => S1_Read_Latency(23),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[23]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(23),
      I4 => S1_Read_Latency(23),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(23),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(23),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(23),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(23),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(23),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(23),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(23),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(23),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(23),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(23),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(23),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(23),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(23),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(23),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(23),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(23),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(23),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(23),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(23),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(23),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(23),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(23),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(23),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(23),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[24]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[24]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[24]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[24]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[24]\,
      O => D(24)
    );
\GEN_MUX_N_CNT.Add_in[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[24]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[24]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[24]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[24]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[24]_0\,
      O => \Write_Latency_Int_reg[31]\(24)
    );
\GEN_MUX_N_CNT.Add_in[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[24]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[24]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[24]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[24]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[24]_1\,
      O => \Write_Latency_Int_reg[31]_0\(24)
    );
\GEN_MUX_N_CNT.Add_in[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[24]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(24),
      I4 => S1_Read_Latency(24),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[24]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(24),
      I4 => S1_Read_Latency(24),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[24]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(24),
      I4 => S1_Read_Latency(24),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(24),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(24),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(24),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(24),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(24),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(24),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(24),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(24),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(24),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(24),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(24),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(24),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(24),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(24),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(24),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(24),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(24),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(24),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(24),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(24),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(24),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(24),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(24),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(24),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[25]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[25]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[25]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[25]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[25]\,
      O => D(25)
    );
\GEN_MUX_N_CNT.Add_in[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[25]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[25]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[25]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[25]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[25]_0\,
      O => \Write_Latency_Int_reg[31]\(25)
    );
\GEN_MUX_N_CNT.Add_in[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[25]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[25]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[25]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[25]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[25]_1\,
      O => \Write_Latency_Int_reg[31]_0\(25)
    );
\GEN_MUX_N_CNT.Add_in[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[25]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(25),
      I4 => S1_Read_Latency(25),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[25]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(25),
      I4 => S1_Read_Latency(25),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[25]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(25),
      I4 => S1_Read_Latency(25),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(25),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(25),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(25),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(25),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(25),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(25),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(25),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(25),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(25),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(25),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(25),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(25),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(25),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(25),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(25),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(25),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(25),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(25),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(25),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(25),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(25),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(25),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(25),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(25),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[26]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[26]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[26]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[26]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[26]\,
      O => D(26)
    );
\GEN_MUX_N_CNT.Add_in[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[26]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[26]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[26]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[26]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[26]_0\,
      O => \Write_Latency_Int_reg[31]\(26)
    );
\GEN_MUX_N_CNT.Add_in[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[26]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[26]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[26]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[26]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[26]_1\,
      O => \Write_Latency_Int_reg[31]_0\(26)
    );
\GEN_MUX_N_CNT.Add_in[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[26]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(26),
      I4 => S1_Read_Latency(26),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[26]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(26),
      I4 => S1_Read_Latency(26),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[26]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(26),
      I4 => S1_Read_Latency(26),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(26),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(26),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(26),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(26),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(26),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(26),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(26),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(26),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(26),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(26),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(26),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(26),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(26),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(26),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(10),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(26),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(26),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(26),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(26),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(26),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(26),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(26),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(26),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(26),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(26),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[27]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[27]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[27]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[27]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[27]\,
      O => D(27)
    );
\GEN_MUX_N_CNT.Add_in[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[27]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[27]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[27]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[27]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[27]_0\,
      O => \Write_Latency_Int_reg[31]\(27)
    );
\GEN_MUX_N_CNT.Add_in[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[27]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[27]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[27]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[27]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[27]_1\,
      O => \Write_Latency_Int_reg[31]_0\(27)
    );
\GEN_MUX_N_CNT.Add_in[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[27]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(27),
      I4 => S1_Read_Latency(27),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[27]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(27),
      I4 => S1_Read_Latency(27),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[27]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(27),
      I4 => S1_Read_Latency(27),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(27),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(27),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(27),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(27),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(27),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(27),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(27),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(27),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(27),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(27),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(27),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(27),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(27),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(27),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(11),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(27),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(27),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(27),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(27),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(27),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(27),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(27),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(27),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(27),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(27),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[28]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[28]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[28]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[28]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[28]\,
      O => D(28)
    );
\GEN_MUX_N_CNT.Add_in[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[28]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[28]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[28]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[28]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[28]_0\,
      O => \Write_Latency_Int_reg[31]\(28)
    );
\GEN_MUX_N_CNT.Add_in[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[28]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[28]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[28]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[28]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[28]_1\,
      O => \Write_Latency_Int_reg[31]_0\(28)
    );
\GEN_MUX_N_CNT.Add_in[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[28]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(28),
      I4 => S1_Read_Latency(28),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[28]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(28),
      I4 => S1_Read_Latency(28),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[28]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(28),
      I4 => S1_Read_Latency(28),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(28),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(28),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(28),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(28),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(28),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(28),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(28),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(28),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(28),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(28),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(28),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(28),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(28),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(28),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(12),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(28),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(28),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(28),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(28),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(28),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(28),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(28),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(28),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(28),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(28),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[29]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[29]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[29]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[29]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[29]\,
      O => D(29)
    );
\GEN_MUX_N_CNT.Add_in[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[29]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[29]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[29]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[29]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[29]_0\,
      O => \Write_Latency_Int_reg[31]\(29)
    );
\GEN_MUX_N_CNT.Add_in[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[29]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[29]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[29]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[29]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[29]_1\,
      O => \Write_Latency_Int_reg[31]_0\(29)
    );
\GEN_MUX_N_CNT.Add_in[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[29]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(29),
      I4 => S1_Read_Latency(29),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[29]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(29),
      I4 => S1_Read_Latency(29),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[29]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(29),
      I4 => S1_Read_Latency(29),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(29),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(29),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(29),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(29),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(29),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(29),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(29),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(29),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(29),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(29),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(29),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(29),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(29),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(29),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(13),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(29),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(29),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(29),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(29),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(29),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(29),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(29),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(29),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(29),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(29),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_reg[2]\,
      I1 => \GEN_MUX_N_CNT.Add_in[2]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[2]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[2]_i_6_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[2]_i_7_n_0\,
      O => D(2)
    );
\GEN_MUX_N_CNT.Add_in[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044004000040000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[2]_i_14_n_0\,
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_1(3),
      I4 => S0_S_Null_Byte_Cnt(0),
      I5 => S1_S_Null_Byte_Cnt(0),
      O => \GEN_MUX_N_CNT.Add_in[2]_i_10_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044004000040000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[2]_i_12_n_0\,
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_2(3),
      I4 => S0_S_Null_Byte_Cnt(0),
      I5 => S1_S_Null_Byte_Cnt(0),
      O => \GEN_MUX_N_CNT.Add_in[2]_i_10__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044004000040000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[2]_i_12__0_n_0\,
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_0(3),
      I4 => S0_S_Null_Byte_Cnt(0),
      I5 => S1_S_Null_Byte_Cnt(0),
      O => \GEN_MUX_N_CNT.Add_in[2]_i_10__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_2(1),
      O => \GEN_MUX_N_CNT.Add_in[2]_i_11__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.Add_in[2]_i_11__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_2(1),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I3 => Metric_Sel_2(4),
      I4 => Metric_Sel_2(6),
      I5 => Metric_Sel_2(7),
      O => \GEN_MUX_N_CNT.Add_in[2]_i_12_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_0(1),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I3 => Metric_Sel_0(4),
      I4 => Metric_Sel_0(6),
      I5 => Metric_Sel_0(7),
      O => \GEN_MUX_N_CNT.Add_in[2]_i_12__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_1(1),
      O => \GEN_MUX_N_CNT.Add_in[2]_i_13_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_1(1),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I3 => Metric_Sel_1(4),
      I4 => Metric_Sel_1(6),
      I5 => Metric_Sel_1(7),
      O => \GEN_MUX_N_CNT.Add_in[2]_i_14_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_reg[2]_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[2]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[2]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[2]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[2]_i_6__0_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[2]_i_7__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(2)
    );
\GEN_MUX_N_CNT.Add_in[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_reg[2]_1\,
      I1 => \GEN_MUX_N_CNT.Add_in[2]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[2]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[2]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[2]_i_6__1_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[2]_i_7__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(2)
    );
\GEN_MUX_N_CNT.Add_in[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_8_n_0\,
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[2]_2\(0),
      I3 => FBC_Rd_Vld,
      I4 => \GEN_MUX_N_CNT.Add_in[2]_i_10_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in_reg[2]_3\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_8__0_n_0\,
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[2]_2\(0),
      I3 => FBC_Rd_Vld,
      I4 => \GEN_MUX_N_CNT.Add_in[2]_i_10__0_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in_reg[2]_4\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_8__1_n_0\,
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I2 => \GEN_MUX_N_CNT.Add_in_reg[2]_2\(0),
      I3 => FBC_Rd_Vld,
      I4 => \GEN_MUX_N_CNT.Add_in[2]_i_10__1_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in_reg[2]_5\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[2]_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(2),
      I4 => S1_Read_Latency(2),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[2]_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(2),
      I4 => S1_Read_Latency(2),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[2]_6\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(2),
      I4 => S1_Read_Latency(2),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(2),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(2),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(2),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(2),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(2),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(2),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(2),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(2),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(2),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]\(2),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(0),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(2),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]\(2),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(0),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(2),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]\(2),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(0),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(2),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(2),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(2),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(2),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_7_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(2),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(2),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(2),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_7__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(2),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(2),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(2),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_7__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I1 => \GEN_MUX_N_CNT.Add_in[2]_i_3__1_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(2),
      I4 => S0_Read_Latency(2),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I1 => \GEN_MUX_N_CNT.Add_in[2]_i_3__1_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(2),
      I4 => S0_Read_Latency(2),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I1 => \GEN_MUX_N_CNT.Add_in[2]_i_3__1_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(2),
      I4 => S0_Read_Latency(2),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I1 => Metric_Sel_1(1),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I5 => Metric_Sel_1(3),
      O => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I1 => Metric_Sel_2(1),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I5 => Metric_Sel_2(3),
      O => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I1 => Metric_Sel_0(1),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I5 => Metric_Sel_0(3),
      O => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[30]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[30]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[30]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[30]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[30]\,
      O => D(30)
    );
\GEN_MUX_N_CNT.Add_in[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[30]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[30]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[30]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[30]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[30]_0\,
      O => \Write_Latency_Int_reg[31]\(30)
    );
\GEN_MUX_N_CNT.Add_in[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[30]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[30]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[30]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[30]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[30]_1\,
      O => \Write_Latency_Int_reg[31]_0\(30)
    );
\GEN_MUX_N_CNT.Add_in[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[30]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(30),
      I4 => S1_Read_Latency(30),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[30]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(30),
      I4 => S1_Read_Latency(30),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[30]_2\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(30),
      I4 => S1_Read_Latency(30),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(30),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(30),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(30),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(30),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(30),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(30),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(30),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(30),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(30),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(30),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(30),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(30),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(30),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(30),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(14),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(30),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(30),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(30),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(30),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(30),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(30),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(30),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(30),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(30),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(30),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[31]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_1\,
      O => D(31)
    );
\GEN_MUX_N_CNT.Add_in[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I3 => Metric_Sel_1(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I3 => Metric_Sel_2(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I3 => Metric_Sel_0(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I3 => Metric_Sel_1(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I3 => Metric_Sel_2(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I3 => Metric_Sel_0(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => Metric_Sel_1(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => Metric_Sel_2(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I3 => Metric_Sel_1(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I3 => Metric_Sel_2(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I3 => Metric_Sel_0(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I1 => Metric_Sel_1(1),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I4 => Metric_Sel_1(3),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      O => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I1 => Metric_Sel_2(1),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I4 => Metric_Sel_2(3),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      O => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I1 => Metric_Sel_0(1),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I4 => Metric_Sel_0(3),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      O => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => Metric_Sel_2(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => Metric_Sel_1(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_2(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_0(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_1(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I3 => Metric_Sel_2(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I3 => Metric_Sel_0(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I3 => Metric_Sel_1(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => Metric_Sel_2(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => Metric_Sel_1(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_5__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_2\,
      O => \Write_Latency_Int_reg[31]\(31)
    );
\GEN_MUX_N_CNT.Add_in[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_5__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_3\,
      O => \Write_Latency_Int_reg[31]_0\(31)
    );
\GEN_MUX_N_CNT.Add_in[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(31),
      I4 => S1_Read_Latency(31),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I3 => Metric_Sel_2(1),
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I5 => Metric_Sel_2(3),
      O => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I3 => Metric_Sel_0(1),
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I5 => Metric_Sel_0(3),
      O => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I3 => Metric_Sel_1(1),
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I5 => Metric_Sel_1(3),
      O => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => Metric_Sel_2(1),
      O => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => Metric_Sel_0(1),
      O => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => Metric_Sel_1(1),
      O => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_2(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      O => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_0(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      O => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_1(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(31),
      I4 => S1_Read_Latency(31),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_11\,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(31),
      I4 => S1_Read_Latency(31),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(31),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(31),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(31),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(31),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(31),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(31),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(31),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(31),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(31),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(31),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(31),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(31),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(31),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(31),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_0\,
      I3 => S1_Write_Byte_Cnt(15),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]\(31),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(31),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(31),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(31),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(31),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(31),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(31),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(31),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(31),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(31),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I2 => Metric_Sel_1(3),
      I3 => Metric_Sel_1(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => \^gen_metric_1.metric_sel_1_cdc_reg[0]_9\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I2 => Metric_Sel_2(3),
      I3 => Metric_Sel_2(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      O => \^gen_metric_2.metric_sel_2_cdc_reg[0]_9\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I2 => Metric_Sel_0(3),
      I3 => Metric_Sel_0(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      O => \^gen_metric_0.metric_sel_0_cdc_reg[0]_9\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I2 => Metric_Sel_1(3),
      I3 => Metric_Sel_1(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I2 => Metric_Sel_2(3),
      I3 => Metric_Sel_2(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I2 => Metric_Sel_0(3),
      I3 => Metric_Sel_0(1),
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I3 => Metric_Sel_1(1),
      I4 => Metric_Sel_1(3),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I3 => Metric_Sel_2(1),
      I4 => Metric_Sel_2(3),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I3 => Metric_Sel_0(1),
      I4 => Metric_Sel_0(3),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[3]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[3]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[3]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[3]_i_5_n_0\,
      O => D(3)
    );
\GEN_MUX_N_CNT.Add_in[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[3]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[3]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[3]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[3]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(3)
    );
\GEN_MUX_N_CNT.Add_in[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[3]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[3]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[3]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[3]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(3)
    );
\GEN_MUX_N_CNT.Add_in[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(3),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(3),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(3),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(3),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(3),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(3),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(3),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(3),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(3),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(3),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(3),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(3),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[3]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[3]\,
      I2 => S1_Read_Latency(3),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[3]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[3]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[3]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[3]_1\,
      I2 => S1_Read_Latency(3),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[3]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[3]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[3]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[3]_3\,
      I2 => S1_Read_Latency(3),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[3]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[3]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(2),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(2),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(2),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(2),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(2),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(2),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(3),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(3),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(3),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(3),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(3),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(3),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(1),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[3]_i_4__1_0\,
      I4 => S0_Read_Latency(3),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(1),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[3]_i_4__1_0\,
      I4 => S0_Read_Latency(3),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(1),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[3]_i_4__1_0\,
      I4 => S0_Read_Latency(3),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[4]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[4]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[4]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[4]_i_5_n_0\,
      O => D(4)
    );
\GEN_MUX_N_CNT.Add_in[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[4]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[4]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[4]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[4]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(4)
    );
\GEN_MUX_N_CNT.Add_in[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[4]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[4]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[4]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[4]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(4)
    );
\GEN_MUX_N_CNT.Add_in[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(4),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(4),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(4),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(4),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(4),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(4),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(4),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(4),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(4),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(4),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(4),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(4),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[4]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[4]\,
      I2 => S1_Read_Latency(4),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[4]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[4]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[4]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[4]_1\,
      I2 => S1_Read_Latency(4),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[4]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[4]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[4]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[4]_3\,
      I2 => S1_Read_Latency(4),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[4]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[4]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(4),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(3),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(4),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(3),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(4),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(3),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(3),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(4),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(4),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(4),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(4),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(4),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(4),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(2),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[4]_i_4__1_0\,
      I4 => S0_Read_Latency(4),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(2),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[4]_i_4__1_0\,
      I4 => S0_Read_Latency(4),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(2),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[4]_i_4__1_0\,
      I4 => S0_Read_Latency(4),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[5]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[5]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[5]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[5]_i_5_n_0\,
      O => D(5)
    );
\GEN_MUX_N_CNT.Add_in[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[5]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[5]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[5]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[5]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(5)
    );
\GEN_MUX_N_CNT.Add_in[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[5]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[5]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[5]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[5]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(5)
    );
\GEN_MUX_N_CNT.Add_in[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(5),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(5),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(5),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(5),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(5),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(5),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(5),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(5),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(5),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(5),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(5),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(5),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[5]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[5]\,
      I2 => S1_Read_Latency(5),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[5]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[5]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[5]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[5]_1\,
      I2 => S1_Read_Latency(5),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[5]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[5]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[5]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[5]_3\,
      I2 => S1_Read_Latency(5),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[5]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[5]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(5),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(4),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(5),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(4),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(5),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(4),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(4),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(5),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(5),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(5),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(5),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(5),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(5),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[5]_i_4__1_0\,
      I4 => S0_Read_Latency(5),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[5]_i_4__1_0\,
      I4 => S0_Read_Latency(5),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[5]_i_4__1_0\,
      I4 => S0_Read_Latency(5),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[6]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[6]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[6]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[6]_i_5_n_0\,
      O => D(6)
    );
\GEN_MUX_N_CNT.Add_in[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[6]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[6]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[6]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[6]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(6)
    );
\GEN_MUX_N_CNT.Add_in[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[6]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[6]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[6]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[6]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(6)
    );
\GEN_MUX_N_CNT.Add_in[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(6),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(6),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(6),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(6),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(6),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(6),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(6),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(6),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(6),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(6),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(6),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(6),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[6]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[6]\,
      I2 => S1_Read_Latency(6),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[6]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[6]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[6]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[6]_1\,
      I2 => S1_Read_Latency(6),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[6]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[6]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[6]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[6]_3\,
      I2 => S1_Read_Latency(6),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[6]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[6]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(6),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(5),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(6),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(5),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(6),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(5),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(5),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(6),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(6),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(6),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(6),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(6),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(6),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(4),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[6]_i_4__1_0\,
      I4 => S0_Read_Latency(6),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(4),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[6]_i_4__1_0\,
      I4 => S0_Read_Latency(6),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(4),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[6]_i_4__1_0\,
      I4 => S0_Read_Latency(6),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[7]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[7]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[7]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[7]_i_5_n_0\,
      O => D(7)
    );
\GEN_MUX_N_CNT.Add_in[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[7]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[7]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[7]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[7]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(7)
    );
\GEN_MUX_N_CNT.Add_in[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[7]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[7]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[7]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[7]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(7)
    );
\GEN_MUX_N_CNT.Add_in[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(7),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(7),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(7),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(7),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(7),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(7),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(7),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(7),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(7),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(7),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(7),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(7),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[7]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[7]\,
      I2 => S1_Read_Latency(7),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[7]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[7]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[7]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[7]_1\,
      I2 => S1_Read_Latency(7),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[7]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[7]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[7]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[7]_3\,
      I2 => S1_Read_Latency(7),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[7]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[7]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(7),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(6),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(7),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(6),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(7),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(6),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(6),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(7),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(7),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(7),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(7),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(7),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(7),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(5),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[7]_i_4__1_0\,
      I4 => S0_Read_Latency(7),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(5),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[7]_i_4__1_0\,
      I4 => S0_Read_Latency(7),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(5),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[7]_i_4__1_0\,
      I4 => S0_Read_Latency(7),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[8]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[8]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[8]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[8]_i_5_n_0\,
      O => D(8)
    );
\GEN_MUX_N_CNT.Add_in[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[8]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[8]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[8]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[8]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(8)
    );
\GEN_MUX_N_CNT.Add_in[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[8]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[8]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[8]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[8]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(8)
    );
\GEN_MUX_N_CNT.Add_in[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(8),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(8),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(8),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(8),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(8),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(8),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(8),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(8),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(8),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(8),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(8),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(8),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[8]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[8]\,
      I2 => S1_Read_Latency(8),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[8]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[8]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[8]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[8]_1\,
      I2 => S1_Read_Latency(8),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[8]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[8]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[8]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[8]_3\,
      I2 => S1_Read_Latency(8),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[8]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[8]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(8),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(7),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(8),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(7),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(8),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(7),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(7),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(8),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(8),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(8),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(8),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(8),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(8),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(6),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[8]_i_4__1_0\,
      I4 => S0_Read_Latency(8),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(6),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[8]_i_4__1_0\,
      I4 => S0_Read_Latency(8),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(6),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[8]_i_4__1_0\,
      I4 => S0_Read_Latency(8),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[9]_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[9]_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[9]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[9]_i_5_n_0\,
      O => D(9)
    );
\GEN_MUX_N_CNT.Add_in[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[9]_i_2__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[9]_i_3__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[9]_i_4__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[9]_i_5__0_n_0\,
      O => \Write_Latency_Int_reg[31]\(9)
    );
\GEN_MUX_N_CNT.Add_in[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[9]_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[9]_i_3__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in[9]_i_4__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[9]_i_5__1_n_0\,
      O => \Write_Latency_Int_reg[31]_0\(9)
    );
\GEN_MUX_N_CNT.Add_in[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(9),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(9),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(9),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(9),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_10\(9),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_5\(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_8\(9),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(9),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(9),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(9),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(9),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(9),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]\(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]\(9),
      I5 => \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_3__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[9]_i_6_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[9]\,
      I2 => S1_Read_Latency(9),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[9]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[9]_i_8_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[9]_i_6__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[9]_1\,
      I2 => S1_Read_Latency(9),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[9]_2\,
      I5 => \GEN_MUX_N_CNT.Add_in[9]_i_8__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[9]_i_6__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[9]_3\,
      I2 => S1_Read_Latency(9),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_reg[9]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in[9]_i_8__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(9),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(8),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(9),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(8),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_4\(9),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_1\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[16]_7\(8),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[16]_6\(8),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_5\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(9),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(9),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(9),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(9),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_reg[31]_9\(9),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_reg[31]_7\(9),
      I4 => \GEN_MUX_N_CNT.Add_in_reg[31]_6\(9),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(7),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_2\,
      I3 => \GEN_MUX_N_CNT.Add_in[9]_i_4__1_0\,
      I4 => S0_Read_Latency(9),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_3\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(7),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[9]_i_4__1_0\,
      I4 => S0_Read_Latency(9),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[1]_1\,
      I1 => S0_Write_Byte_Cnt(7),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_3\,
      I3 => \GEN_MUX_N_CNT.Add_in[9]_i_4__1_0\,
      I4 => S0_Read_Latency(9),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_4\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_2__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_7__1_n_0\,
      O => Add_in_Valid
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80800000FF800000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_1\,
      I1 => External_Event_Cnt_En(1),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I3 => \GEN_MUX_N_CNT.Add_in_Valid_i_2_0\,
      I4 => Metric_Sel_2(1),
      I5 => Metric_Sel_2(4),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_10_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80800000FF800000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_1\,
      I1 => External_Event_Cnt_En(1),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I3 => \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_0\,
      I4 => Metric_Sel_0(1),
      I5 => Metric_Sel_0(4),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Metric_Sel_1(4),
      I1 => Metric_Sel_1(1),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_10__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Metric_Sel_1(3),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I1 => Metric_Sel_2(1),
      I2 => Metric_Sel_2(4),
      I3 => Metric_Sel_2(6),
      I4 => Metric_Sel_2(7),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_11__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I1 => Metric_Sel_0(1),
      I2 => Metric_Sel_0(4),
      I3 => Metric_Sel_0(6),
      I4 => Metric_Sel_0(7),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_11__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F00088"
    )
        port map (
      I0 => FBC_Rd_Vld,
      I1 => FBC_Rd_Data,
      I2 => Write_Beat_Cnt_En(1),
      I3 => Metric_Sel_1(3),
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F00088"
    )
        port map (
      I0 => FBC_Rd_Vld,
      I1 => FBC_Rd_Data,
      I2 => Write_Beat_Cnt_En(1),
      I3 => Metric_Sel_2(3),
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_12__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F00088"
    )
        port map (
      I0 => FBC_Rd_Vld,
      I1 => FBC_Rd_Data,
      I2 => Write_Beat_Cnt_En(1),
      I3 => Metric_Sel_0(3),
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_12__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Metric_Sel_1(1),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_13_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0A0"
    )
        port map (
      I0 => Num_RLasts_En(0),
      I1 => Num_RLasts_En(1),
      I2 => Metric_Sel_2(3),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_13__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0A0"
    )
        port map (
      I0 => Num_RLasts_En(0),
      I1 => Num_RLasts_En(1),
      I2 => Metric_Sel_0(3),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_13__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000400040"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I2 => Write_Beat_Cnt_En(0),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I4 => FBC_Rd_Data_24,
      I5 => FBC_Rd_Vld_25,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_14_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000400040"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I2 => Write_Beat_Cnt_En(0),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I4 => FBC_Rd_Data_24,
      I5 => FBC_Rd_Vld_25,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_14__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      O => \^gen_metric_1.metric_sel_1_cdc_reg[0]_4\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => Rtrans_Cnt_En(0),
      I1 => Rtrans_Cnt_En(1),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_1(3),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_15_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000C0A"
    )
        port map (
      I0 => Wtrans_Cnt_En(0),
      I1 => Wtrans_Cnt_En(1),
      I2 => Metric_Sel_2(3),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_15__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000C0A"
    )
        port map (
      I0 => Wtrans_Cnt_En(0),
      I1 => Wtrans_Cnt_En(1),
      I2 => Metric_Sel_0(3),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_15__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Metric_Sel_1(1),
      I1 => Metric_Sel_1(4),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_16__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F080008000800"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_5_0\,
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_1(4),
      I3 => Metric_Sel_1(1),
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_27_n_0\,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_17_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => Rtrans_Cnt_En(0),
      I1 => Rtrans_Cnt_En(1),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_2(3),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_17__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => Rtrans_Cnt_En(0),
      I1 => Rtrans_Cnt_En(1),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_0(3),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_17__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000400040"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I2 => Write_Beat_Cnt_En(0),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I4 => FBC_Rd_Data_24,
      I5 => FBC_Rd_Vld_25,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_18_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Read_Latency_En(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I2 => Read_Latency_En(1),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_18__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Read_Latency_En(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I2 => Read_Latency_En(1),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_18__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Metric_Sel_2(4),
      I1 => Metric_Sel_2(1),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_19__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => Metric_Sel_0(1),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_19__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0\,
      I1 => Metric_Sel_2(1),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I3 => External_Event_Cnt_En(0),
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_4__0_n_0\,
      O => Add_in_Valid_13
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_n_0\,
      I1 => Metric_Sel_0(1),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I3 => External_Event_Cnt_En(0),
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_0\,
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_4__1_n_0\,
      O => Add_in_Valid_14
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_5__0_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_6__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_7_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_Valid_i_8__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_Valid_i_9__0_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_10_n_0\,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Metric_Sel_1(3),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_20_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Metric_Sel_2(3),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_20__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Metric_Sel_0(3),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_20__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008000080000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_29_n_0\,
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_1(3),
      I4 => S0_Read_Byte_Cnt_En,
      I5 => S1_Read_Byte_Cnt_En,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_21_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Metric_Sel_2(1),
      I1 => Metric_Sel_2(4),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_21__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Metric_Sel_0(1),
      I1 => Metric_Sel_0(4),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_21__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800080080000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_30_n_0\,
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_1(3),
      I4 => Num_RLasts_En(1),
      I5 => Num_RLasts_En(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_22__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Metric_Sel_1(1),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_23_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I1 => Metric_Sel_1(3),
      I2 => Metric_Sel_1(4),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_24_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Read_Latency_En(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I2 => Read_Latency_En(1),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_27_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I1 => Metric_Sel_1(1),
      I2 => Metric_Sel_1(4),
      I3 => Metric_Sel_1(6),
      I4 => Metric_Sel_1(7),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_29_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_5__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_6__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_7__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_Valid_i_8__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_Valid_i_9__1_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_n_0\,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000000000002222"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_8_n_0\,
      I1 => Metric_Sel_1(4),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_0\,
      I3 => External_Event_Cnt_En(0),
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I5 => Metric_Sel_1(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080FF808080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_10__1_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0\,
      I2 => Num_BValids_En(0),
      I3 => \GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_Valid_i_13_n_0\,
      I5 => Metric_Sel_1(4),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Metric_Sel_1(1),
      I1 => Metric_Sel_1(4),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_30_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      O => \^gen_metric_2.metric_sel_2_cdc_reg[0]_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      O => \^gen_metric_0.metric_sel_0_cdc_reg[0]_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000F8880000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_4\,
      I1 => Mst_Rd_Idle_Cnt_En(1),
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_15_n_0\,
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I4 => \GEN_MUX_N_CNT.Add_in_Valid_i_16__1_n_0\,
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008000080000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_11__0_n_0\,
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_2(3),
      I4 => S0_Read_Byte_Cnt_En,
      I5 => S1_Read_Byte_Cnt_En,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008000080000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_11__1_n_0\,
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I3 => Metric_Sel_0(3),
      I4 => S0_Read_Byte_Cnt_En,
      I5 => S1_Read_Byte_Cnt_En,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAAAEAAAEAAAE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_17_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_18_n_0\,
      I2 => Metric_Sel_1(4),
      I3 => Metric_Sel_1(1),
      I4 => Mst_Rd_Idle_Cnt_En(0),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_0\,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2002200"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_12__0_n_0\,
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_13__0_n_0\,
      I3 => Metric_Sel_2(1),
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I5 => Metric_Sel_2(4),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_5__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2002200"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_12__1_n_0\,
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_13__1_n_0\,
      I3 => Metric_Sel_0(1),
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I5 => Metric_Sel_0(4),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_5__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320202020202020"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I1 => Metric_Sel_1(4),
      I2 => Metric_Sel_1(1),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I4 => \GEN_MUX_N_CNT.Add_in_Valid_i_20_n_0\,
      I5 => Num_BValids_En(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC00EE000000FA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_14_n_0\,
      I1 => Metric_Sel_2(3),
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_15__0_n_0\,
      I3 => Metric_Sel_2(4),
      I4 => Metric_Sel_2(1),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_6__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC00EE000000FA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_14__0_n_0\,
      I1 => Metric_Sel_0(3),
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_15__1_n_0\,
      I3 => Metric_Sel_0(4),
      I4 => Metric_Sel_0(1),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_6__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0008888"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[0]_1\,
      I1 => Mst_Rd_Idle_Cnt_En(1),
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_2_1\,
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I4 => Metric_Sel_2(1),
      I5 => Metric_Sel_2(4),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_7_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0008888"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[0]_1\,
      I1 => Mst_Rd_Idle_Cnt_En(1),
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_1\,
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I4 => Metric_Sel_0(1),
      I5 => Metric_Sel_0(4),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_7__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEEEEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_21_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_22__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_23_n_0\,
      I3 => External_Event_Cnt_En(1),
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[0]_4\,
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_24_n_0\,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_7__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000C0A"
    )
        port map (
      I0 => Wtrans_Cnt_En(0),
      I1 => Wtrans_Cnt_En(1),
      I2 => Metric_Sel_1(3),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F400F400F400"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_17__0_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_18__0_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_Valid_i_19__0_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_Valid_i_20__0_n_0\,
      I5 => Num_BValids_En(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_8__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F400F400F400"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_17__1_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_18__1_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_Valid_i_19__1_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_Valid_i_20__1_n_0\,
      I5 => Num_BValids_En(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_8__1_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      O => \^gen_metric_1.metric_sel_1_cdc_reg[0]_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0000000800000"
    )
        port map (
      I0 => Num_BValids_En(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I2 => Metric_Sel_2(3),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I4 => \GEN_MUX_N_CNT.Add_in_Valid_i_21__0_n_0\,
      I5 => Mst_Rd_Idle_Cnt_En(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_9__0_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0000000800000"
    )
        port map (
      I0 => Num_BValids_En(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I2 => Metric_Sel_0(3),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I4 => \GEN_MUX_N_CNT.Add_in_Valid_i_21__1_n_0\,
      I5 => Mst_Rd_Idle_Cnt_En(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_9__1_n_0\
    );
\GEN_MUX_N_CNT.accumulate_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Metric_Sel_1(4),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      O => p_1_in
    );
\GEN_MUX_N_CNT.accumulate_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Metric_Sel_2(4),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      O => \GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_1\
    );
\GEN_MUX_N_CNT.accumulate_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      O => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_1\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F767677"
    )
        port map (
      I0 => Metric_Sel_1(4),
      I1 => Metric_Sel_1(3),
      I2 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I4 => Metric_Sel_1(1),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0\,
      O => \GEN_METRIC_1.Metric_Sel_1_CDC_reg[4]_0\(0)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F767677"
    )
        port map (
      I0 => Metric_Sel_2(4),
      I1 => Metric_Sel_2(3),
      I2 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I4 => Metric_Sel_2(1),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__0_n_0\,
      O => \GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_0\(0)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F767677"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => Metric_Sel_0(3),
      I2 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I4 => Metric_Sel_0(1),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_n_0\,
      O => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0\(0)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE040E040E040"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_14_n_0\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE040E040E040"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0\,
      I3 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_14__0_n_0\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__0_n_0\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE040E040E040"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\,
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0\,
      I3 => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_14__1_n_0\,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__1_n_0\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Metric_Sel_2(4),
      I1 => Metric_Sel_2(6),
      I2 => Metric_Sel_2(7),
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => Metric_Sel_0(6),
      I2 => Metric_Sel_0(7),
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Metric_Sel_1(4),
      I1 => Metric_Sel_1(6),
      I2 => Metric_Sel_1(7),
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000088F0"
    )
        port map (
      I0 => FBC_Rd_Vld_25,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_0\(0),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_1\,
      I3 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I4 => Metric_Sel_2(3),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__0_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000088F0"
    )
        port map (
      I0 => FBC_Rd_Vld_25,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_0\(0),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_1\,
      I3 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I4 => Metric_Sel_0(3),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__1_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000088F0"
    )
        port map (
      I0 => FBC_Rd_Vld_25,
      I1 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_0\(0),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_1\,
      I3 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I4 => Metric_Sel_1(3),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_6_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001400"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_1(1),
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I5 => Metric_Sel_1(3),
      O => \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_6\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001400"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_2(1),
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I5 => Metric_Sel_2(3),
      O => \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_6\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001400"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_0(1),
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I5 => Metric_Sel_0(3),
      O => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_6\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000140000000000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_2(1),
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I4 => Metric_Sel_2(3),
      I5 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      O => \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_7\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000140000000000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_0(1),
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I4 => Metric_Sel_0(3),
      I5 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      O => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_7\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000140000000000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I2 => Metric_Sel_1(1),
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I4 => Metric_Sel_1(3),
      I5 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      O => \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_7\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0\,
      I3 => Metric_Sel_2(1),
      I4 => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      I5 => Metric_Sel_2(3),
      O => \^gen_metric_2.metric_sel_2_cdc_reg[0]_8\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0\,
      I3 => Metric_Sel_0(1),
      I4 => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      I5 => Metric_Sel_0(3),
      O => \^gen_metric_0.metric_sel_0_cdc_reg[0]_8\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      I1 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0\,
      I3 => Metric_Sel_1(1),
      I4 => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      I5 => Metric_Sel_1(3),
      O => \^gen_metric_1.metric_sel_1_cdc_reg[0]_8\
    );
\GEN_SAMPLE_REG_SYNC.Lat_Sample_Reg_Rd_En_d1_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \^lat_sample_reg_rd_en\,
      Q => \^lat_sample_reg_rd_en_d1\,
      R => p_in_d1_cdc_from_reg_0(0)
    );
Global_Clk_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(16),
      Q => \^global_clk_cnt_en_sync\,
      R => \^sr\(0)
    );
Global_Clk_Cnt_Reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(17),
      Q => \^global_clk_cnt_reset_sync\,
      R => \^sr\(0)
    );
Global_Intr_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Global_Intr_En_reg_0,
      Q => \^global_intr_en\,
      R => \^sr\(0)
    );
IP2Bus_DataValid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RValid,
      Q => \^e\(0),
      R => \^sr\(0)
    );
\IP2Bus_Data[31]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      I1 => Lat_Incr_Reg_Set_Rd_En,
      I2 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I3 => Lat_Samp_Incr_Reg_Set_Rd_En,
      I4 => Lat_Rng_Reg_Set_Rd_En,
      O => \IP2Bus_Data[31]_i_22_n_0\
    );
\IP2Bus_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cdc_sync_inst2_n_6,
      Q => \IP2Bus_Data_reg[31]_0\(0),
      R => '0'
    );
\IP2Bus_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(10),
      Q => \IP2Bus_Data_reg[31]_0\(10),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(11),
      Q => \IP2Bus_Data_reg[31]_0\(11),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(12),
      Q => \IP2Bus_Data_reg[31]_0\(12),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(13),
      Q => \IP2Bus_Data_reg[31]_0\(13),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(14),
      Q => \IP2Bus_Data_reg[31]_0\(14),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(15),
      Q => \IP2Bus_Data_reg[31]_0\(15),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(16),
      Q => \IP2Bus_Data_reg[31]_0\(16),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(17),
      Q => \IP2Bus_Data_reg[31]_0\(17),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(18),
      Q => \IP2Bus_Data_reg[31]_0\(18),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(19),
      Q => \IP2Bus_Data_reg[31]_0\(19),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cdc_sync_inst2_n_5,
      Q => \IP2Bus_Data_reg[31]_0\(1),
      R => '0'
    );
\IP2Bus_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(20),
      Q => \IP2Bus_Data_reg[31]_0\(20),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(21),
      Q => \IP2Bus_Data_reg[31]_0\(21),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(22),
      Q => \IP2Bus_Data_reg[31]_0\(22),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(23),
      Q => \IP2Bus_Data_reg[31]_0\(23),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(24),
      Q => \IP2Bus_Data_reg[31]_0\(24),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(25),
      Q => \IP2Bus_Data_reg[31]_0\(25),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(26),
      Q => \IP2Bus_Data_reg[31]_0\(26),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(27),
      Q => \IP2Bus_Data_reg[31]_0\(27),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(28),
      Q => \IP2Bus_Data_reg[31]_0\(28),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(29),
      Q => \IP2Bus_Data_reg[31]_0\(29),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(2),
      Q => \IP2Bus_Data_reg[31]_0\(2),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(30),
      Q => \IP2Bus_Data_reg[31]_0\(30),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(31),
      Q => \IP2Bus_Data_reg[31]_0\(31),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(3),
      Q => \IP2Bus_Data_reg[31]_0\(3),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(4),
      Q => \IP2Bus_Data_reg[31]_0\(4),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(5),
      Q => \IP2Bus_Data_reg[31]_0\(5),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(6),
      Q => \IP2Bus_Data_reg[31]_0\(6),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(7),
      Q => \IP2Bus_Data_reg[31]_0\(7),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cdc_sync_inst2_n_4,
      Q => \IP2Bus_Data_reg[31]_0\(8),
      R => '0'
    );
\IP2Bus_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in_0(9),
      Q => \IP2Bus_Data_reg[31]_0\(9),
      R => cdc_sync_inst2_n_36
    );
Incr_by_1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_1(30),
      I1 => Incr_by_1_reg_i_3_0(14),
      I2 => Incr_by_1_reg_i_3_0(15),
      I3 => Range_Reg_1(31),
      O => Incr_by_1_i_14_n_0
    );
\Incr_by_1_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_2(30),
      I1 => \Incr_by_1_reg_i_3__0_0\(14),
      I2 => \Incr_by_1_reg_i_3__0_0\(15),
      I3 => Range_Reg_2(31),
      O => \Incr_by_1_i_14__0_n_0\
    );
\Incr_by_1_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(30),
      I1 => \Incr_by_1_reg_i_3__1_0\(14),
      I2 => \Incr_by_1_reg_i_3__1_0\(15),
      I3 => Range_Reg_0(31),
      O => \Incr_by_1_i_14__1_n_0\
    );
Incr_by_1_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_1(28),
      I1 => Incr_by_1_reg_i_3_0(12),
      I2 => Incr_by_1_reg_i_3_0(13),
      I3 => Range_Reg_1(29),
      O => Incr_by_1_i_15_n_0
    );
\Incr_by_1_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_2(28),
      I1 => \Incr_by_1_reg_i_3__0_0\(12),
      I2 => \Incr_by_1_reg_i_3__0_0\(13),
      I3 => Range_Reg_2(29),
      O => \Incr_by_1_i_15__0_n_0\
    );
\Incr_by_1_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(28),
      I1 => \Incr_by_1_reg_i_3__1_0\(12),
      I2 => \Incr_by_1_reg_i_3__1_0\(13),
      I3 => Range_Reg_0(29),
      O => \Incr_by_1_i_15__1_n_0\
    );
Incr_by_1_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_1(26),
      I1 => Incr_by_1_reg_i_3_0(10),
      I2 => Incr_by_1_reg_i_3_0(11),
      I3 => Range_Reg_1(27),
      O => Incr_by_1_i_16_n_0
    );
\Incr_by_1_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_2(26),
      I1 => \Incr_by_1_reg_i_3__0_0\(10),
      I2 => \Incr_by_1_reg_i_3__0_0\(11),
      I3 => Range_Reg_2(27),
      O => \Incr_by_1_i_16__0_n_0\
    );
\Incr_by_1_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(26),
      I1 => \Incr_by_1_reg_i_3__1_0\(10),
      I2 => \Incr_by_1_reg_i_3__1_0\(11),
      I3 => Range_Reg_0(27),
      O => \Incr_by_1_i_16__1_n_0\
    );
Incr_by_1_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_1(24),
      I1 => Incr_by_1_reg_i_3_0(8),
      I2 => Incr_by_1_reg_i_3_0(9),
      I3 => Range_Reg_1(25),
      O => Incr_by_1_i_17_n_0
    );
\Incr_by_1_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_2(24),
      I1 => \Incr_by_1_reg_i_3__0_0\(8),
      I2 => \Incr_by_1_reg_i_3__0_0\(9),
      I3 => Range_Reg_2(25),
      O => \Incr_by_1_i_17__0_n_0\
    );
\Incr_by_1_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(24),
      I1 => \Incr_by_1_reg_i_3__1_0\(8),
      I2 => \Incr_by_1_reg_i_3__1_0\(9),
      I3 => Range_Reg_0(25),
      O => \Incr_by_1_i_17__1_n_0\
    );
Incr_by_1_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_1(30),
      I1 => Incr_by_1_reg_i_3_0(14),
      I2 => Range_Reg_1(31),
      I3 => Incr_by_1_reg_i_3_0(15),
      O => Incr_by_1_i_18_n_0
    );
\Incr_by_1_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_2(30),
      I1 => \Incr_by_1_reg_i_3__0_0\(14),
      I2 => Range_Reg_2(31),
      I3 => \Incr_by_1_reg_i_3__0_0\(15),
      O => \Incr_by_1_i_18__0_n_0\
    );
\Incr_by_1_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(30),
      I1 => \Incr_by_1_reg_i_3__1_0\(14),
      I2 => Range_Reg_0(31),
      I3 => \Incr_by_1_reg_i_3__1_0\(15),
      O => \Incr_by_1_i_18__1_n_0\
    );
Incr_by_1_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_1(28),
      I1 => Incr_by_1_reg_i_3_0(12),
      I2 => Range_Reg_1(29),
      I3 => Incr_by_1_reg_i_3_0(13),
      O => Incr_by_1_i_19_n_0
    );
\Incr_by_1_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_2(28),
      I1 => \Incr_by_1_reg_i_3__0_0\(12),
      I2 => Range_Reg_2(29),
      I3 => \Incr_by_1_reg_i_3__0_0\(13),
      O => \Incr_by_1_i_19__0_n_0\
    );
\Incr_by_1_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(28),
      I1 => \Incr_by_1_reg_i_3__1_0\(12),
      I2 => Range_Reg_0(29),
      I3 => \Incr_by_1_reg_i_3__1_0\(13),
      O => \Incr_by_1_i_19__1_n_0\
    );
Incr_by_1_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_1(26),
      I1 => Incr_by_1_reg_i_3_0(10),
      I2 => Range_Reg_1(27),
      I3 => Incr_by_1_reg_i_3_0(11),
      O => Incr_by_1_i_20_n_0
    );
\Incr_by_1_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_2(26),
      I1 => \Incr_by_1_reg_i_3__0_0\(10),
      I2 => Range_Reg_2(27),
      I3 => \Incr_by_1_reg_i_3__0_0\(11),
      O => \Incr_by_1_i_20__0_n_0\
    );
\Incr_by_1_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(26),
      I1 => \Incr_by_1_reg_i_3__1_0\(10),
      I2 => Range_Reg_0(27),
      I3 => \Incr_by_1_reg_i_3__1_0\(11),
      O => \Incr_by_1_i_20__1_n_0\
    );
Incr_by_1_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_1(24),
      I1 => Incr_by_1_reg_i_3_0(8),
      I2 => Range_Reg_1(25),
      I3 => Incr_by_1_reg_i_3_0(9),
      O => Incr_by_1_i_21_n_0
    );
\Incr_by_1_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_2(24),
      I1 => \Incr_by_1_reg_i_3__0_0\(8),
      I2 => Range_Reg_2(25),
      I3 => \Incr_by_1_reg_i_3__0_0\(9),
      O => \Incr_by_1_i_21__0_n_0\
    );
\Incr_by_1_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(24),
      I1 => \Incr_by_1_reg_i_3__1_0\(8),
      I2 => Range_Reg_0(25),
      I3 => \Incr_by_1_reg_i_3__1_0\(9),
      O => \Incr_by_1_i_21__1_n_0\
    );
Incr_by_1_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_1(22),
      I1 => Incr_by_1_reg_i_3_0(6),
      I2 => Incr_by_1_reg_i_3_0(7),
      I3 => Range_Reg_1(23),
      O => Incr_by_1_i_30_n_0
    );
\Incr_by_1_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_2(22),
      I1 => \Incr_by_1_reg_i_3__0_0\(6),
      I2 => \Incr_by_1_reg_i_3__0_0\(7),
      I3 => Range_Reg_2(23),
      O => \Incr_by_1_i_30__0_n_0\
    );
\Incr_by_1_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(22),
      I1 => \Incr_by_1_reg_i_3__1_0\(6),
      I2 => \Incr_by_1_reg_i_3__1_0\(7),
      I3 => Range_Reg_0(23),
      O => \Incr_by_1_i_30__1_n_0\
    );
Incr_by_1_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_1(20),
      I1 => Incr_by_1_reg_i_3_0(4),
      I2 => Incr_by_1_reg_i_3_0(5),
      I3 => Range_Reg_1(21),
      O => Incr_by_1_i_31_n_0
    );
\Incr_by_1_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_2(20),
      I1 => \Incr_by_1_reg_i_3__0_0\(4),
      I2 => \Incr_by_1_reg_i_3__0_0\(5),
      I3 => Range_Reg_2(21),
      O => \Incr_by_1_i_31__0_n_0\
    );
\Incr_by_1_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(20),
      I1 => \Incr_by_1_reg_i_3__1_0\(4),
      I2 => \Incr_by_1_reg_i_3__1_0\(5),
      I3 => Range_Reg_0(21),
      O => \Incr_by_1_i_31__1_n_0\
    );
Incr_by_1_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_1(18),
      I1 => Incr_by_1_reg_i_3_0(2),
      I2 => Incr_by_1_reg_i_3_0(3),
      I3 => Range_Reg_1(19),
      O => Incr_by_1_i_32_n_0
    );
\Incr_by_1_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_2(18),
      I1 => \Incr_by_1_reg_i_3__0_0\(2),
      I2 => \Incr_by_1_reg_i_3__0_0\(3),
      I3 => Range_Reg_2(19),
      O => \Incr_by_1_i_32__0_n_0\
    );
\Incr_by_1_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(18),
      I1 => \Incr_by_1_reg_i_3__1_0\(2),
      I2 => \Incr_by_1_reg_i_3__1_0\(3),
      I3 => Range_Reg_0(19),
      O => \Incr_by_1_i_32__1_n_0\
    );
Incr_by_1_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_1(16),
      I1 => Incr_by_1_reg_i_3_0(0),
      I2 => Incr_by_1_reg_i_3_0(1),
      I3 => Range_Reg_1(17),
      O => Incr_by_1_i_33_n_0
    );
\Incr_by_1_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_2(16),
      I1 => \Incr_by_1_reg_i_3__0_0\(0),
      I2 => \Incr_by_1_reg_i_3__0_0\(1),
      I3 => Range_Reg_2(17),
      O => \Incr_by_1_i_33__0_n_0\
    );
\Incr_by_1_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(16),
      I1 => \Incr_by_1_reg_i_3__1_0\(0),
      I2 => \Incr_by_1_reg_i_3__1_0\(1),
      I3 => Range_Reg_0(17),
      O => \Incr_by_1_i_33__1_n_0\
    );
Incr_by_1_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_1(22),
      I1 => Incr_by_1_reg_i_3_0(6),
      I2 => Range_Reg_1(23),
      I3 => Incr_by_1_reg_i_3_0(7),
      O => Incr_by_1_i_34_n_0
    );
\Incr_by_1_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_2(22),
      I1 => \Incr_by_1_reg_i_3__0_0\(6),
      I2 => Range_Reg_2(23),
      I3 => \Incr_by_1_reg_i_3__0_0\(7),
      O => \Incr_by_1_i_34__0_n_0\
    );
\Incr_by_1_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(22),
      I1 => \Incr_by_1_reg_i_3__1_0\(6),
      I2 => Range_Reg_0(23),
      I3 => \Incr_by_1_reg_i_3__1_0\(7),
      O => \Incr_by_1_i_34__1_n_0\
    );
Incr_by_1_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_1(20),
      I1 => Incr_by_1_reg_i_3_0(4),
      I2 => Range_Reg_1(21),
      I3 => Incr_by_1_reg_i_3_0(5),
      O => Incr_by_1_i_35_n_0
    );
\Incr_by_1_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_2(20),
      I1 => \Incr_by_1_reg_i_3__0_0\(4),
      I2 => Range_Reg_2(21),
      I3 => \Incr_by_1_reg_i_3__0_0\(5),
      O => \Incr_by_1_i_35__0_n_0\
    );
\Incr_by_1_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(20),
      I1 => \Incr_by_1_reg_i_3__1_0\(4),
      I2 => Range_Reg_0(21),
      I3 => \Incr_by_1_reg_i_3__1_0\(5),
      O => \Incr_by_1_i_35__1_n_0\
    );
Incr_by_1_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_1(18),
      I1 => Incr_by_1_reg_i_3_0(2),
      I2 => Range_Reg_1(19),
      I3 => Incr_by_1_reg_i_3_0(3),
      O => Incr_by_1_i_36_n_0
    );
\Incr_by_1_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_2(18),
      I1 => \Incr_by_1_reg_i_3__0_0\(2),
      I2 => Range_Reg_2(19),
      I3 => \Incr_by_1_reg_i_3__0_0\(3),
      O => \Incr_by_1_i_36__0_n_0\
    );
\Incr_by_1_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(18),
      I1 => \Incr_by_1_reg_i_3__1_0\(2),
      I2 => Range_Reg_0(19),
      I3 => \Incr_by_1_reg_i_3__1_0\(3),
      O => \Incr_by_1_i_36__1_n_0\
    );
Incr_by_1_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_1(16),
      I1 => Incr_by_1_reg_i_3_0(0),
      I2 => Range_Reg_1(17),
      I3 => Incr_by_1_reg_i_3_0(1),
      O => Incr_by_1_i_37_n_0
    );
\Incr_by_1_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_2(16),
      I1 => \Incr_by_1_reg_i_3__0_0\(0),
      I2 => Range_Reg_2(17),
      I3 => \Incr_by_1_reg_i_3__0_0\(1),
      O => \Incr_by_1_i_37__0_n_0\
    );
\Incr_by_1_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(16),
      I1 => \Incr_by_1_reg_i_3__1_0\(0),
      I2 => Range_Reg_0(17),
      I3 => \Incr_by_1_reg_i_3__1_0\(1),
      O => \Incr_by_1_i_37__1_n_0\
    );
Incr_by_1_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Incr_by_1_reg_i_13_n_0,
      CO(2) => Incr_by_1_reg_i_13_n_1,
      CO(1) => Incr_by_1_reg_i_13_n_2,
      CO(0) => Incr_by_1_reg_i_13_n_3,
      CYINIT => '1',
      DI(3) => Incr_by_1_i_30_n_0,
      DI(2) => Incr_by_1_i_31_n_0,
      DI(1) => Incr_by_1_i_32_n_0,
      DI(0) => Incr_by_1_i_33_n_0,
      O(3 downto 0) => NLW_Incr_by_1_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => Incr_by_1_i_34_n_0,
      S(2) => Incr_by_1_i_35_n_0,
      S(1) => Incr_by_1_i_36_n_0,
      S(0) => Incr_by_1_i_37_n_0
    );
\Incr_by_1_reg_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Incr_by_1_reg_i_13__0_n_0\,
      CO(2) => \Incr_by_1_reg_i_13__0_n_1\,
      CO(1) => \Incr_by_1_reg_i_13__0_n_2\,
      CO(0) => \Incr_by_1_reg_i_13__0_n_3\,
      CYINIT => '1',
      DI(3) => \Incr_by_1_i_30__0_n_0\,
      DI(2) => \Incr_by_1_i_31__0_n_0\,
      DI(1) => \Incr_by_1_i_32__0_n_0\,
      DI(0) => \Incr_by_1_i_33__0_n_0\,
      O(3 downto 0) => \NLW_Incr_by_1_reg_i_13__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Incr_by_1_i_34__0_n_0\,
      S(2) => \Incr_by_1_i_35__0_n_0\,
      S(1) => \Incr_by_1_i_36__0_n_0\,
      S(0) => \Incr_by_1_i_37__0_n_0\
    );
\Incr_by_1_reg_i_13__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Incr_by_1_reg_i_13__1_n_0\,
      CO(2) => \Incr_by_1_reg_i_13__1_n_1\,
      CO(1) => \Incr_by_1_reg_i_13__1_n_2\,
      CO(0) => \Incr_by_1_reg_i_13__1_n_3\,
      CYINIT => '1',
      DI(3) => \Incr_by_1_i_30__1_n_0\,
      DI(2) => \Incr_by_1_i_31__1_n_0\,
      DI(1) => \Incr_by_1_i_32__1_n_0\,
      DI(0) => \Incr_by_1_i_33__1_n_0\,
      O(3 downto 0) => \NLW_Incr_by_1_reg_i_13__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Incr_by_1_i_34__1_n_0\,
      S(2) => \Incr_by_1_i_35__1_n_0\,
      S(1) => \Incr_by_1_i_36__1_n_0\,
      S(0) => \Incr_by_1_i_37__1_n_0\
    );
Incr_by_1_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => Incr_by_1_reg_i_13_n_0,
      CO(3) => CO(0),
      CO(2) => Incr_by_1_reg_i_3_n_1,
      CO(1) => Incr_by_1_reg_i_3_n_2,
      CO(0) => Incr_by_1_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => Incr_by_1_i_14_n_0,
      DI(2) => Incr_by_1_i_15_n_0,
      DI(1) => Incr_by_1_i_16_n_0,
      DI(0) => Incr_by_1_i_17_n_0,
      O(3 downto 0) => NLW_Incr_by_1_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => Incr_by_1_i_18_n_0,
      S(2) => Incr_by_1_i_19_n_0,
      S(1) => Incr_by_1_i_20_n_0,
      S(0) => Incr_by_1_i_21_n_0
    );
\Incr_by_1_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incr_by_1_reg_i_13__0_n_0\,
      CO(3) => \GEN_METRIC_2.Range_Reg_2_CDC_reg[30]_0\(0),
      CO(2) => \Incr_by_1_reg_i_3__0_n_1\,
      CO(1) => \Incr_by_1_reg_i_3__0_n_2\,
      CO(0) => \Incr_by_1_reg_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \Incr_by_1_i_14__0_n_0\,
      DI(2) => \Incr_by_1_i_15__0_n_0\,
      DI(1) => \Incr_by_1_i_16__0_n_0\,
      DI(0) => \Incr_by_1_i_17__0_n_0\,
      O(3 downto 0) => \NLW_Incr_by_1_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Incr_by_1_i_18__0_n_0\,
      S(2) => \Incr_by_1_i_19__0_n_0\,
      S(1) => \Incr_by_1_i_20__0_n_0\,
      S(0) => \Incr_by_1_i_21__0_n_0\
    );
\Incr_by_1_reg_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incr_by_1_reg_i_13__1_n_0\,
      CO(3) => \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\(0),
      CO(2) => \Incr_by_1_reg_i_3__1_n_1\,
      CO(1) => \Incr_by_1_reg_i_3__1_n_2\,
      CO(0) => \Incr_by_1_reg_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \Incr_by_1_i_14__1_n_0\,
      DI(2) => \Incr_by_1_i_15__1_n_0\,
      DI(1) => \Incr_by_1_i_16__1_n_0\,
      DI(0) => \Incr_by_1_i_17__1_n_0\,
      O(3 downto 0) => \NLW_Incr_by_1_reg_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Incr_by_1_i_18__1_n_0\,
      S(2) => \Incr_by_1_i_19__1_n_0\,
      S(1) => \Incr_by_1_i_20__1_n_0\,
      S(0) => \Incr_by_1_i_21__1_n_0\
    );
Interval_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Interval_Cnt_En_reg_0,
      Q => \^interval_cnt_en\,
      R => \^sr\(0)
    );
Interval_Cnt_Ld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Interval_Cnt_Ld_reg_0,
      Q => \^interval_cnt_ld_sync\,
      R => \^sr\(0)
    );
Lat_Addr_3downto0_is_0x4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Addr_3downto0_is_0x4,
      Q => Lat_Addr_3downto0_is_0x4,
      R => \^sr\(0)
    );
Lat_Addr_3downto0_is_0x8_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Lat_Addr_3downto0_is_0x8_reg_0,
      Q => Lat_Addr_3downto0_is_0x8,
      R => \^sr\(0)
    );
Lat_Addr_3downto0_is_0xC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Addr_3downto0_is_0xC,
      Q => Lat_Addr_3downto0_is_0xC,
      R => \^sr\(0)
    );
Lat_Addr_7downto4_is_0x0_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Addr_7downto4_is_0x0,
      Q => Lat_Addr_7downto4_is_0x0,
      R => \^sr\(0)
    );
Lat_Addr_7downto4_is_0x1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Addr_7downto4_is_0x1,
      Q => Lat_Addr_7downto4_is_0x1,
      R => \^sr\(0)
    );
Lat_Addr_7downto4_is_0x2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Lat_Addr_7downto4_is_0x2_reg_0,
      Q => Lat_Addr_7downto4_is_0x2,
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \Lat_Addr_9downto2_CDC_reg[7]_0\(0),
      Q => Lat_Addr_9downto2_CDC(0),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \Lat_Addr_9downto2_CDC_reg[7]_0\(1),
      Q => Lat_Addr_9downto2_CDC(1),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \Lat_Addr_9downto2_CDC_reg[7]_0\(2),
      Q => Lat_Addr_9downto2_CDC(2),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \Lat_Addr_9downto2_CDC_reg[7]_0\(3),
      Q => Lat_Addr_9downto2_CDC(3),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \Lat_Addr_9downto2_CDC_reg[7]_0\(4),
      Q => Lat_Addr_9downto2_CDC(4),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \Lat_Addr_9downto2_CDC_reg[7]_0\(5),
      Q => Lat_Addr_9downto2_CDC(5),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \Lat_Addr_9downto2_CDC_reg[7]_0\(6),
      Q => Lat_Addr_9downto2_CDC(6),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \Lat_Addr_9downto2_CDC_reg[7]_0\(7),
      Q => Lat_Addr_9downto2_CDC(7),
      R => \^sr\(0)
    );
Lat_Control_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Control_Set_Rd_En,
      Q => sel0(5),
      R => \^sr\(0)
    );
Lat_Enlog_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Enlog_Reg_Set_Rd_En,
      Q => Lat_Enlog_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Event_Log_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Event_Log_Set_Rd_En,
      Q => Lat_Event_Log_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Global_Clk_Cnt_LSB_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Global_Clk_Cnt_LSB_Rd_En,
      Q => Lat_Global_Clk_Cnt_LSB_Rd_En,
      R => \^sr\(0)
    );
Lat_Global_Clk_Cnt_MSB_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Global_Clk_Cnt_MSB_Rd_En,
      Q => Lat_Global_Clk_Cnt_MSB_Rd_En,
      R => \^sr\(0)
    );
Lat_Global_Clk_Cnt_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Global_Clk_Cnt_Set_Rd_En,
      Q => sel0(9),
      R => \^sr\(0)
    );
Lat_ID2_Mask_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => ID2_Mask_Rd_En,
      Q => sel0(1),
      R => \^sr\(0)
    );
Lat_ID_Mask_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => ID_Mask_Rd_En,
      Q => sel0(2),
      R => \^sr\(0)
    );
Lat_Incr_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Incr_Reg_Set_Rd_En,
      Q => Lat_Incr_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Intr_Reg_GIE_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Lat_Intr_Reg_GIE_Rd_En_reg_0,
      Q => Lat_Intr_Reg_GIE_Rd_En,
      R => \^sr\(0)
    );
Lat_Intr_Reg_IER_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Lat_Intr_Reg_IER_Rd_En_reg_0,
      Q => Lat_Intr_Reg_IER_Rd_En,
      R => \^sr\(0)
    );
Lat_Intr_Reg_ISR_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Lat_Intr_Reg_ISR_Rd_En_reg_0,
      Q => Lat_Intr_Reg_ISR_Rd_En,
      R => \^sr\(0)
    );
Lat_Intr_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Intr_Reg_Set_Rd_En,
      Q => sel0(0),
      R => \^sr\(0)
    );
Lat_Latency_ID2_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Latency_ID2_Rd_En,
      Q => sel0(3),
      R => \^sr\(0)
    );
Lat_Latency_ID_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Latency_ID_Rd_En,
      Q => sel0(4),
      R => \^sr\(0)
    );
Lat_Metric_Cnt_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Metric_Cnt_Reg_Set_Rd_En,
      Q => Lat_Metric_Cnt_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Metric_Sel_Reg_0_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Metric_Sel_Reg_0_Rd_En,
      Q => Lat_Metric_Sel_Reg_0_Rd_En,
      R => \^sr\(0)
    );
Lat_Rng_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Rng_Reg_Set_Rd_En,
      Q => Lat_Rng_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Samp_Incr_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Samp_Incr_Reg_Set_Rd_En,
      Q => Lat_Samp_Incr_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Samp_Metric_Cnt_Reg_Set_Rd_En,
      Q => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Sample_Interval_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => p_25_in,
      Q => sel0(8),
      R => \^sr\(0)
    );
Lat_Sample_Reg_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      Q => \^lat_sample_reg_rd_en\,
      R => \^sr\(0)
    );
Lat_Sel_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Sel_Reg_Set_Rd_En,
      Q => sel0(7),
      R => \^sr\(0)
    );
Lat_Status_Reg_FOC_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Lat_Status_Reg_FOC_Rd_En_reg_0,
      Q => Lat_Status_Reg_FOC_Rd_En,
      R => \^sr\(0)
    );
Lat_Status_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Status_Reg_Set_Rd_En,
      Q => sel0(6),
      R => \^sr\(0)
    );
Lat_Status_Reg_WIF_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Lat_Status_Reg_WIF_Rd_En_reg_0,
      Q => Lat_Status_Reg_WIF_Rd_En,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(16),
      Q => \Latency2_RID_CDC_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(26),
      Q => \Latency2_RID_CDC_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(27),
      Q => \Latency2_RID_CDC_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(28),
      Q => \Latency2_RID_CDC_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(29),
      Q => \Latency2_RID_CDC_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(30),
      Q => \Latency2_RID_CDC_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(31),
      Q => \Latency2_RID_CDC_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(17),
      Q => \Latency2_RID_CDC_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(18),
      Q => \Latency2_RID_CDC_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(19),
      Q => \Latency2_RID_CDC_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(20),
      Q => \Latency2_RID_CDC_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(21),
      Q => \Latency2_RID_CDC_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(22),
      Q => \Latency2_RID_CDC_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(23),
      Q => \Latency2_RID_CDC_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(24),
      Q => \Latency2_RID_CDC_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\Latency2_RID_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(25),
      Q => \Latency2_RID_CDC_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(0),
      Q => \Latency2_WID_CDC_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(10),
      Q => \Latency2_WID_CDC_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(11),
      Q => \Latency2_WID_CDC_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(12),
      Q => \Latency2_WID_CDC_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(13),
      Q => \Latency2_WID_CDC_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(14),
      Q => \Latency2_WID_CDC_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(15),
      Q => \Latency2_WID_CDC_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(1),
      Q => \Latency2_WID_CDC_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(2),
      Q => \Latency2_WID_CDC_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(3),
      Q => \Latency2_WID_CDC_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(4),
      Q => \Latency2_WID_CDC_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(5),
      Q => \Latency2_WID_CDC_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(6),
      Q => \Latency2_WID_CDC_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(7),
      Q => \Latency2_WID_CDC_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(8),
      Q => \Latency2_WID_CDC_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\Latency2_WID_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency2_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(9),
      Q => \Latency2_WID_CDC_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(16),
      Q => Latency_RID(0),
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(26),
      Q => \Latency_RID_CDC_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(27),
      Q => \Latency_RID_CDC_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(28),
      Q => \Latency_RID_CDC_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(29),
      Q => \Latency_RID_CDC_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(30),
      Q => \Latency_RID_CDC_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(31),
      Q => \Latency_RID_CDC_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(17),
      Q => \Latency_RID_CDC_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(18),
      Q => \Latency_RID_CDC_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(19),
      Q => \Latency_RID_CDC_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(20),
      Q => \Latency_RID_CDC_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(21),
      Q => \Latency_RID_CDC_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(22),
      Q => \Latency_RID_CDC_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(23),
      Q => \Latency_RID_CDC_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(24),
      Q => \Latency_RID_CDC_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(25),
      Q => \Latency_RID_CDC_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(0),
      Q => Latency_WID(0),
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(10),
      Q => \Latency_WID_CDC_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(11),
      Q => \Latency_WID_CDC_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(12),
      Q => \Latency_WID_CDC_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(13),
      Q => \Latency_WID_CDC_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(14),
      Q => \Latency_WID_CDC_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(15),
      Q => \Latency_WID_CDC_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(1),
      Q => \Latency_WID_CDC_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(2),
      Q => \Latency_WID_CDC_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(3),
      Q => \Latency_WID_CDC_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(4),
      Q => \Latency_WID_CDC_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(5),
      Q => \Latency_WID_CDC_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(6),
      Q => \Latency_WID_CDC_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(7),
      Q => \Latency_WID_CDC_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(8),
      Q => \Latency_WID_CDC_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Latency_WID_CDC_reg[15]_0\(0),
      D => s_axi_wdata(9),
      Q => \Latency_WID_CDC_reg_n_0_[9]\,
      R => \^sr\(0)
    );
Metrics_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(0),
      Q => \^metrics_cnt_en\,
      R => \^sr\(0)
    );
Metrics_Cnt_Reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(1),
      Q => \^metrics_cnt_reset\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(16),
      Q => \RID_Mask2_CDC_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(26),
      Q => \RID_Mask2_CDC_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(27),
      Q => \RID_Mask2_CDC_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(28),
      Q => \RID_Mask2_CDC_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(29),
      Q => \RID_Mask2_CDC_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(30),
      Q => \RID_Mask2_CDC_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(31),
      Q => \RID_Mask2_CDC_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(17),
      Q => \RID_Mask2_CDC_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(18),
      Q => \RID_Mask2_CDC_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(19),
      Q => \RID_Mask2_CDC_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(20),
      Q => \RID_Mask2_CDC_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(21),
      Q => \RID_Mask2_CDC_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(22),
      Q => \RID_Mask2_CDC_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(23),
      Q => \RID_Mask2_CDC_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(24),
      Q => \RID_Mask2_CDC_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\RID_Mask2_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(25),
      Q => \RID_Mask2_CDC_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(16),
      Q => RID_Mask(0),
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(26),
      Q => \RID_Mask_CDC_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(27),
      Q => \RID_Mask_CDC_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(28),
      Q => \RID_Mask_CDC_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(29),
      Q => \RID_Mask_CDC_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(30),
      Q => \RID_Mask_CDC_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(31),
      Q => \RID_Mask_CDC_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(17),
      Q => \RID_Mask_CDC_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(18),
      Q => \RID_Mask_CDC_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(19),
      Q => \RID_Mask_CDC_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(20),
      Q => \RID_Mask_CDC_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(21),
      Q => \RID_Mask_CDC_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(22),
      Q => \RID_Mask_CDC_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(23),
      Q => \RID_Mask_CDC_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(24),
      Q => \RID_Mask_CDC_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(25),
      Q => \RID_Mask_CDC_reg_n_0_[9]\,
      R => \^sr\(0)
    );
Rd_Add_Issue_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000C"
    )
        port map (
      I0 => slot_1_axi_arready,
      I1 => slot_1_axi_arvalid,
      I2 => \^rd_lat_start\,
      I3 => Rd_Add_Issue_reg,
      O => Rd_Add_Issue6_out
    );
\Rd_Add_Issue_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000C"
    )
        port map (
      I0 => slot_0_axi_arready,
      I1 => slot_0_axi_arvalid,
      I2 => \^rd_lat_start\,
      I3 => Rd_Add_Issue_reg_0,
      O => Rd_Add_Issue6_out_8
    );
Rd_Lat_End_CDC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(7),
      Q => \^rd_lat_end\,
      R => \^sr\(0)
    );
Rd_Lat_Start_CDC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(6),
      Q => \^rd_lat_start\,
      R => \^sr\(0)
    );
Rd_Latency_Fifo_Rd_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFD5D5DFD"
    )
        port map (
      I0 => \^en_id_based\,
      I1 => rid_match_reg,
      I2 => \^rd_lat_start\,
      I3 => Latency_RID(0),
      I4 => slot_1_axi_rid(0),
      I5 => RID_Mask(0),
      O => Rd_Latency_Fifo_Rd_En2
    );
\Rd_Latency_Fifo_Rd_En_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFD5D5DFD"
    )
        port map (
      I0 => \^en_id_based\,
      I1 => rid_match_reg_20,
      I2 => \^rd_lat_start\,
      I3 => Latency_RID(0),
      I4 => slot_0_axi_rid(0),
      I5 => RID_Mask(0),
      O => Rd_Latency_Fifo_Rd_En2_9
    );
\Rd_Latency_Fifo_Wr_Data[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000BBBBB0000000"
    )
        port map (
      I0 => \GEN_SLOT1.metric_calc_inst1/id_matched_return05_out\,
      I1 => \^en_id_based\,
      I2 => slot_1_axi_arready,
      I3 => slot_1_axi_arvalid,
      I4 => \^rd_lat_start\,
      I5 => \Rd_Latency_Fifo_Wr_Data_reg[32]\,
      O => En_Id_Based_reg_0(0)
    );
\Rd_Latency_Fifo_Wr_Data[32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000BBBBB0000000"
    )
        port map (
      I0 => \metric_calc_inst0/id_matched_return05_out\,
      I1 => \^en_id_based\,
      I2 => slot_0_axi_arready,
      I3 => slot_0_axi_arvalid,
      I4 => \^rd_lat_start\,
      I5 => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\,
      O => En_Id_Based_reg_1(0)
    );
\Rd_Latency_Fifo_Wr_Data[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9A95"
    )
        port map (
      I0 => Latency_RID(0),
      I1 => slot_1_axi_arid(0),
      I2 => \^rd_lat_start\,
      I3 => ARID_reg,
      I4 => RID_Mask(0),
      O => \GEN_SLOT1.metric_calc_inst1/id_matched_return05_out\
    );
\Rd_Latency_Fifo_Wr_Data[32]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9A95"
    )
        port map (
      I0 => Latency_RID(0),
      I1 => slot_0_axi_arid(0),
      I2 => \^rd_lat_start\,
      I3 => ARID_reg_21,
      I4 => RID_Mask(0),
      O => \metric_calc_inst0/id_matched_return05_out\
    );
Reset_On_Sample_Int_Lapse_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Reset_On_Sample_Int_Lapse_reg_0,
      Q => \^reset_on_sample_int_lapse_sync\,
      S => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(0),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(0),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(10),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(10),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(11),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(11),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(12),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(12),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(13),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(13),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(14),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(14),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(15),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(15),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(16),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(16),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(17),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(17),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(18),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(18),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(19),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(19),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(1),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(1),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(20),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(20),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(21),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(21),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(22),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(22),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(23),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(23),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(24),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(24),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(25),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(25),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(26),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(26),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(27),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(27),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(28),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(28),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(29),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(29),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(2),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(2),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(30),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(30),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(31),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(31),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(3),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(3),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(4),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(4),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(5),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(5),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(6),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(6),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(7),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(7),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(8),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(8),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Interval_i_reg_CDC_reg[31]_1\(0),
      D => s_axi_wdata(9),
      Q => \^sample_interval_i_reg_cdc_reg[31]_0\(9),
      R => \^sr\(0)
    );
Sample_Reg_Rd_First_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => '1',
      Q => Sample_Reg_Rd_First,
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(0),
      Q => Sample_Time_Diff_Reg(0),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(10),
      Q => Sample_Time_Diff_Reg(10),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(11),
      Q => Sample_Time_Diff_Reg(11),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(12),
      Q => Sample_Time_Diff_Reg(12),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(13),
      Q => Sample_Time_Diff_Reg(13),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(14),
      Q => Sample_Time_Diff_Reg(14),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(15),
      Q => Sample_Time_Diff_Reg(15),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(16),
      Q => Sample_Time_Diff_Reg(16),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(17),
      Q => Sample_Time_Diff_Reg(17),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(18),
      Q => Sample_Time_Diff_Reg(18),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(19),
      Q => Sample_Time_Diff_Reg(19),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(1),
      Q => Sample_Time_Diff_Reg(1),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(20),
      Q => Sample_Time_Diff_Reg(20),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(21),
      Q => Sample_Time_Diff_Reg(21),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(22),
      Q => Sample_Time_Diff_Reg(22),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(23),
      Q => Sample_Time_Diff_Reg(23),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(24),
      Q => Sample_Time_Diff_Reg(24),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(25),
      Q => Sample_Time_Diff_Reg(25),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(26),
      Q => Sample_Time_Diff_Reg(26),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(27),
      Q => Sample_Time_Diff_Reg(27),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(28),
      Q => Sample_Time_Diff_Reg(28),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(29),
      Q => Sample_Time_Diff_Reg(29),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(2),
      Q => Sample_Time_Diff_Reg(2),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(30),
      Q => Sample_Time_Diff_Reg(30),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(31),
      Q => Sample_Time_Diff_Reg(31),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(3),
      Q => Sample_Time_Diff_Reg(3),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(4),
      Q => Sample_Time_Diff_Reg(4),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(5),
      Q => Sample_Time_Diff_Reg(5),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(6),
      Q => Sample_Time_Diff_Reg(6),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(7),
      Q => Sample_Time_Diff_Reg(7),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(8),
      Q => Sample_Time_Diff_Reg(8),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \Sample_Time_Diff_Reg_reg[31]_0\(0),
      D => Sample_Time_Diff(9),
      Q => Sample_Time_Diff_Reg(9),
      R => \^sr\(0)
    );
Use_Ext_Trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(2),
      Q => \^use_ext_trigger\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(0),
      Q => \WID_Mask2_CDC_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(10),
      Q => \WID_Mask2_CDC_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(11),
      Q => \WID_Mask2_CDC_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(12),
      Q => \WID_Mask2_CDC_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(13),
      Q => \WID_Mask2_CDC_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(14),
      Q => \WID_Mask2_CDC_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(15),
      Q => \WID_Mask2_CDC_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(1),
      Q => \WID_Mask2_CDC_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(2),
      Q => \WID_Mask2_CDC_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(3),
      Q => \WID_Mask2_CDC_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(4),
      Q => \WID_Mask2_CDC_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(5),
      Q => \WID_Mask2_CDC_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(6),
      Q => \WID_Mask2_CDC_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(7),
      Q => \WID_Mask2_CDC_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(8),
      Q => \WID_Mask2_CDC_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\WID_Mask2_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask2_CDC_reg[15]_0\(0),
      D => s_axi_wdata(9),
      Q => \WID_Mask2_CDC_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(0),
      Q => WID_Mask(0),
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(10),
      Q => \WID_Mask_CDC_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(11),
      Q => \WID_Mask_CDC_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(12),
      Q => \WID_Mask_CDC_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(13),
      Q => \WID_Mask_CDC_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(14),
      Q => \WID_Mask_CDC_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(15),
      Q => \WID_Mask_CDC_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(1),
      Q => \WID_Mask_CDC_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(2),
      Q => \WID_Mask_CDC_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(3),
      Q => \WID_Mask_CDC_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(4),
      Q => \WID_Mask_CDC_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(5),
      Q => \WID_Mask_CDC_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(6),
      Q => \WID_Mask_CDC_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(7),
      Q => \WID_Mask_CDC_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(8),
      Q => \WID_Mask_CDC_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \WID_Mask_CDC_reg[15]_0\(0),
      D => s_axi_wdata(9),
      Q => \WID_Mask_CDC_reg_n_0_[9]\,
      R => \^sr\(0)
    );
Wr_Lat_End_CDC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(5),
      Q => \^wr_lat_end\,
      R => \^sr\(0)
    );
Wr_Lat_Start_CDC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(4),
      Q => \^wr_lat_start\,
      R => \^sr\(0)
    );
awid_match_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => Latency_WID(0),
      I1 => slot_1_axi_awid(0),
      I2 => WID_Mask(0),
      O => id_matched_return07_out
    );
\awid_match_d1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => Latency_WID(0),
      I1 => slot_0_axi_awid(0),
      I2 => WID_Mask(0),
      O => id_matched_return07_out_12
    );
cdc_sync_inst1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0\
     port map (
      E(0) => \^scndry_out_int_d1_reg\,
      SR(0) => \^sr\(0),
      core_aclk => core_aclk,
      \out\ => \out\,
      p_in_d1_cdc_from_reg0 => p_in_d1_cdc_from_reg0,
      s_axi_aclk => s_axi_aclk,
      s_out_d4_reg_0 => s_out_d4_reg,
      s_out_d5_reg_0 => s_out_d5_reg,
      s_out_d7_reg_0(0) => p_in_d1_cdc_from_reg_0(0),
      s_out_re => s_out_re
    );
cdc_sync_inst2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0_5\
     port map (
      D(31 downto 0) => sync_eventlog_cur_cnt(31 downto 0),
      \GEN_METRIC_2.Range_Reg_2_CDC_reg[0]\ => cdc_sync_inst2_n_6,
      \GEN_METRIC_2.Range_Reg_2_CDC_reg[1]\ => cdc_sync_inst2_n_5,
      \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(31 downto 0) => \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR\(31 downto 0),
      Global_Clk_Cnt_En_sync => \^global_clk_cnt_en_sync\,
      Global_Clk_Cnt_Reset_sync => \^global_clk_cnt_reset_sync\,
      Global_Intr_En => \^global_intr_en\,
      \IP2Bus_Data[0]_i_6_0\ => \^metrics_cnt_en\,
      \IP2Bus_Data[0]_i_6_1\ => \^interval_cnt_en\,
      \IP2Bus_Data[1]_i_6_0\ => \^interval_cnt_ld_sync\,
      \IP2Bus_Data[24]_i_4_0\ => \IP2Bus_Data[31]_i_22_n_0\,
      \IP2Bus_Data_reg[12]\(11 downto 0) => \IP2Bus_Data_reg[12]_0\(11 downto 0),
      \IP2Bus_Data_reg[15]\(15) => \Latency_WID_CDC_reg_n_0_[15]\,
      \IP2Bus_Data_reg[15]\(14) => \Latency_WID_CDC_reg_n_0_[14]\,
      \IP2Bus_Data_reg[15]\(13) => \Latency_WID_CDC_reg_n_0_[13]\,
      \IP2Bus_Data_reg[15]\(12) => \Latency_WID_CDC_reg_n_0_[12]\,
      \IP2Bus_Data_reg[15]\(11) => \Latency_WID_CDC_reg_n_0_[11]\,
      \IP2Bus_Data_reg[15]\(10) => \Latency_WID_CDC_reg_n_0_[10]\,
      \IP2Bus_Data_reg[15]\(9) => \Latency_WID_CDC_reg_n_0_[9]\,
      \IP2Bus_Data_reg[15]\(8) => \Latency_WID_CDC_reg_n_0_[8]\,
      \IP2Bus_Data_reg[15]\(7) => \Latency_WID_CDC_reg_n_0_[7]\,
      \IP2Bus_Data_reg[15]\(6) => \Latency_WID_CDC_reg_n_0_[6]\,
      \IP2Bus_Data_reg[15]\(5) => \Latency_WID_CDC_reg_n_0_[5]\,
      \IP2Bus_Data_reg[15]\(4) => \Latency_WID_CDC_reg_n_0_[4]\,
      \IP2Bus_Data_reg[15]\(3) => \Latency_WID_CDC_reg_n_0_[3]\,
      \IP2Bus_Data_reg[15]\(2) => \Latency_WID_CDC_reg_n_0_[2]\,
      \IP2Bus_Data_reg[15]\(1) => \Latency_WID_CDC_reg_n_0_[1]\,
      \IP2Bus_Data_reg[15]\(0) => Latency_WID(0),
      \IP2Bus_Data_reg[15]_0\(15) => \Latency2_WID_CDC_reg_n_0_[15]\,
      \IP2Bus_Data_reg[15]_0\(14) => \Latency2_WID_CDC_reg_n_0_[14]\,
      \IP2Bus_Data_reg[15]_0\(13) => \Latency2_WID_CDC_reg_n_0_[13]\,
      \IP2Bus_Data_reg[15]_0\(12) => \Latency2_WID_CDC_reg_n_0_[12]\,
      \IP2Bus_Data_reg[15]_0\(11) => \Latency2_WID_CDC_reg_n_0_[11]\,
      \IP2Bus_Data_reg[15]_0\(10) => \Latency2_WID_CDC_reg_n_0_[10]\,
      \IP2Bus_Data_reg[15]_0\(9) => \Latency2_WID_CDC_reg_n_0_[9]\,
      \IP2Bus_Data_reg[15]_0\(8) => \Latency2_WID_CDC_reg_n_0_[8]\,
      \IP2Bus_Data_reg[15]_0\(7) => \Latency2_WID_CDC_reg_n_0_[7]\,
      \IP2Bus_Data_reg[15]_0\(6) => \Latency2_WID_CDC_reg_n_0_[6]\,
      \IP2Bus_Data_reg[15]_0\(5) => \Latency2_WID_CDC_reg_n_0_[5]\,
      \IP2Bus_Data_reg[15]_0\(4) => \Latency2_WID_CDC_reg_n_0_[4]\,
      \IP2Bus_Data_reg[15]_0\(3) => \Latency2_WID_CDC_reg_n_0_[3]\,
      \IP2Bus_Data_reg[15]_0\(2) => \Latency2_WID_CDC_reg_n_0_[2]\,
      \IP2Bus_Data_reg[15]_0\(1) => \Latency2_WID_CDC_reg_n_0_[1]\,
      \IP2Bus_Data_reg[15]_0\(0) => \Latency2_WID_CDC_reg_n_0_[0]\,
      \IP2Bus_Data_reg[15]_1\(15) => \WID_Mask_CDC_reg_n_0_[15]\,
      \IP2Bus_Data_reg[15]_1\(14) => \WID_Mask_CDC_reg_n_0_[14]\,
      \IP2Bus_Data_reg[15]_1\(13) => \WID_Mask_CDC_reg_n_0_[13]\,
      \IP2Bus_Data_reg[15]_1\(12) => \WID_Mask_CDC_reg_n_0_[12]\,
      \IP2Bus_Data_reg[15]_1\(11) => \WID_Mask_CDC_reg_n_0_[11]\,
      \IP2Bus_Data_reg[15]_1\(10) => \WID_Mask_CDC_reg_n_0_[10]\,
      \IP2Bus_Data_reg[15]_1\(9) => \WID_Mask_CDC_reg_n_0_[9]\,
      \IP2Bus_Data_reg[15]_1\(8) => \WID_Mask_CDC_reg_n_0_[8]\,
      \IP2Bus_Data_reg[15]_1\(7) => \WID_Mask_CDC_reg_n_0_[7]\,
      \IP2Bus_Data_reg[15]_1\(6) => \WID_Mask_CDC_reg_n_0_[6]\,
      \IP2Bus_Data_reg[15]_1\(5) => \WID_Mask_CDC_reg_n_0_[5]\,
      \IP2Bus_Data_reg[15]_1\(4) => \WID_Mask_CDC_reg_n_0_[4]\,
      \IP2Bus_Data_reg[15]_1\(3) => \WID_Mask_CDC_reg_n_0_[3]\,
      \IP2Bus_Data_reg[15]_1\(2) => \WID_Mask_CDC_reg_n_0_[2]\,
      \IP2Bus_Data_reg[15]_1\(1) => \WID_Mask_CDC_reg_n_0_[1]\,
      \IP2Bus_Data_reg[15]_1\(0) => WID_Mask(0),
      \IP2Bus_Data_reg[15]_2\(7 downto 6) => Metric_Sel_1(7 downto 6),
      \IP2Bus_Data_reg[15]_2\(5) => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(2),
      \IP2Bus_Data_reg[15]_2\(4 downto 3) => Metric_Sel_1(4 downto 3),
      \IP2Bus_Data_reg[15]_2\(2) => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(1),
      \IP2Bus_Data_reg[15]_2\(1) => Metric_Sel_1(1),
      \IP2Bus_Data_reg[15]_2\(0) => \^gen_metric_1.metric_sel_1_cdc_reg[5]_0\(0),
      \IP2Bus_Data_reg[15]_3\(15) => \WID_Mask2_CDC_reg_n_0_[15]\,
      \IP2Bus_Data_reg[15]_3\(14) => \WID_Mask2_CDC_reg_n_0_[14]\,
      \IP2Bus_Data_reg[15]_3\(13) => \WID_Mask2_CDC_reg_n_0_[13]\,
      \IP2Bus_Data_reg[15]_3\(12) => \WID_Mask2_CDC_reg_n_0_[12]\,
      \IP2Bus_Data_reg[15]_3\(11) => \WID_Mask2_CDC_reg_n_0_[11]\,
      \IP2Bus_Data_reg[15]_3\(10) => \WID_Mask2_CDC_reg_n_0_[10]\,
      \IP2Bus_Data_reg[15]_3\(9) => \WID_Mask2_CDC_reg_n_0_[9]\,
      \IP2Bus_Data_reg[15]_3\(8) => \WID_Mask2_CDC_reg_n_0_[8]\,
      \IP2Bus_Data_reg[15]_3\(7) => \WID_Mask2_CDC_reg_n_0_[7]\,
      \IP2Bus_Data_reg[15]_3\(6) => \WID_Mask2_CDC_reg_n_0_[6]\,
      \IP2Bus_Data_reg[15]_3\(5) => \WID_Mask2_CDC_reg_n_0_[5]\,
      \IP2Bus_Data_reg[15]_3\(4) => \WID_Mask2_CDC_reg_n_0_[4]\,
      \IP2Bus_Data_reg[15]_3\(3) => \WID_Mask2_CDC_reg_n_0_[3]\,
      \IP2Bus_Data_reg[15]_3\(2) => \WID_Mask2_CDC_reg_n_0_[2]\,
      \IP2Bus_Data_reg[15]_3\(1) => \WID_Mask2_CDC_reg_n_0_[1]\,
      \IP2Bus_Data_reg[15]_3\(0) => \WID_Mask2_CDC_reg_n_0_[0]\,
      \IP2Bus_Data_reg[23]\(7 downto 6) => Metric_Sel_2(7 downto 6),
      \IP2Bus_Data_reg[23]\(5) => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(2),
      \IP2Bus_Data_reg[23]\(4 downto 3) => Metric_Sel_2(4 downto 3),
      \IP2Bus_Data_reg[23]\(2) => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(1),
      \IP2Bus_Data_reg[23]\(1) => Metric_Sel_2(1),
      \IP2Bus_Data_reg[23]\(0) => \^gen_metric_2.metric_sel_2_cdc_reg[5]_0\(0),
      \IP2Bus_Data_reg[2]\ => \^use_ext_trigger\,
      \IP2Bus_Data_reg[31]\(31 downto 0) => \^sample_interval_i_reg_cdc_reg[31]_0\(31 downto 0),
      \IP2Bus_Data_reg[31]_0\(31 downto 0) => Lat_Global_Clk_Cnt_LSB_CDCR(31 downto 0),
      \IP2Bus_Data_reg[31]_1\(31 downto 0) => Sample_Time_Diff_Reg(31 downto 0),
      \IP2Bus_Data_reg[31]_2\(15) => \RID_Mask_CDC_reg_n_0_[15]\,
      \IP2Bus_Data_reg[31]_2\(14) => \RID_Mask_CDC_reg_n_0_[14]\,
      \IP2Bus_Data_reg[31]_2\(13) => \RID_Mask_CDC_reg_n_0_[13]\,
      \IP2Bus_Data_reg[31]_2\(12) => \RID_Mask_CDC_reg_n_0_[12]\,
      \IP2Bus_Data_reg[31]_2\(11) => \RID_Mask_CDC_reg_n_0_[11]\,
      \IP2Bus_Data_reg[31]_2\(10) => \RID_Mask_CDC_reg_n_0_[10]\,
      \IP2Bus_Data_reg[31]_2\(9) => \RID_Mask_CDC_reg_n_0_[9]\,
      \IP2Bus_Data_reg[31]_2\(8) => \RID_Mask_CDC_reg_n_0_[8]\,
      \IP2Bus_Data_reg[31]_2\(7) => \RID_Mask_CDC_reg_n_0_[7]\,
      \IP2Bus_Data_reg[31]_2\(6) => \RID_Mask_CDC_reg_n_0_[6]\,
      \IP2Bus_Data_reg[31]_2\(5) => \RID_Mask_CDC_reg_n_0_[5]\,
      \IP2Bus_Data_reg[31]_2\(4) => \RID_Mask_CDC_reg_n_0_[4]\,
      \IP2Bus_Data_reg[31]_2\(3) => \RID_Mask_CDC_reg_n_0_[3]\,
      \IP2Bus_Data_reg[31]_2\(2) => \RID_Mask_CDC_reg_n_0_[2]\,
      \IP2Bus_Data_reg[31]_2\(1) => \RID_Mask_CDC_reg_n_0_[1]\,
      \IP2Bus_Data_reg[31]_2\(0) => RID_Mask(0),
      \IP2Bus_Data_reg[31]_3\(15) => \Latency2_RID_CDC_reg_n_0_[15]\,
      \IP2Bus_Data_reg[31]_3\(14) => \Latency2_RID_CDC_reg_n_0_[14]\,
      \IP2Bus_Data_reg[31]_3\(13) => \Latency2_RID_CDC_reg_n_0_[13]\,
      \IP2Bus_Data_reg[31]_3\(12) => \Latency2_RID_CDC_reg_n_0_[12]\,
      \IP2Bus_Data_reg[31]_3\(11) => \Latency2_RID_CDC_reg_n_0_[11]\,
      \IP2Bus_Data_reg[31]_3\(10) => \Latency2_RID_CDC_reg_n_0_[10]\,
      \IP2Bus_Data_reg[31]_3\(9) => \Latency2_RID_CDC_reg_n_0_[9]\,
      \IP2Bus_Data_reg[31]_3\(8) => \Latency2_RID_CDC_reg_n_0_[8]\,
      \IP2Bus_Data_reg[31]_3\(7) => \Latency2_RID_CDC_reg_n_0_[7]\,
      \IP2Bus_Data_reg[31]_3\(6) => \Latency2_RID_CDC_reg_n_0_[6]\,
      \IP2Bus_Data_reg[31]_3\(5) => \Latency2_RID_CDC_reg_n_0_[5]\,
      \IP2Bus_Data_reg[31]_3\(4) => \Latency2_RID_CDC_reg_n_0_[4]\,
      \IP2Bus_Data_reg[31]_3\(3) => \Latency2_RID_CDC_reg_n_0_[3]\,
      \IP2Bus_Data_reg[31]_3\(2) => \Latency2_RID_CDC_reg_n_0_[2]\,
      \IP2Bus_Data_reg[31]_3\(1) => \Latency2_RID_CDC_reg_n_0_[1]\,
      \IP2Bus_Data_reg[31]_3\(0) => \Latency2_RID_CDC_reg_n_0_[0]\,
      \IP2Bus_Data_reg[31]_4\(15) => \Latency_RID_CDC_reg_n_0_[15]\,
      \IP2Bus_Data_reg[31]_4\(14) => \Latency_RID_CDC_reg_n_0_[14]\,
      \IP2Bus_Data_reg[31]_4\(13) => \Latency_RID_CDC_reg_n_0_[13]\,
      \IP2Bus_Data_reg[31]_4\(12) => \Latency_RID_CDC_reg_n_0_[12]\,
      \IP2Bus_Data_reg[31]_4\(11) => \Latency_RID_CDC_reg_n_0_[11]\,
      \IP2Bus_Data_reg[31]_4\(10) => \Latency_RID_CDC_reg_n_0_[10]\,
      \IP2Bus_Data_reg[31]_4\(9) => \Latency_RID_CDC_reg_n_0_[9]\,
      \IP2Bus_Data_reg[31]_4\(8) => \Latency_RID_CDC_reg_n_0_[8]\,
      \IP2Bus_Data_reg[31]_4\(7) => \Latency_RID_CDC_reg_n_0_[7]\,
      \IP2Bus_Data_reg[31]_4\(6) => \Latency_RID_CDC_reg_n_0_[6]\,
      \IP2Bus_Data_reg[31]_4\(5) => \Latency_RID_CDC_reg_n_0_[5]\,
      \IP2Bus_Data_reg[31]_4\(4) => \Latency_RID_CDC_reg_n_0_[4]\,
      \IP2Bus_Data_reg[31]_4\(3) => \Latency_RID_CDC_reg_n_0_[3]\,
      \IP2Bus_Data_reg[31]_4\(2) => \Latency_RID_CDC_reg_n_0_[2]\,
      \IP2Bus_Data_reg[31]_4\(1) => \Latency_RID_CDC_reg_n_0_[1]\,
      \IP2Bus_Data_reg[31]_4\(0) => Latency_RID(0),
      \IP2Bus_Data_reg[31]_5\(31 downto 16) => Range_Reg_0(31 downto 16),
      \IP2Bus_Data_reg[31]_5\(15 downto 0) => \^gen_metric_0.range_reg_0_cdc_reg[15]_0\(15 downto 0),
      \IP2Bus_Data_reg[31]_6\(31 downto 16) => Range_Reg_1(31 downto 16),
      \IP2Bus_Data_reg[31]_6\(15 downto 0) => \^q\(15 downto 0),
      \IP2Bus_Data_reg[31]_7\(15) => \RID_Mask2_CDC_reg_n_0_[15]\,
      \IP2Bus_Data_reg[31]_7\(14) => \RID_Mask2_CDC_reg_n_0_[14]\,
      \IP2Bus_Data_reg[31]_7\(13) => \RID_Mask2_CDC_reg_n_0_[13]\,
      \IP2Bus_Data_reg[31]_7\(12) => \RID_Mask2_CDC_reg_n_0_[12]\,
      \IP2Bus_Data_reg[31]_7\(11) => \RID_Mask2_CDC_reg_n_0_[11]\,
      \IP2Bus_Data_reg[31]_7\(10) => \RID_Mask2_CDC_reg_n_0_[10]\,
      \IP2Bus_Data_reg[31]_7\(9) => \RID_Mask2_CDC_reg_n_0_[9]\,
      \IP2Bus_Data_reg[31]_7\(8) => \RID_Mask2_CDC_reg_n_0_[8]\,
      \IP2Bus_Data_reg[31]_7\(7) => \RID_Mask2_CDC_reg_n_0_[7]\,
      \IP2Bus_Data_reg[31]_7\(6) => \RID_Mask2_CDC_reg_n_0_[6]\,
      \IP2Bus_Data_reg[31]_7\(5) => \RID_Mask2_CDC_reg_n_0_[5]\,
      \IP2Bus_Data_reg[31]_7\(4) => \RID_Mask2_CDC_reg_n_0_[4]\,
      \IP2Bus_Data_reg[31]_7\(3) => \RID_Mask2_CDC_reg_n_0_[3]\,
      \IP2Bus_Data_reg[31]_7\(2) => \RID_Mask2_CDC_reg_n_0_[2]\,
      \IP2Bus_Data_reg[31]_7\(1) => \RID_Mask2_CDC_reg_n_0_[1]\,
      \IP2Bus_Data_reg[31]_7\(0) => \RID_Mask2_CDC_reg_n_0_[0]\,
      \IP2Bus_Data_reg[3]\ => \^en_id_based\,
      \IP2Bus_Data_reg[4]\ => \^wr_lat_start\,
      \IP2Bus_Data_reg[6]\ => \^rd_lat_start\,
      \IP2Bus_Data_reg[7]\(7 downto 6) => Metric_Sel_0(7 downto 6),
      \IP2Bus_Data_reg[7]\(5) => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(2),
      \IP2Bus_Data_reg[7]\(4 downto 3) => Metric_Sel_0(4 downto 3),
      \IP2Bus_Data_reg[7]\(2) => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(1),
      \IP2Bus_Data_reg[7]\(1) => Metric_Sel_0(1),
      \IP2Bus_Data_reg[7]\(0) => \^gen_metric_0.metric_sel_0_cdc_reg[5]_0\(0),
      Intr_Reg_ISR(4 downto 0) => Intr_Reg_ISR(4 downto 0),
      Lat_Addr_3downto0_is_0x4 => Lat_Addr_3downto0_is_0x4,
      Lat_Addr_3downto0_is_0x8 => Lat_Addr_3downto0_is_0x8,
      Lat_Addr_3downto0_is_0x8_reg => cdc_sync_inst2_n_36,
      Lat_Addr_3downto0_is_0xC => Lat_Addr_3downto0_is_0xC,
      Lat_Addr_7downto4_is_0x0 => Lat_Addr_7downto4_is_0x0,
      Lat_Addr_7downto4_is_0x1 => Lat_Addr_7downto4_is_0x1,
      Lat_Addr_7downto4_is_0x2 => Lat_Addr_7downto4_is_0x2,
      Lat_Enlog_Reg_Set_Rd_En => Lat_Enlog_Reg_Set_Rd_En,
      Lat_Event_Log_Set_Rd_En => Lat_Event_Log_Set_Rd_En,
      Lat_Global_Clk_Cnt_LSB_Rd_En => Lat_Global_Clk_Cnt_LSB_Rd_En,
      Lat_Global_Clk_Cnt_MSB_Rd_En => Lat_Global_Clk_Cnt_MSB_Rd_En,
      Lat_Global_Clk_Cnt_MSB_Rd_En_reg => cdc_sync_inst2_n_37,
      Lat_Intr_Reg_GIE_Rd_En => Lat_Intr_Reg_GIE_Rd_En,
      Lat_Intr_Reg_IER_Rd_En => Lat_Intr_Reg_IER_Rd_En,
      Lat_Intr_Reg_ISR_Rd_En => Lat_Intr_Reg_ISR_Rd_En,
      Lat_Metric_Sel_Reg_0_Rd_En => Lat_Metric_Sel_Reg_0_Rd_En,
      Lat_Rng_Reg_Set_Rd_En => Lat_Rng_Reg_Set_Rd_En,
      Lat_Status_Reg_FOC_Rd_En => Lat_Status_Reg_FOC_Rd_En,
      Lat_Status_Reg_WIF_Rd_En => Lat_Status_Reg_WIF_Rd_En,
      \Latency_WID_CDC_reg[8]\ => cdc_sync_inst2_n_4,
      Metrics_Cnt_Reset => \^metrics_cnt_reset\,
      Q(31 downto 16) => Range_Reg_2(31 downto 16),
      Q(15 downto 0) => \^gen_metric_2.range_reg_2_cdc_reg[15]_0\(15 downto 0),
      Rd_Lat_End => \^rd_lat_end\,
      Reset_On_Sample_Int_Lapse_sync => \^reset_on_sample_int_lapse_sync\,
      SR(0) => \^sr\(0),
      Wr_Lat_End => \^wr_lat_end\,
      core_aclk => core_aclk,
      \out\ => RValid,
      p_1_in_0(28 downto 6) => p_1_in_0(31 downto 9),
      p_1_in_0(5 downto 0) => p_1_in_0(7 downto 2),
      p_in_d1_cdc_from_reg0_15 => p_in_d1_cdc_from_reg0_15,
      p_in_d1_cdc_from_reg_0 => p_in_d1_cdc_from_reg,
      p_in_d1_cdc_from_reg_1(0) => p_in_d1_cdc_from_reg_0(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_out_d4_reg_0 => s_out_d4_reg_0,
      s_out_d5_reg_0 => s_out_d5_reg_0,
      s_out_re_16 => s_out_re_16,
      sel0(9 downto 0) => sel0(9 downto 0)
    );
\empty_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => \^use_ext_trigger\,
      I2 => Ext_Trig_Metric_en,
      I3 => Beat_fifo_Wr_en,
      O => \empty2__0\
    );
\empty_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => \^use_ext_trigger\,
      I2 => Ext_Trig_Metric_en_17,
      I3 => Beat_fifo_Wr_en_18,
      O => \empty2__0_2\
    );
eventlog_fifo_rden: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized1\
     port map (
      D(31 downto 0) => sync_eventlog_cur_cnt(31 downto 0),
      SR(0) => \^sr\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
\mem_reg_0_31_0_0__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => \^use_ext_trigger\,
      I2 => Ext_Trig_Metric_en_17,
      I3 => \wptr_reg[0]_0\,
      O => F1_Wr_En_1
    );
mem_reg_0_31_0_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => \^use_ext_trigger\,
      I2 => Ext_Trig_Metric_en,
      I3 => \wptr_reg[0]\,
      O => F1_Wr_En
    );
rid_match_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => Latency_RID(0),
      I1 => slot_1_axi_rid(0),
      I2 => RID_Mask(0),
      O => id_matched_return01_out
    );
\rid_match_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => Latency_RID(0),
      I1 => slot_0_axi_rid(0),
      I2 => RID_Mask(0),
      O => id_matched_return01_out_10
    );
rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^e\(0),
      I1 => s_axi_rready,
      I2 => rvalid_reg,
      O => IP2Bus_DataValid_reg_0
    );
sample_reg_counter_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter
     port map (
      E(0) => Sample_Reg_Rd_First,
      Q(31 downto 0) => Sample_Time_Diff(31 downto 0),
      SR(0) => \^sr\(0),
      s_axi_aclk => s_axi_aclk
    );
wr_latency_start_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => slot_1_axi_awready,
      I1 => slot_1_axi_awvalid,
      I2 => \^wr_lat_start\,
      I3 => \wptr_reg[0]\,
      O => wr_latency_start
    );
\wr_latency_start_d1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => slot_0_axi_awready,
      I1 => slot_0_axi_awvalid,
      I2 => \^wr_lat_start\,
      I3 => \wptr_reg[0]_0\,
      O => wr_latency_start_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_samp_intl_cnt is
  port (
    Overflow : out STD_LOGIC;
    Sample_Interval_Cnt_Lapse : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_Out_i_reg[0]\ : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \Count_Out_i_reg[32]\ : in STD_LOGIC;
    Sample_Interval : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Interval_Cnt_Ld_sync : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_samp_intl_cnt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_samp_intl_cnt is
begin
counter_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_49
     port map (
      Carry_Out_reg_0 => Sample_Interval_Cnt_Lapse,
      \Count_Out_i_reg[0]_0\ => \Count_Out_i_reg[0]\,
      \Count_Out_i_reg[32]_0\ => Overflow,
      \Count_Out_i_reg[32]_1\ => \Count_Out_i_reg[32]\,
      Interval_Cnt_Ld_sync => Interval_Cnt_Ld_sync,
      O(0) => O(0),
      SR(0) => SR(0),
      Sample_Interval(31 downto 0) => Sample_Interval(31 downto 0),
      core_aclk => core_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 4;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[5]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair292";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555FFD5"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800FF00F800"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \/i__n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010000000"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      I2 => \/i__n_0\,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFF80000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gof.overflow_i_reg\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => \^wrst_busy\,
      I2 => rst_d1,
      I3 => wr_en,
      O => overflow_i0
    );
\grdc.rd_data_count_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 4;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[5]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair135";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555FFD5"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800FF00F800"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \/i__n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010000000"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      I2 => \/i__n_0\,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFF80000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gof.overflow_i_reg\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => \^wrst_busy\,
      I2 => rst_d1,
      I3 => wr_en,
      O => overflow_i0
    );
\grdc.rd_data_count_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_counters is
  port (
    Acc_OF_reg : out STD_LOGIC;
    Acc_OF : out STD_LOGIC;
    Acc_OF_reg_0 : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_reg\ : out STD_LOGIC;
    accumulate : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ : out STD_LOGIC;
    accumulate_0 : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_reg_1\ : out STD_LOGIC;
    accumulate_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Accum_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Incrementer_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Incrementer_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Incrementer_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \Accum_i_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Add_in_Valid : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    Add_in_Valid_2 : in STD_LOGIC;
    \GEN_MUX_N_CNT.accumulate_reg\ : in STD_LOGIC;
    Add_in_Valid_3 : in STD_LOGIC;
    \GEN_MUX_N_CNT.accumulate_reg_0\ : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Incr_by_1_reg_i_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Incr_by_1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Incr_by_1_reg_i_2__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Incr_by_1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Incr_by_1_reg_i_2__1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Accum_i_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[32]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_counters;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_counters is
begin
\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt
     port map (
      Acc_OF_reg => Acc_OF_reg,
      \Accum_i_reg[31]\(31 downto 0) => \Accum_i_reg[31]\(31 downto 0),
      \Accum_i_reg[32]\(1 downto 0) => \Accum_i_reg[32]\(1 downto 0),
      Add_in_Valid => Add_in_Valid,
      CO(0) => CO(0),
      D(31 downto 0) => D(31 downto 0),
      \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      \GEN_MUX_N_CNT.accumulate_reg_0\ => accumulate,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(31 downto 0) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(31 downto 0),
      Incr_by_1_reg_i_2(15 downto 0) => Incr_by_1_reg_i_2(15 downto 0),
      \Incrementer_reg[31]\(31 downto 0) => \Incrementer_reg[31]\(31 downto 0),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(15 downto 0) => Q(15 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      p_1_in => p_1_in
    );
\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_10
     port map (
      Acc_OF => Acc_OF,
      \Accum_i_reg[31]\(31 downto 0) => \Accum_i_reg[31]_0\(31 downto 0),
      \Accum_i_reg[32]\(1) => \Accum_i_reg[32]_0\(0),
      \Accum_i_reg[32]\(0) => \Accum_i_reg[32]\(0),
      Add_in_Valid_2 => Add_in_Valid_2,
      \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ => \GEN_MUX_N_CNT.Add_in_Valid_reg_0\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_0\(31 downto 0) => \GEN_MUX_N_CNT.Add_in_reg[31]\(31 downto 0),
      \GEN_MUX_N_CNT.accumulate_reg_0\ => accumulate_0,
      \GEN_MUX_N_CNT.accumulate_reg_1\ => \GEN_MUX_N_CNT.accumulate_reg\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(31 downto 0) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(31 downto 0),
      Incr_by_1_reg(0) => Incr_by_1_reg(0),
      \Incr_by_1_reg_i_2__0\(15 downto 0) => \Incr_by_1_reg_i_2__0\(15 downto 0),
      \Incrementer_reg[31]\(31 downto 0) => \Incrementer_reg[31]_0\(31 downto 0),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(15 downto 0) => \GEN_MUX_N_CNT.Add_in_reg[15]\(15 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn
    );
axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_11
     port map (
      Acc_OF_reg => Acc_OF_reg_0,
      \Accum_i_reg[31]\(31 downto 0) => \Accum_i_reg[31]_1\(31 downto 0),
      \Accum_i_reg[32]\(0) => \Accum_i_reg[32]_1\(0),
      Add_in_Valid_3 => Add_in_Valid_3,
      \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ => \GEN_MUX_N_CNT.Add_in_Valid_reg_1\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_0\(31 downto 0) => \GEN_MUX_N_CNT.Add_in_reg[31]_0\(31 downto 0),
      \GEN_MUX_N_CNT.accumulate_reg_0\ => accumulate_1,
      \GEN_MUX_N_CNT.accumulate_reg_1\ => \GEN_MUX_N_CNT.accumulate_reg_0\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(31 downto 0) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(31 downto 0),
      Incr_by_1_reg(0) => Incr_by_1_reg_0(0),
      \Incr_by_1_reg_i_2__1\(15 downto 0) => \Incr_by_1_reg_i_2__1\(15 downto 0),
      \Incrementer_i_reg[31]\(0) => \Accum_i_reg[32]\(0),
      \Incrementer_reg[31]\(31 downto 0) => \Incrementer_reg[31]_1\(31 downto 0),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(15 downto 0) => \GEN_MUX_N_CNT.Add_in_reg[15]_0\(15 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : integer;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 96;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 27;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 27;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair294";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair295";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 96;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : integer;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair295";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69A1"
    )
        port map (
      I0 => ram_empty_i,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      src_clk => rd_clk,
      src_in_bin(5 downto 0) => src_in_bin00_out(5 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => rd_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
     port map (
      D(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6
     port map (
      D(1) => diff_pntr_pe(4),
      D(0) => diff_pntr_pe(2),
      Q(4 downto 0) => rd_pntr_ext(4 downto 0),
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[4]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[4]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[4]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[4]_1\(4 downto 0) => wr_pntr_rd_cdc(4 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\
     port map (
      D(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      DI(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      count_value_i(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[5]\(4) => rdp_inst_n_1,
      \grdc.rd_data_count_i_reg[5]\(3 downto 0) => rd_pntr_ext(4 downto 1),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      \reg_out_i_reg[5]_0\ => \^rd_rst_busy\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      src_clk => wr_clk,
      src_in_bin(5 downto 0) => wr_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0CC"
    )
        port map (
      I0 => rd_en,
      I1 => \^empty\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(0) => rd_pntr_ext(0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[1]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005557"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(4 downto 0) => wr_pntr_ext(4 downto 0),
      addrb(4 downto 0) => rd_pntr_ext(4 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(2 downto 0) => din(2 downto 0),
      dinb(2 downto 0) => B"000",
      douta(2 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(2 downto 0),
      doutb(2 downto 0) => dout(2 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      D(2) => diff_pntr_pe(3),
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(5) => rdp_inst_n_1,
      Q(4 downto 0) => rd_pntr_ext(4 downto 0),
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[5]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \grdc.rd_data_count_i_reg[5]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      \grdc.rd_data_count_i_reg[5]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[5]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[5]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[5]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[5]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[3]\(4 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(5 downto 1),
      src_in_bin(4 downto 0) => src_in_bin00_out(5 downto 1)
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      E(0) => ram_rd_en_i,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]\ => rdpp1_inst_n_0
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(1 downto 0) => diff_pntr_pf_q(5 downto 4),
      d_out_int_reg_0 => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_8\
     port map (
      D(4 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(5 downto 1),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(5 downto 0) => wr_pntr_ext(5 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[5]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[5]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[5]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[5]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[5]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[5]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\
     port map (
      D(1 downto 0) => diff_pntr_pf_q0(5 downto 4),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => wrpp2_inst_n_0,
      ram_full_i0 => ram_full_i0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      \reg_out_i_reg[3]\ => wrpp2_inst_n_0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gof.overflow_i_reg\ => \^full\,
      \guf.underflow_i_reg\ => \^empty\,
      overflow_i0 => overflow_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute DOUT_RESET_VALUE : integer;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 32;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 96;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 27;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 27;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 9;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 5;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 3;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 3;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair137";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair138";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 96;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : integer;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair138";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69A1"
    )
        port map (
      I0 => ram_empty_i,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      src_clk => rd_clk,
      src_in_bin(5 downto 0) => src_in_bin00_out(5 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => rd_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_23
     port map (
      D(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_24\
     port map (
      D(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25
     port map (
      D(1) => diff_pntr_pe(4),
      D(0) => diff_pntr_pe(2),
      Q(4 downto 0) => rd_pntr_ext(4 downto 0),
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[4]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[4]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[4]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[4]_1\(4 downto 0) => wr_pntr_rd_cdc(4 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\
     port map (
      D(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      DI(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      count_value_i(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[5]\(4) => rdp_inst_n_1,
      \grdc.rd_data_count_i_reg[5]\(3 downto 0) => rd_pntr_ext(4 downto 1),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      \reg_out_i_reg[5]_0\ => \^rd_rst_busy\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      src_clk => wr_clk,
      src_in_bin(5 downto 0) => wr_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0CC"
    )
        port map (
      I0 => rd_en,
      I1 => \^empty\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_27
     port map (
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(0) => rd_pntr_ext(0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[1]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005557"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\
     port map (
      addra(4 downto 0) => wr_pntr_ext(4 downto 0),
      addrb(4 downto 0) => rd_pntr_ext(4 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(2 downto 0) => din(2 downto 0),
      dinb(2 downto 0) => B"000",
      douta(2 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(2 downto 0),
      doutb(2 downto 0) => dout(2 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_28\
     port map (
      D(2) => diff_pntr_pe(3),
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(5) => rdp_inst_n_1,
      Q(4 downto 0) => rd_pntr_ext(4 downto 0),
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[5]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \grdc.rd_data_count_i_reg[5]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      \grdc.rd_data_count_i_reg[5]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[5]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[5]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[5]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[5]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[3]\(4 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(5 downto 1),
      src_in_bin(4 downto 0) => src_in_bin00_out(5 downto 1)
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_29\
     port map (
      E(0) => ram_rd_en_i,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]\ => rdpp1_inst_n_0
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_30
     port map (
      Q(1 downto 0) => diff_pntr_pf_q(5 downto 4),
      d_out_int_reg_0 => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31\
     port map (
      D(4 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(5 downto 1),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(5 downto 0) => wr_pntr_ext(5 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[5]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[5]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[5]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[5]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[5]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[5]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\
     port map (
      D(1 downto 0) => diff_pntr_pf_q0(5 downto 4),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => wrpp2_inst_n_0,
      ram_full_i0 => ram_full_i0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_33\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      \reg_out_i_reg[3]\ => wrpp2_inst_n_0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gof.overflow_i_reg\ => \^full\,
      \guf.underflow_i_reg\ => \^empty\,
      overflow_i0 => overflow_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 4;
  attribute DOUT_RESET_VALUE : integer;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 3;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 3;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 96;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 27;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 27;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(2 downto 0) => din(2 downto 0),
      dout(2 downto 0) => dout(2 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => rd_data_count(4 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 4;
  attribute DOUT_RESET_VALUE : integer;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 3;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 3;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 96;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 27;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 27;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(2 downto 0) => din(2 downto 0),
      dout(2 downto 0) => dout(2 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => rd_data_count(4 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo is
  port (
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Wr_en : in STD_LOGIC;
    Wr_clk : in STD_LOGIC;
    Rd_en : in STD_LOGIC;
    Rd_clk : in STD_LOGIC;
    fifo_rst : in STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    Empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 0;
  attribute C_DATA_CNT_WIDTH : integer;
  attribute C_DATA_CNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 5;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 3;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is "zynq";
  attribute C_FIFO_DEPTH : integer;
  attribute C_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 32;
  attribute C_FULL_FLAGS_RST : integer;
  attribute C_FULL_FLAGS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 1;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 2;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 1;
  attribute C_USE_BLOCKMEM : integer;
  attribute C_USE_BLOCKMEM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 2;
  attribute C_USE_FWFT : integer;
  attribute C_USE_FWFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 1;
  attribute C_USE_XPM : integer;
  attribute C_USE_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 1;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is "distributed";
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 5;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is "fwft";
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is 5;
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo is
  signal full_int : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \XPM_ASYNC.inst\ : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \XPM_ASYNC.inst\ : label is 4;
  attribute DOUT_RESET_VALUE : integer;
  attribute DOUT_RESET_VALUE of \XPM_ASYNC.inst\ : label is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \XPM_ASYNC.inst\ : label is 0;
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \XPM_ASYNC.inst\ : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \XPM_ASYNC.inst\ : label is 0;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \XPM_ASYNC.inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \XPM_ASYNC.inst\ : label is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \XPM_ASYNC.inst\ : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \XPM_ASYNC.inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \XPM_ASYNC.inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \XPM_ASYNC.inst\ : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \XPM_ASYNC.inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \XPM_ASYNC.inst\ : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \XPM_ASYNC.inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \XPM_ASYNC.inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \XPM_ASYNC.inst\ : label is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \XPM_ASYNC.inst\ : label is 3;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \XPM_ASYNC.inst\ : label is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \XPM_ASYNC.inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \XPM_ASYNC.inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \XPM_ASYNC.inst\ : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \XPM_ASYNC.inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \XPM_ASYNC.inst\ : label is 3;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \XPM_ASYNC.inst\ : label is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \XPM_ASYNC.inst\ : label is "TRUE";
begin
  wr_rst_busy <= \^wr_rst_busy\;
Full_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => full_int,
      I1 => \^wr_rst_busy\,
      O => Full
    );
\XPM_ASYNC.inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => \NLW_XPM_ASYNC.inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_XPM_ASYNC.inst_dbiterr_UNCONNECTED\,
      din(2 downto 0) => Din(2 downto 0),
      dout(2 downto 0) => Dout(2 downto 0),
      empty => Empty,
      full => full_int,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_XPM_ASYNC.inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_XPM_ASYNC.inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_XPM_ASYNC.inst_prog_full_UNCONNECTED\,
      rd_clk => Rd_clk,
      rd_data_count(4 downto 0) => rd_data_count(4 downto 0),
      rd_en => Rd_en,
      rd_rst_busy => \NLW_XPM_ASYNC.inst_rd_rst_busy_UNCONNECTED\,
      rst => fifo_rst,
      sbiterr => \NLW_XPM_ASYNC.inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_XPM_ASYNC.inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_XPM_ASYNC.inst_wr_ack_UNCONNECTED\,
      wr_clk => Wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => Wr_en,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ is
  port (
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Wr_en : in STD_LOGIC;
    Wr_clk : in STD_LOGIC;
    Rd_en : in STD_LOGIC;
    Rd_clk : in STD_LOGIC;
    fifo_rst : in STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    Empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 0;
  attribute C_DATA_CNT_WIDTH : integer;
  attribute C_DATA_CNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 5;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 3;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is "zynq";
  attribute C_FIFO_DEPTH : integer;
  attribute C_FIFO_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 32;
  attribute C_FULL_FLAGS_RST : integer;
  attribute C_FULL_FLAGS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 2;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 1;
  attribute C_USE_BLOCKMEM : integer;
  attribute C_USE_BLOCKMEM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 2;
  attribute C_USE_FWFT : integer;
  attribute C_USE_FWFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 1;
  attribute C_USE_XPM : integer;
  attribute C_USE_XPM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 1;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is "distributed";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is "axi_perf_mon_v5_0_31_async_fifo";
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 5;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is "fwft";
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is 5;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\ is
  signal full_int : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_XPM_ASYNC.inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \XPM_ASYNC.inst\ : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \XPM_ASYNC.inst\ : label is 4;
  attribute DOUT_RESET_VALUE : integer;
  attribute DOUT_RESET_VALUE of \XPM_ASYNC.inst\ : label is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \XPM_ASYNC.inst\ : label is 0;
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \XPM_ASYNC.inst\ : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \XPM_ASYNC.inst\ : label is 0;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \XPM_ASYNC.inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \XPM_ASYNC.inst\ : label is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \XPM_ASYNC.inst\ : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \XPM_ASYNC.inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \XPM_ASYNC.inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \XPM_ASYNC.inst\ : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \XPM_ASYNC.inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \XPM_ASYNC.inst\ : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \XPM_ASYNC.inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \XPM_ASYNC.inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \XPM_ASYNC.inst\ : label is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \XPM_ASYNC.inst\ : label is 3;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \XPM_ASYNC.inst\ : label is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \XPM_ASYNC.inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \XPM_ASYNC.inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \XPM_ASYNC.inst\ : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \XPM_ASYNC.inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \XPM_ASYNC.inst\ : label is 3;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \XPM_ASYNC.inst\ : label is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \XPM_ASYNC.inst\ : label is "TRUE";
begin
  wr_rst_busy <= \^wr_rst_busy\;
Full_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => full_int,
      I1 => \^wr_rst_busy\,
      O => Full
    );
\XPM_ASYNC.inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => \NLW_XPM_ASYNC.inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_XPM_ASYNC.inst_dbiterr_UNCONNECTED\,
      din(2 downto 0) => Din(2 downto 0),
      dout(2 downto 0) => Dout(2 downto 0),
      empty => Empty,
      full => full_int,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_XPM_ASYNC.inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_XPM_ASYNC.inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_XPM_ASYNC.inst_prog_full_UNCONNECTED\,
      rd_clk => Rd_clk,
      rd_data_count(4 downto 0) => rd_data_count(4 downto 0),
      rd_en => Rd_en,
      rd_rst_busy => \NLW_XPM_ASYNC.inst_rd_rst_busy_UNCONNECTED\,
      rst => fifo_rst,
      sbiterr => \NLW_XPM_ASYNC.inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_XPM_ASYNC.inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_XPM_ASYNC.inst_wr_ack_UNCONNECTED\,
      wr_clk => Wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => Wr_en,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0\ is
  port (
    Ext_Event_going_on_reg : out STD_LOGIC;
    \USE_MON_FIFO.fifo_rd_en_reg_reg_0\ : out STD_LOGIC;
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0\ : out STD_LOGIC;
    \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ext_clk_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_Event_going_on : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    ext_rstn_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0\ : entity is "axi_perf_mon_v5_0_31_mon_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0\ is
  signal Ext_Event0_Sync_Data_Out : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal Ext_Event0_Sync_Data_Valid : STD_LOGIC;
  signal Fifo_Data_Out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0]\ : STD_LOGIC;
  signal core_resetn_mon : STD_LOGIC;
  signal fifo_empty : STD_LOGIC;
  signal fifo_full : STD_LOGIC;
  signal fifo_rd_en : STD_LOGIC;
  signal fifo_rst : STD_LOGIC;
  signal fifo_wr_en : STD_LOGIC;
  signal \NLW_USE_MON_FIFO.async_fifo_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_MON_FIFO.async_fifo_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_MON_FIFO.async_fifo_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_MON_FIFO.async_fifo_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_USE_MON_FIFO.async_fifo_inst_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of CDC_ENABLE_MCLK_INST : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of CDC_ENABLE_MCLK_INST : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of CDC_ENABLE_MCLK_INST : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of CDC_ENABLE_MCLK_INST : label is 0;
  attribute VERSION : integer;
  attribute VERSION of CDC_ENABLE_MCLK_INST : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of CDC_ENABLE_MCLK_INST : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of CDC_ENABLE_MCLK_INST : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Ext_Event_Valid_d1_i_1__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \Ext_Event_going_on_i_1__0\ : label is "soft_lutpair296";
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \USE_MON_FIFO.async_fifo_inst\ : label is 0;
  attribute C_DATA_CNT_WIDTH : integer;
  attribute C_DATA_CNT_WIDTH of \USE_MON_FIFO.async_fifo_inst\ : label is 5;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of \USE_MON_FIFO.async_fifo_inst\ : label is 3;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \USE_MON_FIFO.async_fifo_inst\ : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \USE_MON_FIFO.async_fifo_inst\ : label is "zynq";
  attribute C_FIFO_DEPTH : integer;
  attribute C_FIFO_DEPTH of \USE_MON_FIFO.async_fifo_inst\ : label is 32;
  attribute C_FULL_FLAGS_RST : integer;
  attribute C_FULL_FLAGS_RST of \USE_MON_FIFO.async_fifo_inst\ : label is 1;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \USE_MON_FIFO.async_fifo_inst\ : label is 2;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \USE_MON_FIFO.async_fifo_inst\ : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \USE_MON_FIFO.async_fifo_inst\ : label is 1;
  attribute C_USE_BLOCKMEM : integer;
  attribute C_USE_BLOCKMEM of \USE_MON_FIFO.async_fifo_inst\ : label is 2;
  attribute C_USE_FWFT : integer;
  attribute C_USE_FWFT of \USE_MON_FIFO.async_fifo_inst\ : label is 1;
  attribute C_USE_XPM : integer;
  attribute C_USE_XPM of \USE_MON_FIFO.async_fifo_inst\ : label is 1;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \USE_MON_FIFO.async_fifo_inst\ : label is std.standard.true;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \USE_MON_FIFO.async_fifo_inst\ : label is 0;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \USE_MON_FIFO.async_fifo_inst\ : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \USE_MON_FIFO.async_fifo_inst\ : label is 5;
  attribute READ_MODE : integer;
  attribute READ_MODE of \USE_MON_FIFO.async_fifo_inst\ : label is 0;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \USE_MON_FIFO.async_fifo_inst\ : label is 5;
begin
CDC_ENABLE_MCLK_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => ext_clk_0,
      dest_out => core_resetn_mon,
      src_clk => '0',
      src_in => core_aresetn
    );
\Ext_Event_Valid_d1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Ext_Event0_Sync_Data_Valid,
      I1 => rst_int_n,
      O => \USE_MON_FIFO.fifo_rd_en_reg_reg_0\
    );
\Ext_Event_d1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0]\,
      I1 => rst_int_n,
      O => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0\
    );
\Ext_Event_going_on_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0A0A0"
    )
        port map (
      I0 => Ext_Event_going_on,
      I1 => Ext_Event0_Sync_Data_Out(2),
      I2 => rst_int_n,
      I3 => Ext_Event0_Sync_Data_Out(1),
      I4 => Ext_Event0_Sync_Data_Valid,
      O => Ext_Event_going_on_reg
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(0),
      Q => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0]\,
      R => SR(0)
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(1),
      Q => Ext_Event0_Sync_Data_Out(1),
      R => SR(0)
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(2),
      Q => Ext_Event0_Sync_Data_Out(2),
      R => SR(0)
    );
\USE_MON_FIFO.async_fifo_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo
     port map (
      Din(2 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\(2 downto 0),
      Dout(2 downto 0) => Fifo_Data_Out(2 downto 0),
      Empty => fifo_empty,
      Full => fifo_full,
      Rd_clk => core_aclk,
      Rd_en => fifo_rd_en,
      Wr_clk => ext_clk_0,
      Wr_en => fifo_wr_en,
      almost_empty => \NLW_USE_MON_FIFO.async_fifo_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_USE_MON_FIFO.async_fifo_inst_almost_full_UNCONNECTED\,
      fifo_rst => fifo_rst,
      rd_data_count(4 downto 0) => \NLW_USE_MON_FIFO.async_fifo_inst_rd_data_count_UNCONNECTED\(4 downto 0),
      wr_data_count(4 downto 0) => \NLW_USE_MON_FIFO.async_fifo_inst_wr_data_count_UNCONNECTED\(4 downto 0),
      wr_rst_busy => \NLW_USE_MON_FIFO.async_fifo_inst_wr_rst_busy_UNCONNECTED\
    );
\USE_MON_FIFO.async_fifo_inst_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_full,
      O => fifo_wr_en
    );
\USE_MON_FIFO.async_fifo_inst_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_empty,
      O => fifo_rd_en
    );
\USE_MON_FIFO.async_fifo_inst_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ext_rstn_0,
      I1 => core_resetn_mon,
      O => fifo_rst
    );
\USE_MON_FIFO.fifo_rd_en_reg_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => fifo_rd_en,
      Q => Ext_Event0_Sync_Data_Valid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0__xdcDup__1\ is
  port (
    Ext_Event_going_on_reg : out STD_LOGIC;
    \USE_MON_FIFO.fifo_rd_en_reg_reg_0\ : out STD_LOGIC;
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0\ : out STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ext_clk_1 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_Event_going_on : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    ext_rstn_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0__xdcDup__1\ : entity is "axi_perf_mon_v5_0_31_mon_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0__xdcDup__1\ is
  signal Ext_Event1_Sync_Data_Out : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal Ext_Event1_Sync_Data_Valid : STD_LOGIC;
  signal Fifo_Data_Out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0]\ : STD_LOGIC;
  signal core_resetn_mon : STD_LOGIC;
  signal fifo_empty : STD_LOGIC;
  signal fifo_full : STD_LOGIC;
  signal fifo_rd_en : STD_LOGIC;
  signal fifo_rst : STD_LOGIC;
  signal fifo_wr_en : STD_LOGIC;
  signal \NLW_USE_MON_FIFO.async_fifo_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_MON_FIFO.async_fifo_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_MON_FIFO.async_fifo_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_MON_FIFO.async_fifo_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_USE_MON_FIFO.async_fifo_inst_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of CDC_ENABLE_MCLK_INST : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of CDC_ENABLE_MCLK_INST : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of CDC_ENABLE_MCLK_INST : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of CDC_ENABLE_MCLK_INST : label is 0;
  attribute VERSION : integer;
  attribute VERSION of CDC_ENABLE_MCLK_INST : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of CDC_ENABLE_MCLK_INST : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of CDC_ENABLE_MCLK_INST : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Ext_Event_Valid_d1_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of Ext_Event_going_on_i_1 : label is "soft_lutpair139";
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \USE_MON_FIFO.async_fifo_inst\ : label is 0;
  attribute C_DATA_CNT_WIDTH : integer;
  attribute C_DATA_CNT_WIDTH of \USE_MON_FIFO.async_fifo_inst\ : label is 5;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of \USE_MON_FIFO.async_fifo_inst\ : label is 3;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \USE_MON_FIFO.async_fifo_inst\ : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \USE_MON_FIFO.async_fifo_inst\ : label is "zynq";
  attribute C_FIFO_DEPTH : integer;
  attribute C_FIFO_DEPTH of \USE_MON_FIFO.async_fifo_inst\ : label is 32;
  attribute C_FULL_FLAGS_RST : integer;
  attribute C_FULL_FLAGS_RST of \USE_MON_FIFO.async_fifo_inst\ : label is 1;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \USE_MON_FIFO.async_fifo_inst\ : label is 2;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \USE_MON_FIFO.async_fifo_inst\ : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \USE_MON_FIFO.async_fifo_inst\ : label is 1;
  attribute C_USE_BLOCKMEM : integer;
  attribute C_USE_BLOCKMEM of \USE_MON_FIFO.async_fifo_inst\ : label is 2;
  attribute C_USE_FWFT : integer;
  attribute C_USE_FWFT of \USE_MON_FIFO.async_fifo_inst\ : label is 1;
  attribute C_USE_XPM : integer;
  attribute C_USE_XPM of \USE_MON_FIFO.async_fifo_inst\ : label is 1;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \USE_MON_FIFO.async_fifo_inst\ : label is std.standard.true;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \USE_MON_FIFO.async_fifo_inst\ : label is 0;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \USE_MON_FIFO.async_fifo_inst\ : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \USE_MON_FIFO.async_fifo_inst\ : label is 5;
  attribute READ_MODE : integer;
  attribute READ_MODE of \USE_MON_FIFO.async_fifo_inst\ : label is 0;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \USE_MON_FIFO.async_fifo_inst\ : label is 5;
begin
CDC_ENABLE_MCLK_INST: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\
     port map (
      dest_clk => ext_clk_1,
      dest_out => core_resetn_mon,
      src_clk => '0',
      src_in => core_aresetn
    );
Ext_Event_Valid_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Ext_Event1_Sync_Data_Valid,
      I1 => rst_int_n,
      O => \USE_MON_FIFO.fifo_rd_en_reg_reg_0\
    );
Ext_Event_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0]\,
      I1 => rst_int_n,
      O => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0\
    );
Ext_Event_going_on_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0A0A0"
    )
        port map (
      I0 => Ext_Event_going_on,
      I1 => Ext_Event1_Sync_Data_Out(2),
      I2 => rst_int_n,
      I3 => Ext_Event1_Sync_Data_Out(1),
      I4 => Ext_Event1_Sync_Data_Valid,
      O => Ext_Event_going_on_reg
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(0),
      Q => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0]\,
      R => SR(0)
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(1),
      Q => Ext_Event1_Sync_Data_Out(1),
      R => SR(0)
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(2),
      Q => Ext_Event1_Sync_Data_Out(2),
      R => SR(0)
    );
\USE_MON_FIFO.async_fifo_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1\
     port map (
      Din(2 downto 0) => Din(2 downto 0),
      Dout(2 downto 0) => Fifo_Data_Out(2 downto 0),
      Empty => fifo_empty,
      Full => fifo_full,
      Rd_clk => core_aclk,
      Rd_en => fifo_rd_en,
      Wr_clk => ext_clk_1,
      Wr_en => fifo_wr_en,
      almost_empty => \NLW_USE_MON_FIFO.async_fifo_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_USE_MON_FIFO.async_fifo_inst_almost_full_UNCONNECTED\,
      fifo_rst => fifo_rst,
      rd_data_count(4 downto 0) => \NLW_USE_MON_FIFO.async_fifo_inst_rd_data_count_UNCONNECTED\(4 downto 0),
      wr_data_count(4 downto 0) => \NLW_USE_MON_FIFO.async_fifo_inst_wr_data_count_UNCONNECTED\(4 downto 0),
      wr_rst_busy => \NLW_USE_MON_FIFO.async_fifo_inst_wr_rst_busy_UNCONNECTED\
    );
\USE_MON_FIFO.async_fifo_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_full,
      O => fifo_wr_en
    );
\USE_MON_FIFO.async_fifo_inst_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_empty,
      O => fifo_rd_en
    );
\USE_MON_FIFO.async_fifo_inst_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ext_rstn_1,
      I1 => core_resetn_mon,
      O => fifo_rst
    );
\USE_MON_FIFO.fifo_rd_en_reg_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => fifo_rd_en,
      Q => Ext_Event1_Sync_Data_Valid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_advanced is
  port (
    Metrics_Cnt_Reset : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    trigger_in_ack : out STD_LOGIC;
    rvalid_reg : out STD_LOGIC;
    arready_i_reg : out STD_LOGIC;
    awready_i_reg : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_wready : out STD_LOGIC;
    \Count_Out_i_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \Beat_fifo_Wr_data_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Rd_Latency_Fifo_Wr_Data_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Beat_fifo_Wr_data_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_51_in : out STD_LOGIC;
    O175 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    F1_Wr_En : out STD_LOGIC;
    O176 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O178 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Ext_Trig_Metric_en_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    O180 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O181 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Ext_Trig_Metric_en_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O182 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O183 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Rd_Latency_Fifo_Wr_En_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    O184 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O187 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Beat_fifo_Wr_en_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    O188 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O189 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O190 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Ext_Trig_Metric_en_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O191 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O192 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O193 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O194 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O196 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O197 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    F1_Wr_Data : out STD_LOGIC;
    \rptr_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O244 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_51_in_0 : out STD_LOGIC;
    O246 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    F1_Wr_En_1 : out STD_LOGIC;
    O247 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O248 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Write_iss_going_on_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    O249 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O250 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Ext_Trig_Metric_en_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O251 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O252 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Ext_Trig_Metric_en_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O253 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O254 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Rd_Latency_Fifo_Wr_En_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O255 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O258 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Beat_fifo_Wr_en_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O259 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O260 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O261 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Ext_Trig_Metric_en_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O262 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O263 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O264 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O265 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O267 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O268 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    F1_Wr_Data_2 : out STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    slot_1_axi_aclk : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ext_clk_1 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    dout0_3 : in STD_LOGIC;
    dout0_4 : in STD_LOGIC;
    dout0_5 : in STD_LOGIC;
    dout0_6 : in STD_LOGIC;
    dout0_7 : in STD_LOGIC;
    slot_1_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_aclk : in STD_LOGIC;
    dout0_8 : in STD_LOGIC;
    dout0_9 : in STD_LOGIC;
    dout0_10 : in STD_LOGIC;
    dout0_11 : in STD_LOGIC;
    dout0_12 : in STD_LOGIC;
    slot_0_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ext_clk_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    trigger_in : in STD_LOGIC;
    ext_rstn_1 : in STD_LOGIC;
    ext_rstn_0 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_level_out_bus_d1_cdc_to_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_wlast : in STD_LOGIC;
    slot_1_axi_wvalid : in STD_LOGIC;
    slot_1_axi_wready : in STD_LOGIC;
    \dout_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dout_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[32]_2\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[32]_3\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_level_out_bus_d1_cdc_to_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_wlast : in STD_LOGIC;
    slot_0_axi_wvalid : in STD_LOGIC;
    slot_0_axi_wready : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    slot_1_axi_awvalid : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_arvalid : in STD_LOGIC;
    slot_1_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_rvalid : in STD_LOGIC;
    slot_1_axi_rready : in STD_LOGIC;
    slot_1_axi_bvalid : in STD_LOGIC;
    slot_1_axi_rlast : in STD_LOGIC;
    slot_1_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_bready : in STD_LOGIC;
    slot_0_axi_awvalid : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_arvalid : in STD_LOGIC;
    slot_0_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    slot_0_axi_bvalid : in STD_LOGIC;
    slot_0_axi_rlast : in STD_LOGIC;
    slot_0_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_bready : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_advanced;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_advanced is
  signal ARID_reg : STD_LOGIC;
  signal ARID_reg_8 : STD_LOGIC;
  signal Acc_OF_0 : STD_LOGIC;
  signal Acc_OF_1 : STD_LOGIC;
  signal Acc_OF_2 : STD_LOGIC;
  signal Addr_3downto0_is_0x4 : STD_LOGIC;
  signal Addr_3downto0_is_0xC : STD_LOGIC;
  signal Addr_7downto4_is_0x0 : STD_LOGIC;
  signal Addr_7downto4_is_0x1 : STD_LOGIC;
  signal Beat_fifo_Wr_en : STD_LOGIC;
  signal Beat_fifo_Wr_en_9 : STD_LOGIC;
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal Bus2IP_RdCE : STD_LOGIC;
  signal Carry_Out : STD_LOGIC;
  signal Control_Set_Rd_En : STD_LOGIC;
  signal Control_Set_Wr_En : STD_LOGIC;
  signal Count_Out_i : STD_LOGIC_VECTOR ( 32 to 32 );
  signal En_Id_Based_sync : STD_LOGIC;
  signal Enlog_Reg_Set_Rd_En : STD_LOGIC;
  signal Event_Log_Set_Rd_En : STD_LOGIC;
  signal Ext_Event_going_on : STD_LOGIC;
  signal Ext_Event_going_on_0 : STD_LOGIC;
  signal Ext_Trig_Metric_en : STD_LOGIC;
  signal Ext_Trig_Metric_en_7 : STD_LOGIC;
  signal External_Event_Cnt_En : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal F12_Rd_Vld : STD_LOGIC;
  signal F12_Rd_Vld_12 : STD_LOGIC;
  signal F1_Rd_Data : STD_LOGIC;
  signal F1_Rd_Data_20 : STD_LOGIC;
  signal \^f1_wr_en\ : STD_LOGIC;
  signal \^f1_wr_en_1\ : STD_LOGIC;
  signal F2_Rd_Data : STD_LOGIC;
  signal F2_Rd_Data_19 : STD_LOGIC;
  signal \F34_Rd_Vld_reg__0\ : STD_LOGIC;
  signal \F34_Rd_Vld_reg__0_13\ : STD_LOGIC;
  signal FBC1_Rd_Data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal FBC1_Rd_Data_4 : STD_LOGIC_VECTOR ( 34 downto 1 );
  signal FBC_Rd_Data : STD_LOGIC;
  signal FBC_Rd_Data_18 : STD_LOGIC;
  signal FBC_Rd_Vld : STD_LOGIC;
  signal FBC_Rd_Vld_16 : STD_LOGIC;
  signal \FBC_WR_BEAT_CNT/empty2__0\ : STD_LOGIC;
  signal \FBC_WR_BEAT_CNT/empty2__0_32\ : STD_LOGIC;
  signal FSWI1_Rd_Data : STD_LOGIC_VECTOR ( 0 to 0 );
  signal FSWI1_Rd_Data_3 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal FSWI_Rd_Data : STD_LOGIC;
  signal FSWI_Rd_Data_17 : STD_LOGIC;
  signal FSWI_Rd_Vld : STD_LOGIC;
  signal FSWI_Rd_Vld_10 : STD_LOGIC;
  signal FWL_Rd_Data : STD_LOGIC;
  signal FWL_Rd_Vld : STD_LOGIC;
  signal \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/Add_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/Add_in_Valid\ : STD_LOGIC;
  signal \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\ : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12\ : STD_LOGIC;
  signal \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/accumulate\ : STD_LOGIC;
  signal \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/incrementer_input_reg_val\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/Add_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/Add_in_Valid\ : STD_LOGIC;
  signal \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\ : STD_LOGIC_VECTOR ( 32 downto 15 );
  signal \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12\ : STD_LOGIC;
  signal \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/accumulate\ : STD_LOGIC;
  signal \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/incrementer_input_reg_val\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1_n_20\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_201\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_202\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_203\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_204\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_205\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_206\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_207\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_208\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_209\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_210\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_211\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_212\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_213\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_214\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_215\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_216\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_217\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_218\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_219\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_220\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_221\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_222\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_223\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_224\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_225\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_226\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_227\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_228\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_229\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_23\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_230\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_231\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_232\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_233\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_234\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_235\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_236\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_237\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_238\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_239\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_240\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_241\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_242\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_243\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_244\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_245\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_246\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_247\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_248\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_249\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_266\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_267\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_268\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_269\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_270\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_271\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_272\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_273\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_274\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_275\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_276\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_277\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_278\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_279\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_28\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_280\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_281\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_282\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_283\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_284\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_285\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_286\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_287\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_288\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_289\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_290\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_291\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_292\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_293\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_294\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_295\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_296\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_297\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_298\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_299\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_300\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_301\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_302\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_303\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_304\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_305\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_306\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_307\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_308\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_309\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_310\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_358\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_359\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_360\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_361\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_362\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_363\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_364\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_365\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_366\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_367\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_368\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_369\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_370\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_371\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_372\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_373\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_374\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_375\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_407\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_408\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_409\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_410\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_411\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_412\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_413\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_414\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_415\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_416\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_417\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_418\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_419\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_420\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_421\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_422\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_423\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_424\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_456\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_457\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_458\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_459\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_460\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_461\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_462\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_463\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_464\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_465\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_466\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_467\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_468\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_469\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_470\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_471\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_472\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_64\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_65\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_66\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_67\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_68\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_69\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_70\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_71\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_72\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_73\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_74\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_75\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_76\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_77\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_779\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_78\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_780\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_79\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_80\ : STD_LOGIC;
  signal \GEN_SLOT1.mon_fifo_ext_event1_inst_n_0\ : STD_LOGIC;
  signal \GEN_SLOT1.mon_fifo_ext_event1_inst_n_1\ : STD_LOGIC;
  signal \GEN_SLOT1.mon_fifo_ext_event1_inst_n_2\ : STD_LOGIC;
  signal Global_Clk_Cnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Global_Clk_Cnt_En_sync : STD_LOGIC;
  signal Global_Clk_Cnt_LSB_Rd_En : STD_LOGIC;
  signal Global_Clk_Cnt_MSB_Rd_En : STD_LOGIC;
  signal Global_Clk_Cnt_Reset_sync : STD_LOGIC;
  signal Global_Clk_Cnt_Set_Rd_En : STD_LOGIC;
  signal Global_Intr_En : STD_LOGIC;
  signal Global_Intr_En_i_1_n_0 : STD_LOGIC;
  signal ID2_Mask_Rd_En : STD_LOGIC;
  signal ID2_Mask_Wr_En : STD_LOGIC;
  signal ID_Mask_Rd_En : STD_LOGIC;
  signal ID_Mask_Wr_En : STD_LOGIC;
  signal IP2Bus_Data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IP2Bus_DataValid : STD_LOGIC;
  signal Incr_Reg_Set_Rd_En : STD_LOGIC;
  signal Incrementer_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Incrementer_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Incrementer_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Interval_Cnt_En : STD_LOGIC;
  signal Interval_Cnt_En0 : STD_LOGIC;
  signal Interval_Cnt_En_i_1_n_0 : STD_LOGIC;
  signal Interval_Cnt_Ld_i_1_n_0 : STD_LOGIC;
  signal Interval_Cnt_Ld_sync : STD_LOGIC;
  signal Intr_Reg_IER : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Intr_Reg_IER_Wr_En : STD_LOGIC;
  signal Intr_Reg_ISR : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal Intr_Reg_ISR_Wr_En : STD_LOGIC;
  signal Intr_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Sample_Reg_Rd_En : STD_LOGIC;
  signal Lat_Sample_Reg_Rd_En_d1 : STD_LOGIC;
  signal Latency_ID2_Rd_En : STD_LOGIC;
  signal Latency_ID2_Wr_En : STD_LOGIC;
  signal Latency_ID_Rd_En : STD_LOGIC;
  signal Latency_ID_Wr_En : STD_LOGIC;
  signal Metric_Cnt_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Metric_Cnt_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Metric_Cnt_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Metric_Cnt_Reg_Set_Rd_En : STD_LOGIC;
  signal Metric_Sel_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal Metric_Sel_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal Metric_Sel_2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal Metric_Sel_Reg_0_Rd_En : STD_LOGIC;
  signal Metric_Sel_Reg_0_Wr_En : STD_LOGIC;
  signal Metrics_Cnt_En : STD_LOGIC;
  signal Metrics_Cnt_En_Int : STD_LOGIC;
  signal Metrics_Cnt_En_Int_33 : STD_LOGIC;
  signal \^metrics_cnt_reset\ : STD_LOGIC;
  signal \Metrics_Cnt_Reset_Final__0\ : STD_LOGIC;
  signal Mst_Rd_Idle_Cnt_En : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Mst_Rd_Idle_Cnt_En0 : STD_LOGIC;
  signal Mst_Rd_Idle_Cnt_En0_29 : STD_LOGIC;
  signal Num_BValids_En : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Num_BValids_En0 : STD_LOGIC;
  signal Num_BValids_En0_27 : STD_LOGIC;
  signal Num_RLasts_En : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Num_RLasts_En0 : STD_LOGIC;
  signal Num_RLasts_En0_34 : STD_LOGIC;
  signal Range_Reg_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Range_Reg_0_CDC0 : STD_LOGIC;
  signal Range_Reg_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Range_Reg_1_CDC0 : STD_LOGIC;
  signal Range_Reg_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Range_Reg_2_CDC0 : STD_LOGIC;
  signal Rd_Add_Issue6_out : STD_LOGIC;
  signal Rd_Add_Issue6_out_26 : STD_LOGIC;
  signal Rd_En_sync : STD_LOGIC;
  signal Rd_Lat_End : STD_LOGIC;
  signal Rd_Lat_Start : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En2 : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En2_24 : STD_LOGIC;
  signal Rd_Latency_Fifo_Wr_En1 : STD_LOGIC;
  signal Rd_Latency_Fifo_Wr_En1_25 : STD_LOGIC;
  signal Read_Beat_Cnt_En1 : STD_LOGIC;
  signal Read_Beat_Cnt_En1_28 : STD_LOGIC;
  signal Read_Latency_En : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Reset_On_Sample_Int_Lapse_i_1_n_0 : STD_LOGIC;
  signal Reset_On_Sample_Int_Lapse_sync : STD_LOGIC;
  signal Rng_Reg_Set_Rd_En : STD_LOGIC;
  signal Rtrans_Cnt_En : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Rtrans_Cnt_En0 : STD_LOGIC;
  signal Rtrans_Cnt_En0_30 : STD_LOGIC;
  signal S0_Max_Read_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S0_Max_Write_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S0_Min_Read_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S0_Min_Write_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S0_Read_Byte_Cnt : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal S0_Read_Byte_Cnt_En : STD_LOGIC;
  signal S0_Read_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S0_S_Null_Byte_Cnt : STD_LOGIC_VECTOR ( 2 to 2 );
  signal S0_Write_Byte_Cnt : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal S0_Write_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S1_Max_Read_Latency : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal S1_Max_Write_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S1_Min_Read_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S1_Min_Write_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S1_Read_Byte_Cnt : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal S1_Read_Byte_Cnt_En : STD_LOGIC;
  signal S1_Read_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S1_S_Null_Byte_Cnt : STD_LOGIC_VECTOR ( 2 to 2 );
  signal S1_Write_Byte_Cnt : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal S1_Write_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Samp_Incr_Reg_Set_Rd_En : STD_LOGIC;
  signal Samp_Incrementer_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Samp_Incrementer_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Samp_Incrementer_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Samp_Metric_Cnt_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Samp_Metric_Cnt_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Samp_Metric_Cnt_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Samp_Metric_Cnt_Reg_Set_Rd_En : STD_LOGIC;
  signal \Sample_En__0\ : STD_LOGIC;
  signal Sample_Interval : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Sample_Interval_Cnt_Lapse : STD_LOGIC;
  signal Sample_Interval_i_reg_CDC0 : STD_LOGIC;
  signal Sample_Reg_Rd_En : STD_LOGIC;
  signal Sel_Reg_Set_Rd_En : STD_LOGIC;
  signal Slv_Wr_Idle_Cnt_En : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Status_Reg_Set_Rd_En : STD_LOGIC;
  signal Use_Ext_Trig : STD_LOGIC;
  signal Wr_Lat_End : STD_LOGIC;
  signal Wr_Lat_Start : STD_LOGIC;
  signal Write_Beat_Cnt_En : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Write_Latency_En : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Wtrans_Cnt_En : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Wtrans_Cnt_En0 : STD_LOGIC;
  signal Wtrans_Cnt_En0_31 : STD_LOGIC;
  signal axi_interface_inst_n_13 : STD_LOGIC;
  signal axi_interface_inst_n_15 : STD_LOGIC;
  signal axi_interface_inst_n_16 : STD_LOGIC;
  signal axi_interface_inst_n_17 : STD_LOGIC;
  signal axi_interface_inst_n_18 : STD_LOGIC;
  signal axi_interface_inst_n_19 : STD_LOGIC;
  signal axi_interface_inst_n_21 : STD_LOGIC;
  signal axi_interface_inst_n_22 : STD_LOGIC;
  signal axi_interface_inst_n_64 : STD_LOGIC;
  signal \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/Add_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/Add_in_Valid\ : STD_LOGIC;
  signal \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\ : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12\ : STD_LOGIC;
  signal \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/accumulate\ : STD_LOGIC;
  signal \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/incrementer_input_reg_val\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cdc_sync_inst1/p_0_in\ : STD_LOGIC;
  signal \cdc_sync_inst1/p_0_in0_in\ : STD_LOGIC;
  signal \cdc_sync_inst1/p_1_in\ : STD_LOGIC;
  signal \cdc_sync_inst1/p_in_d1_cdc_from_reg0\ : STD_LOGIC;
  signal \cdc_sync_inst1/s_out_re\ : STD_LOGIC;
  signal \cdc_sync_inst2/p_0_in\ : STD_LOGIC;
  signal \cdc_sync_inst2/p_0_in0_in\ : STD_LOGIC;
  signal \cdc_sync_inst2/p_1_in\ : STD_LOGIC;
  signal \cdc_sync_inst2/p_in_d1_cdc_from_reg0\ : STD_LOGIC;
  signal \cdc_sync_inst2/s_out_re\ : STD_LOGIC;
  signal \counter_inst/Overflow\ : STD_LOGIC;
  signal id_matched_return01_out : STD_LOGIC;
  signal id_matched_return01_out_23 : STD_LOGIC;
  signal id_matched_return07_out : STD_LOGIC;
  signal id_matched_return07_out_21 : STD_LOGIC;
  signal metric_calc_inst0_n_100 : STD_LOGIC;
  signal metric_calc_inst0_n_101 : STD_LOGIC;
  signal metric_calc_inst0_n_102 : STD_LOGIC;
  signal metric_calc_inst0_n_103 : STD_LOGIC;
  signal metric_calc_inst0_n_104 : STD_LOGIC;
  signal metric_calc_inst0_n_105 : STD_LOGIC;
  signal metric_calc_inst0_n_106 : STD_LOGIC;
  signal metric_calc_inst0_n_107 : STD_LOGIC;
  signal metric_calc_inst0_n_108 : STD_LOGIC;
  signal metric_calc_inst0_n_109 : STD_LOGIC;
  signal metric_calc_inst0_n_110 : STD_LOGIC;
  signal metric_calc_inst0_n_19 : STD_LOGIC;
  signal metric_calc_inst0_n_22 : STD_LOGIC;
  signal metric_calc_inst0_n_261 : STD_LOGIC;
  signal metric_calc_inst0_n_262 : STD_LOGIC;
  signal metric_calc_inst0_n_263 : STD_LOGIC;
  signal metric_calc_inst0_n_264 : STD_LOGIC;
  signal metric_calc_inst0_n_265 : STD_LOGIC;
  signal metric_calc_inst0_n_266 : STD_LOGIC;
  signal metric_calc_inst0_n_267 : STD_LOGIC;
  signal metric_calc_inst0_n_268 : STD_LOGIC;
  signal metric_calc_inst0_n_269 : STD_LOGIC;
  signal metric_calc_inst0_n_27 : STD_LOGIC;
  signal metric_calc_inst0_n_270 : STD_LOGIC;
  signal metric_calc_inst0_n_271 : STD_LOGIC;
  signal metric_calc_inst0_n_272 : STD_LOGIC;
  signal metric_calc_inst0_n_273 : STD_LOGIC;
  signal metric_calc_inst0_n_274 : STD_LOGIC;
  signal metric_calc_inst0_n_275 : STD_LOGIC;
  signal metric_calc_inst0_n_276 : STD_LOGIC;
  signal metric_calc_inst0_n_277 : STD_LOGIC;
  signal metric_calc_inst0_n_278 : STD_LOGIC;
  signal metric_calc_inst0_n_279 : STD_LOGIC;
  signal metric_calc_inst0_n_280 : STD_LOGIC;
  signal metric_calc_inst0_n_281 : STD_LOGIC;
  signal metric_calc_inst0_n_282 : STD_LOGIC;
  signal metric_calc_inst0_n_283 : STD_LOGIC;
  signal metric_calc_inst0_n_284 : STD_LOGIC;
  signal metric_calc_inst0_n_285 : STD_LOGIC;
  signal metric_calc_inst0_n_286 : STD_LOGIC;
  signal metric_calc_inst0_n_287 : STD_LOGIC;
  signal metric_calc_inst0_n_288 : STD_LOGIC;
  signal metric_calc_inst0_n_289 : STD_LOGIC;
  signal metric_calc_inst0_n_290 : STD_LOGIC;
  signal metric_calc_inst0_n_291 : STD_LOGIC;
  signal metric_calc_inst0_n_292 : STD_LOGIC;
  signal metric_calc_inst0_n_293 : STD_LOGIC;
  signal metric_calc_inst0_n_294 : STD_LOGIC;
  signal metric_calc_inst0_n_295 : STD_LOGIC;
  signal metric_calc_inst0_n_296 : STD_LOGIC;
  signal metric_calc_inst0_n_297 : STD_LOGIC;
  signal metric_calc_inst0_n_298 : STD_LOGIC;
  signal metric_calc_inst0_n_299 : STD_LOGIC;
  signal metric_calc_inst0_n_300 : STD_LOGIC;
  signal metric_calc_inst0_n_301 : STD_LOGIC;
  signal metric_calc_inst0_n_302 : STD_LOGIC;
  signal metric_calc_inst0_n_303 : STD_LOGIC;
  signal metric_calc_inst0_n_304 : STD_LOGIC;
  signal metric_calc_inst0_n_305 : STD_LOGIC;
  signal metric_calc_inst0_n_306 : STD_LOGIC;
  signal metric_calc_inst0_n_307 : STD_LOGIC;
  signal metric_calc_inst0_n_308 : STD_LOGIC;
  signal metric_calc_inst0_n_309 : STD_LOGIC;
  signal metric_calc_inst0_n_310 : STD_LOGIC;
  signal metric_calc_inst0_n_311 : STD_LOGIC;
  signal metric_calc_inst0_n_61 : STD_LOGIC;
  signal metric_calc_inst0_n_666 : STD_LOGIC;
  signal metric_calc_inst0_n_667 : STD_LOGIC;
  signal metric_calc_inst0_n_94 : STD_LOGIC;
  signal metric_calc_inst0_n_95 : STD_LOGIC;
  signal metric_calc_inst0_n_96 : STD_LOGIC;
  signal metric_calc_inst0_n_97 : STD_LOGIC;
  signal metric_calc_inst0_n_98 : STD_LOGIC;
  signal metric_calc_inst0_n_99 : STD_LOGIC;
  signal metric_counters_inst_n_10 : STD_LOGIC;
  signal metric_counters_inst_n_11 : STD_LOGIC;
  signal metric_counters_inst_n_12 : STD_LOGIC;
  signal metric_counters_inst_n_13 : STD_LOGIC;
  signal metric_counters_inst_n_14 : STD_LOGIC;
  signal metric_counters_inst_n_15 : STD_LOGIC;
  signal metric_counters_inst_n_16 : STD_LOGIC;
  signal metric_counters_inst_n_17 : STD_LOGIC;
  signal metric_counters_inst_n_18 : STD_LOGIC;
  signal metric_counters_inst_n_19 : STD_LOGIC;
  signal metric_counters_inst_n_20 : STD_LOGIC;
  signal metric_counters_inst_n_21 : STD_LOGIC;
  signal metric_counters_inst_n_22 : STD_LOGIC;
  signal metric_counters_inst_n_23 : STD_LOGIC;
  signal metric_counters_inst_n_24 : STD_LOGIC;
  signal metric_counters_inst_n_25 : STD_LOGIC;
  signal metric_counters_inst_n_26 : STD_LOGIC;
  signal metric_counters_inst_n_27 : STD_LOGIC;
  signal metric_counters_inst_n_28 : STD_LOGIC;
  signal metric_counters_inst_n_29 : STD_LOGIC;
  signal metric_counters_inst_n_3 : STD_LOGIC;
  signal metric_counters_inst_n_30 : STD_LOGIC;
  signal metric_counters_inst_n_31 : STD_LOGIC;
  signal metric_counters_inst_n_32 : STD_LOGIC;
  signal metric_counters_inst_n_33 : STD_LOGIC;
  signal metric_counters_inst_n_34 : STD_LOGIC;
  signal metric_counters_inst_n_35 : STD_LOGIC;
  signal metric_counters_inst_n_36 : STD_LOGIC;
  signal metric_counters_inst_n_37 : STD_LOGIC;
  signal metric_counters_inst_n_38 : STD_LOGIC;
  signal metric_counters_inst_n_39 : STD_LOGIC;
  signal metric_counters_inst_n_40 : STD_LOGIC;
  signal metric_counters_inst_n_41 : STD_LOGIC;
  signal metric_counters_inst_n_42 : STD_LOGIC;
  signal metric_counters_inst_n_43 : STD_LOGIC;
  signal metric_counters_inst_n_44 : STD_LOGIC;
  signal metric_counters_inst_n_45 : STD_LOGIC;
  signal metric_counters_inst_n_46 : STD_LOGIC;
  signal metric_counters_inst_n_47 : STD_LOGIC;
  signal metric_counters_inst_n_48 : STD_LOGIC;
  signal metric_counters_inst_n_49 : STD_LOGIC;
  signal metric_counters_inst_n_5 : STD_LOGIC;
  signal metric_counters_inst_n_50 : STD_LOGIC;
  signal metric_counters_inst_n_51 : STD_LOGIC;
  signal metric_counters_inst_n_52 : STD_LOGIC;
  signal metric_counters_inst_n_53 : STD_LOGIC;
  signal metric_counters_inst_n_54 : STD_LOGIC;
  signal metric_counters_inst_n_55 : STD_LOGIC;
  signal metric_counters_inst_n_56 : STD_LOGIC;
  signal metric_counters_inst_n_7 : STD_LOGIC;
  signal metric_counters_inst_n_9 : STD_LOGIC;
  signal mon_fifo_ext_event0_inst_n_0 : STD_LOGIC;
  signal mon_fifo_ext_event0_inst_n_1 : STD_LOGIC;
  signal mon_fifo_ext_event0_inst_n_2 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_46_in_15 : STD_LOGIC;
  signal \^p_51_in\ : STD_LOGIC;
  signal \^p_51_in_0\ : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_54_in_2 : STD_LOGIC;
  signal register_module_inst_n_124 : STD_LOGIC;
  signal register_module_inst_n_125 : STD_LOGIC;
  signal register_module_inst_n_130 : STD_LOGIC;
  signal register_module_inst_n_131 : STD_LOGIC;
  signal register_module_inst_n_132 : STD_LOGIC;
  signal register_module_inst_n_165 : STD_LOGIC;
  signal register_module_inst_n_198 : STD_LOGIC;
  signal register_module_inst_n_231 : STD_LOGIC;
  signal register_module_inst_n_232 : STD_LOGIC;
  signal register_module_inst_n_233 : STD_LOGIC;
  signal register_module_inst_n_234 : STD_LOGIC;
  signal register_module_inst_n_235 : STD_LOGIC;
  signal register_module_inst_n_236 : STD_LOGIC;
  signal register_module_inst_n_237 : STD_LOGIC;
  signal register_module_inst_n_238 : STD_LOGIC;
  signal register_module_inst_n_239 : STD_LOGIC;
  signal register_module_inst_n_240 : STD_LOGIC;
  signal register_module_inst_n_241 : STD_LOGIC;
  signal register_module_inst_n_242 : STD_LOGIC;
  signal register_module_inst_n_243 : STD_LOGIC;
  signal register_module_inst_n_246 : STD_LOGIC;
  signal register_module_inst_n_248 : STD_LOGIC;
  signal register_module_inst_n_250 : STD_LOGIC;
  signal register_module_inst_n_251 : STD_LOGIC;
  signal register_module_inst_n_252 : STD_LOGIC;
  signal register_module_inst_n_253 : STD_LOGIC;
  signal register_module_inst_n_254 : STD_LOGIC;
  signal register_module_inst_n_255 : STD_LOGIC;
  signal register_module_inst_n_256 : STD_LOGIC;
  signal register_module_inst_n_257 : STD_LOGIC;
  signal register_module_inst_n_258 : STD_LOGIC;
  signal register_module_inst_n_259 : STD_LOGIC;
  signal register_module_inst_n_260 : STD_LOGIC;
  signal register_module_inst_n_261 : STD_LOGIC;
  signal register_module_inst_n_262 : STD_LOGIC;
  signal register_module_inst_n_263 : STD_LOGIC;
  signal register_module_inst_n_264 : STD_LOGIC;
  signal register_module_inst_n_265 : STD_LOGIC;
  signal register_module_inst_n_266 : STD_LOGIC;
  signal register_module_inst_n_267 : STD_LOGIC;
  signal register_module_inst_n_268 : STD_LOGIC;
  signal register_module_inst_n_27 : STD_LOGIC;
  signal register_module_inst_n_43 : STD_LOGIC;
  signal register_module_inst_n_59 : STD_LOGIC;
  signal register_module_inst_n_60 : STD_LOGIC;
  signal register_module_inst_n_61 : STD_LOGIC;
  signal register_module_inst_n_62 : STD_LOGIC;
  signal rid_match_reg : STD_LOGIC;
  signal rid_match_reg_14 : STD_LOGIC;
  signal rst_int_n : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rst_int_n : signal is "300";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rst_int_n : signal is "found";
  signal rst_int_n_1 : STD_LOGIC;
  attribute MAX_FANOUT of rst_int_n_1 : signal is "300";
  attribute RTL_MAX_FANOUT of rst_int_n_1 : signal is "found";
  signal \^rvalid_reg\ : STD_LOGIC;
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trigger_in_sync : STD_LOGIC;
  signal update_max_Wr_Lat : STD_LOGIC;
  signal update_max_Wr_Lat_6 : STD_LOGIC;
  signal \update_max_Wr_Lat_i_1__0_n_0\ : STD_LOGIC;
  signal update_max_Wr_Lat_i_1_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat : STD_LOGIC;
  signal update_min_Wr_Lat_5 : STD_LOGIC;
  signal \update_min_Wr_Lat_i_1__0_n_0\ : STD_LOGIC;
  signal update_min_Wr_Lat_i_1_n_0 : STD_LOGIC;
  signal wid_match_reg : STD_LOGIC;
  signal wid_match_reg_11 : STD_LOGIC;
  signal \wid_match_reg_i_1__0_n_0\ : STD_LOGIC;
  signal wid_match_reg_i_1_n_0 : STD_LOGIC;
  signal wr_latency_start : STD_LOGIC;
  signal wr_latency_start_22 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Interval_Cnt_Ld_i_1 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of Reset_On_Sample_Int_Lapse_i_1 : label is "soft_lutpair345";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of trigger_in_ack_r_reg : label is "no";
  attribute SOFT_HLUTNM of update_max_Wr_Lat_i_1 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \update_max_Wr_Lat_i_1__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of update_min_Wr_Lat_i_1 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \update_min_Wr_Lat_i_1__0\ : label is "soft_lutpair344";
begin
  F1_Wr_En <= \^f1_wr_en\;
  F1_Wr_En_1 <= \^f1_wr_en_1\;
  Metrics_Cnt_Reset <= \^metrics_cnt_reset\;
  p_0_in <= \^p_0_in\;
  p_51_in <= \^p_51_in\;
  p_51_in_0 <= \^p_51_in_0\;
  rvalid_reg <= \^rvalid_reg\;
\GEN_MUX_N_CNT.Add_in_Valid_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FSWI_Rd_Vld,
      I1 => FSWI_Rd_Data,
      O => Slv_Wr_Idle_Cnt_En(1)
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FSWI_Rd_Vld_10,
      I1 => FSWI_Rd_Data_17,
      O => Slv_Wr_Idle_Cnt_En(0)
    );
\GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_samp_intl_cnt
     port map (
      \Count_Out_i_reg[0]\ => register_module_inst_n_61,
      \Count_Out_i_reg[32]\ => register_module_inst_n_60,
      Interval_Cnt_Ld_sync => Interval_Cnt_Ld_sync,
      O(0) => Count_Out_i(32),
      Overflow => \counter_inst/Overflow\,
      SR(0) => \^p_0_in\,
      Sample_Interval(31 downto 0) => Sample_Interval(31 downto 0),
      Sample_Interval_Cnt_Lapse => Sample_Interval_Cnt_Lapse,
      core_aclk => core_aclk
    );
\GEN_SLOT1.ext_calc_inst1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc__xdcDup__1\
     port map (
      Ext_Event_Valid_d1_reg_0 => \GEN_SLOT1.mon_fifo_ext_event1_inst_n_1\,
      Ext_Event_d1_reg_0 => \GEN_SLOT1.mon_fifo_ext_event1_inst_n_2\,
      Ext_Event_going_on => Ext_Event_going_on,
      Ext_Event_going_on_reg_0 => \GEN_SLOT1.mon_fifo_ext_event1_inst_n_0\,
      External_Event_Cnt_En(0) => External_Event_Cnt_En(1),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Metrics_Cnt_Reset => \^metrics_cnt_reset\,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      rst_int_n => rst_int_n
    );
\GEN_SLOT1.metric_calc_inst1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc__xdcDup__1\
     port map (
      ARID_reg => ARID_reg,
      \Beat_fifo_Wr_data_reg[63]_0\(63 downto 0) => \Beat_fifo_Wr_data_reg[63]\(63 downto 0),
      Beat_fifo_Wr_en => Beat_fifo_Wr_en,
      Beat_fifo_Wr_en_reg_0(0) => Beat_fifo_Wr_en_reg(0),
      \Count_Out_i_reg[0]\(0) => register_module_inst_n_43,
      D(30 downto 0) => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/incrementer_input_reg_val\(31 downto 1),
      E(0) => p_46_in,
      En_Id_Based => En_Id_Based_sync,
      Ext_Trig_Metric_en => Ext_Trig_Metric_en,
      Ext_Trig_Metric_en_reg_0(0) => Ext_Trig_Metric_en_reg(0),
      Ext_Trig_Metric_en_reg_1(0) => Ext_Trig_Metric_en_reg_0(0),
      Ext_Trig_Metric_en_reg_2(0) => Ext_Trig_Metric_en_reg_1(0),
      F12_Rd_Vld => F12_Rd_Vld,
      F1_Rd_Data => F1_Rd_Data,
      F1_Wr_Data => F1_Wr_Data,
      F2_Rd_Data => F2_Rd_Data,
      \F34_Rd_Vld_reg__0\ => \F34_Rd_Vld_reg__0\,
      FBC_Rd_Data => FBC_Rd_Data,
      FBC_Rd_Vld => FBC_Rd_Vld,
      FBC_Rd_Vld_0 => FBC_Rd_Vld_16,
      FBC_Rd_Vld_reg_0 => \GEN_SLOT1.metric_calc_inst1_n_64\,
      FBC_Rd_Vld_reg_1 => \GEN_SLOT1.metric_calc_inst1_n_65\,
      FBC_Rd_Vld_reg_10 => \GEN_SLOT1.metric_calc_inst1_n_74\,
      FBC_Rd_Vld_reg_11 => \GEN_SLOT1.metric_calc_inst1_n_75\,
      FBC_Rd_Vld_reg_12 => \GEN_SLOT1.metric_calc_inst1_n_76\,
      FBC_Rd_Vld_reg_13 => \GEN_SLOT1.metric_calc_inst1_n_77\,
      FBC_Rd_Vld_reg_14 => \GEN_SLOT1.metric_calc_inst1_n_78\,
      FBC_Rd_Vld_reg_15 => \GEN_SLOT1.metric_calc_inst1_n_79\,
      FBC_Rd_Vld_reg_2 => \GEN_SLOT1.metric_calc_inst1_n_66\,
      FBC_Rd_Vld_reg_3 => \GEN_SLOT1.metric_calc_inst1_n_67\,
      FBC_Rd_Vld_reg_4 => \GEN_SLOT1.metric_calc_inst1_n_68\,
      FBC_Rd_Vld_reg_5 => \GEN_SLOT1.metric_calc_inst1_n_69\,
      FBC_Rd_Vld_reg_6 => \GEN_SLOT1.metric_calc_inst1_n_70\,
      FBC_Rd_Vld_reg_7 => \GEN_SLOT1.metric_calc_inst1_n_71\,
      FBC_Rd_Vld_reg_8 => \GEN_SLOT1.metric_calc_inst1_n_72\,
      FBC_Rd_Vld_reg_9 => \GEN_SLOT1.metric_calc_inst1_n_73\,
      FSWI_Rd_Data => FSWI_Rd_Data,
      FSWI_Rd_Vld => FSWI_Rd_Vld,
      FSWI_Rd_Vld_1 => FSWI_Rd_Vld_10,
      FSWI_Rd_Vld_reg_0 => \GEN_SLOT1.metric_calc_inst1_n_80\,
      FSWI_Rd_Vld_reg_1 => \GEN_SLOT1.metric_calc_inst1_n_358\,
      FSWI_Rd_Vld_reg_10 => \GEN_SLOT1.metric_calc_inst1_n_367\,
      FSWI_Rd_Vld_reg_11 => \GEN_SLOT1.metric_calc_inst1_n_368\,
      FSWI_Rd_Vld_reg_12 => \GEN_SLOT1.metric_calc_inst1_n_369\,
      FSWI_Rd_Vld_reg_13 => \GEN_SLOT1.metric_calc_inst1_n_370\,
      FSWI_Rd_Vld_reg_14 => \GEN_SLOT1.metric_calc_inst1_n_371\,
      FSWI_Rd_Vld_reg_15 => \GEN_SLOT1.metric_calc_inst1_n_372\,
      FSWI_Rd_Vld_reg_16 => \GEN_SLOT1.metric_calc_inst1_n_373\,
      FSWI_Rd_Vld_reg_17 => \GEN_SLOT1.metric_calc_inst1_n_407\,
      FSWI_Rd_Vld_reg_18 => \GEN_SLOT1.metric_calc_inst1_n_408\,
      FSWI_Rd_Vld_reg_19 => \GEN_SLOT1.metric_calc_inst1_n_409\,
      FSWI_Rd_Vld_reg_2 => \GEN_SLOT1.metric_calc_inst1_n_359\,
      FSWI_Rd_Vld_reg_20 => \GEN_SLOT1.metric_calc_inst1_n_410\,
      FSWI_Rd_Vld_reg_21 => \GEN_SLOT1.metric_calc_inst1_n_411\,
      FSWI_Rd_Vld_reg_22 => \GEN_SLOT1.metric_calc_inst1_n_412\,
      FSWI_Rd_Vld_reg_23 => \GEN_SLOT1.metric_calc_inst1_n_413\,
      FSWI_Rd_Vld_reg_24 => \GEN_SLOT1.metric_calc_inst1_n_414\,
      FSWI_Rd_Vld_reg_25 => \GEN_SLOT1.metric_calc_inst1_n_415\,
      FSWI_Rd_Vld_reg_26 => \GEN_SLOT1.metric_calc_inst1_n_416\,
      FSWI_Rd_Vld_reg_27 => \GEN_SLOT1.metric_calc_inst1_n_417\,
      FSWI_Rd_Vld_reg_28 => \GEN_SLOT1.metric_calc_inst1_n_418\,
      FSWI_Rd_Vld_reg_29 => \GEN_SLOT1.metric_calc_inst1_n_419\,
      FSWI_Rd_Vld_reg_3 => \GEN_SLOT1.metric_calc_inst1_n_360\,
      FSWI_Rd_Vld_reg_30 => \GEN_SLOT1.metric_calc_inst1_n_420\,
      FSWI_Rd_Vld_reg_31 => \GEN_SLOT1.metric_calc_inst1_n_421\,
      FSWI_Rd_Vld_reg_32 => \GEN_SLOT1.metric_calc_inst1_n_422\,
      FSWI_Rd_Vld_reg_33 => \GEN_SLOT1.metric_calc_inst1_n_456\,
      FSWI_Rd_Vld_reg_34 => \GEN_SLOT1.metric_calc_inst1_n_457\,
      FSWI_Rd_Vld_reg_35 => \GEN_SLOT1.metric_calc_inst1_n_458\,
      FSWI_Rd_Vld_reg_36 => \GEN_SLOT1.metric_calc_inst1_n_459\,
      FSWI_Rd_Vld_reg_37 => \GEN_SLOT1.metric_calc_inst1_n_460\,
      FSWI_Rd_Vld_reg_38 => \GEN_SLOT1.metric_calc_inst1_n_461\,
      FSWI_Rd_Vld_reg_39 => \GEN_SLOT1.metric_calc_inst1_n_462\,
      FSWI_Rd_Vld_reg_4 => \GEN_SLOT1.metric_calc_inst1_n_361\,
      FSWI_Rd_Vld_reg_40 => \GEN_SLOT1.metric_calc_inst1_n_463\,
      FSWI_Rd_Vld_reg_41 => \GEN_SLOT1.metric_calc_inst1_n_464\,
      FSWI_Rd_Vld_reg_42 => \GEN_SLOT1.metric_calc_inst1_n_465\,
      FSWI_Rd_Vld_reg_43 => \GEN_SLOT1.metric_calc_inst1_n_466\,
      FSWI_Rd_Vld_reg_44 => \GEN_SLOT1.metric_calc_inst1_n_467\,
      FSWI_Rd_Vld_reg_45 => \GEN_SLOT1.metric_calc_inst1_n_468\,
      FSWI_Rd_Vld_reg_46 => \GEN_SLOT1.metric_calc_inst1_n_469\,
      FSWI_Rd_Vld_reg_47 => \GEN_SLOT1.metric_calc_inst1_n_470\,
      FSWI_Rd_Vld_reg_48 => \GEN_SLOT1.metric_calc_inst1_n_471\,
      FSWI_Rd_Vld_reg_5 => \GEN_SLOT1.metric_calc_inst1_n_362\,
      FSWI_Rd_Vld_reg_6 => \GEN_SLOT1.metric_calc_inst1_n_363\,
      FSWI_Rd_Vld_reg_7 => \GEN_SLOT1.metric_calc_inst1_n_364\,
      FSWI_Rd_Vld_reg_8 => \GEN_SLOT1.metric_calc_inst1_n_365\,
      FSWI_Rd_Vld_reg_9 => \GEN_SLOT1.metric_calc_inst1_n_366\,
      FWL_Rd_Data => FWL_Rd_Data,
      FWL_Rd_Vld => FWL_Rd_Vld,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0\ => \GEN_SLOT1.metric_calc_inst1_n_374\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_1\ => \GEN_SLOT1.metric_calc_inst1_n_423\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_2\ => \GEN_SLOT1.metric_calc_inst1_n_472\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(15 downto 2) => S1_Read_Byte_Cnt(16 downto 3),
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(1 downto 0) => S1_Read_Byte_Cnt(1 downto 0),
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_0\ => \GEN_SLOT1.metric_calc_inst1_n_310\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_1\ => \GEN_SLOT1.metric_calc_inst1_n_375\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_2\ => \GEN_SLOT1.metric_calc_inst1_n_424\,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\ => \GEN_SLOT1.metric_calc_inst1_n_248\,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]\ => \GEN_SLOT1.metric_calc_inst1_n_246\,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]\ => \GEN_SLOT1.metric_calc_inst1_n_247\,
      \GEN_MUX_N_CNT.Add_in[0]_i_5__1\(0) => S0_Read_Byte_Cnt(0),
      \GEN_MUX_N_CNT.Add_in[1]_i_4\ => register_module_inst_n_256,
      \GEN_MUX_N_CNT.Add_in[1]_i_4_0\ => register_module_inst_n_232,
      \GEN_MUX_N_CNT.Add_in[1]_i_4__0\ => register_module_inst_n_262,
      \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0\ => register_module_inst_n_233,
      \GEN_MUX_N_CNT.Add_in[1]_i_4__1\ => register_module_inst_n_268,
      \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\ => register_module_inst_n_234,
      \GEN_MUX_N_CNT.Add_in_Valid_i_17\(0) => Write_Latency_En(0),
      \GEN_MUX_N_CNT.Add_in_reg[17]\ => metric_calc_inst0_n_267,
      \GEN_MUX_N_CNT.Add_in_reg[17]_0\ => metric_calc_inst0_n_268,
      \GEN_MUX_N_CNT.Add_in_reg[17]_1\ => metric_calc_inst0_n_269,
      \GEN_MUX_N_CNT.Add_in_reg[18]\ => metric_calc_inst0_n_270,
      \GEN_MUX_N_CNT.Add_in_reg[18]_0\ => metric_calc_inst0_n_271,
      \GEN_MUX_N_CNT.Add_in_reg[18]_1\ => metric_calc_inst0_n_272,
      \GEN_MUX_N_CNT.Add_in_reg[19]\ => metric_calc_inst0_n_273,
      \GEN_MUX_N_CNT.Add_in_reg[19]_0\ => metric_calc_inst0_n_274,
      \GEN_MUX_N_CNT.Add_in_reg[19]_1\ => metric_calc_inst0_n_275,
      \GEN_MUX_N_CNT.Add_in_reg[20]\ => metric_calc_inst0_n_276,
      \GEN_MUX_N_CNT.Add_in_reg[20]_0\ => metric_calc_inst0_n_277,
      \GEN_MUX_N_CNT.Add_in_reg[20]_1\ => metric_calc_inst0_n_278,
      \GEN_MUX_N_CNT.Add_in_reg[21]\ => metric_calc_inst0_n_279,
      \GEN_MUX_N_CNT.Add_in_reg[21]_0\ => metric_calc_inst0_n_280,
      \GEN_MUX_N_CNT.Add_in_reg[21]_1\ => metric_calc_inst0_n_281,
      \GEN_MUX_N_CNT.Add_in_reg[22]\ => metric_calc_inst0_n_282,
      \GEN_MUX_N_CNT.Add_in_reg[22]_0\ => metric_calc_inst0_n_283,
      \GEN_MUX_N_CNT.Add_in_reg[22]_1\ => metric_calc_inst0_n_284,
      \GEN_MUX_N_CNT.Add_in_reg[23]\ => metric_calc_inst0_n_285,
      \GEN_MUX_N_CNT.Add_in_reg[23]_0\ => metric_calc_inst0_n_286,
      \GEN_MUX_N_CNT.Add_in_reg[23]_1\ => metric_calc_inst0_n_287,
      \GEN_MUX_N_CNT.Add_in_reg[24]\ => metric_calc_inst0_n_288,
      \GEN_MUX_N_CNT.Add_in_reg[24]_0\ => metric_calc_inst0_n_289,
      \GEN_MUX_N_CNT.Add_in_reg[24]_1\ => metric_calc_inst0_n_290,
      \GEN_MUX_N_CNT.Add_in_reg[25]\ => metric_calc_inst0_n_291,
      \GEN_MUX_N_CNT.Add_in_reg[25]_0\ => metric_calc_inst0_n_292,
      \GEN_MUX_N_CNT.Add_in_reg[25]_1\ => metric_calc_inst0_n_293,
      \GEN_MUX_N_CNT.Add_in_reg[26]\ => metric_calc_inst0_n_294,
      \GEN_MUX_N_CNT.Add_in_reg[26]_0\ => metric_calc_inst0_n_295,
      \GEN_MUX_N_CNT.Add_in_reg[26]_1\ => metric_calc_inst0_n_296,
      \GEN_MUX_N_CNT.Add_in_reg[27]\ => metric_calc_inst0_n_297,
      \GEN_MUX_N_CNT.Add_in_reg[27]_0\ => metric_calc_inst0_n_298,
      \GEN_MUX_N_CNT.Add_in_reg[27]_1\ => metric_calc_inst0_n_299,
      \GEN_MUX_N_CNT.Add_in_reg[28]\ => metric_calc_inst0_n_300,
      \GEN_MUX_N_CNT.Add_in_reg[28]_0\ => metric_calc_inst0_n_301,
      \GEN_MUX_N_CNT.Add_in_reg[28]_1\ => metric_calc_inst0_n_302,
      \GEN_MUX_N_CNT.Add_in_reg[29]\ => metric_calc_inst0_n_303,
      \GEN_MUX_N_CNT.Add_in_reg[29]_0\ => metric_calc_inst0_n_304,
      \GEN_MUX_N_CNT.Add_in_reg[29]_1\ => metric_calc_inst0_n_305,
      \GEN_MUX_N_CNT.Add_in_reg[2]\ => register_module_inst_n_252,
      \GEN_MUX_N_CNT.Add_in_reg[2]_0\ => register_module_inst_n_258,
      \GEN_MUX_N_CNT.Add_in_reg[2]_1\ => register_module_inst_n_264,
      \GEN_MUX_N_CNT.Add_in_reg[30]\ => metric_calc_inst0_n_306,
      \GEN_MUX_N_CNT.Add_in_reg[30]_0\ => metric_calc_inst0_n_307,
      \GEN_MUX_N_CNT.Add_in_reg[30]_1\ => metric_calc_inst0_n_308,
      \GEN_MUX_N_CNT.Add_in_reg[31]\(14 downto 0) => S0_Read_Latency(31 downto 17),
      \GEN_MUX_N_CNT.Add_in_reg[31]_0\ => register_module_inst_n_237,
      \GEN_MUX_N_CNT.Add_in_reg[31]_1\ => register_module_inst_n_251,
      \GEN_MUX_N_CNT.Add_in_reg[31]_2\ => register_module_inst_n_240,
      \GEN_MUX_N_CNT.Add_in_reg[31]_3\ => register_module_inst_n_257,
      \GEN_MUX_N_CNT.Add_in_reg[31]_4\ => register_module_inst_n_243,
      \GEN_MUX_N_CNT.Add_in_reg[31]_5\ => register_module_inst_n_263,
      \GEN_MUX_N_CNT.Add_in_reg[31]_6\ => metric_calc_inst0_n_309,
      \GEN_MUX_N_CNT.Add_in_reg[31]_7\ => metric_calc_inst0_n_310,
      \GEN_MUX_N_CNT.Add_in_reg[31]_8\ => metric_calc_inst0_n_311,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\ => register_module_inst_n_253,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(30 downto 0) => FBC1_Rd_Data_4(31 downto 1),
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\ => register_module_inst_n_254,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10\ => register_module_inst_n_266,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11\ => register_module_inst_n_231,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12\ => register_module_inst_n_267,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2\ => register_module_inst_n_165,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3\(30 downto 0) => FSWI1_Rd_Data_3(31 downto 1),
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4\ => register_module_inst_n_255,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5\ => register_module_inst_n_259,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6\ => register_module_inst_n_260,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7\ => register_module_inst_n_198,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8\ => register_module_inst_n_261,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9\ => register_module_inst_n_265,
      \Max_Read_Latency_Int_reg[16]_0\(15 downto 2) => S1_Max_Read_Latency(16 downto 3),
      \Max_Read_Latency_Int_reg[16]_0\(1 downto 0) => S1_Max_Read_Latency(1 downto 0),
      \Max_Write_Latency_Int_reg[31]_0\(31 downto 0) => S1_Max_Write_Latency(31 downto 0),
      Metric_Sel_0(1) => Metric_Sel_0(5),
      Metric_Sel_0(0) => Metric_Sel_0(0),
      Metric_Sel_1(1) => Metric_Sel_1(5),
      Metric_Sel_1(0) => Metric_Sel_1(0),
      Metric_Sel_2(1) => Metric_Sel_2(5),
      Metric_Sel_2(0) => Metric_Sel_2(0),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Metrics_Cnt_En_Int => Metrics_Cnt_En_Int_33,
      Metrics_Cnt_Reset => \^metrics_cnt_reset\,
      \Min_Read_Latency_Int_reg[31]_0\(31 downto 0) => S1_Min_Read_Latency(31 downto 0),
      \Min_Write_Latency_Int_reg[31]_0\(31 downto 0) => S1_Min_Write_Latency(31 downto 0),
      Mst_Rd_Idle_Cnt_En(0) => Mst_Rd_Idle_Cnt_En(1),
      Mst_Rd_Idle_Cnt_En0 => Mst_Rd_Idle_Cnt_En0_29,
      No_Rd_Ready_reg_0 => \GEN_SLOT1.metric_calc_inst1_n_28\,
      Num_BValids_En(0) => Num_BValids_En(1),
      Num_BValids_En0 => Num_BValids_En0_27,
      Num_RLasts_En(0) => Num_RLasts_En(1),
      Num_RLasts_En0 => Num_RLasts_En0_34,
      O220 => \GEN_SLOT1.metric_calc_inst1_n_779\,
      O221 => \GEN_SLOT1.metric_calc_inst1_n_780\,
      Q(32 downto 0) => Q(32 downto 0),
      Rd_Add_Issue6_out => Rd_Add_Issue6_out_26,
      Rd_Add_Issue_reg_0 => \GEN_SLOT1.metric_calc_inst1_n_23\,
      Rd_Lat_End => Rd_Lat_End,
      Rd_Lat_Start => Rd_Lat_Start,
      Rd_Latency_Fifo_Rd_En2 => Rd_Latency_Fifo_Rd_En2_24,
      \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(32 downto 0) => \Rd_Latency_Fifo_Wr_Data_reg[32]\(32 downto 0),
      \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0) => Rd_Latency_Fifo_Wr_En1_25,
      Rd_Latency_Fifo_Wr_En_reg_0(0) => Rd_Latency_Fifo_Wr_En_reg(0),
      Read_Beat_Cnt_En1 => Read_Beat_Cnt_En1_28,
      Read_Latency_En(0) => Read_Latency_En(1),
      \Read_Latency_Int_reg[17]_0\ => \GEN_SLOT1.metric_calc_inst1_n_249\,
      \Read_Latency_Int_reg[17]_1\ => \GEN_SLOT1.metric_calc_inst1_n_266\,
      \Read_Latency_Int_reg[17]_2\ => \GEN_SLOT1.metric_calc_inst1_n_267\,
      \Read_Latency_Int_reg[18]_0\ => \GEN_SLOT1.metric_calc_inst1_n_268\,
      \Read_Latency_Int_reg[18]_1\ => \GEN_SLOT1.metric_calc_inst1_n_269\,
      \Read_Latency_Int_reg[18]_2\ => \GEN_SLOT1.metric_calc_inst1_n_270\,
      \Read_Latency_Int_reg[19]_0\ => \GEN_SLOT1.metric_calc_inst1_n_271\,
      \Read_Latency_Int_reg[19]_1\ => \GEN_SLOT1.metric_calc_inst1_n_272\,
      \Read_Latency_Int_reg[19]_2\ => \GEN_SLOT1.metric_calc_inst1_n_273\,
      \Read_Latency_Int_reg[20]_0\ => \GEN_SLOT1.metric_calc_inst1_n_274\,
      \Read_Latency_Int_reg[20]_1\ => \GEN_SLOT1.metric_calc_inst1_n_275\,
      \Read_Latency_Int_reg[20]_2\ => \GEN_SLOT1.metric_calc_inst1_n_276\,
      \Read_Latency_Int_reg[21]_0\ => \GEN_SLOT1.metric_calc_inst1_n_277\,
      \Read_Latency_Int_reg[21]_1\ => \GEN_SLOT1.metric_calc_inst1_n_278\,
      \Read_Latency_Int_reg[21]_2\ => \GEN_SLOT1.metric_calc_inst1_n_279\,
      \Read_Latency_Int_reg[22]_0\ => \GEN_SLOT1.metric_calc_inst1_n_280\,
      \Read_Latency_Int_reg[22]_1\ => \GEN_SLOT1.metric_calc_inst1_n_281\,
      \Read_Latency_Int_reg[22]_2\ => \GEN_SLOT1.metric_calc_inst1_n_282\,
      \Read_Latency_Int_reg[23]_0\ => \GEN_SLOT1.metric_calc_inst1_n_283\,
      \Read_Latency_Int_reg[23]_1\ => \GEN_SLOT1.metric_calc_inst1_n_284\,
      \Read_Latency_Int_reg[23]_2\ => \GEN_SLOT1.metric_calc_inst1_n_285\,
      \Read_Latency_Int_reg[24]_0\ => \GEN_SLOT1.metric_calc_inst1_n_286\,
      \Read_Latency_Int_reg[24]_1\ => \GEN_SLOT1.metric_calc_inst1_n_287\,
      \Read_Latency_Int_reg[24]_2\ => \GEN_SLOT1.metric_calc_inst1_n_288\,
      \Read_Latency_Int_reg[25]_0\ => \GEN_SLOT1.metric_calc_inst1_n_289\,
      \Read_Latency_Int_reg[25]_1\ => \GEN_SLOT1.metric_calc_inst1_n_290\,
      \Read_Latency_Int_reg[25]_2\ => \GEN_SLOT1.metric_calc_inst1_n_291\,
      \Read_Latency_Int_reg[26]_0\ => \GEN_SLOT1.metric_calc_inst1_n_292\,
      \Read_Latency_Int_reg[26]_1\ => \GEN_SLOT1.metric_calc_inst1_n_293\,
      \Read_Latency_Int_reg[26]_2\ => \GEN_SLOT1.metric_calc_inst1_n_294\,
      \Read_Latency_Int_reg[27]_0\ => \GEN_SLOT1.metric_calc_inst1_n_295\,
      \Read_Latency_Int_reg[27]_1\ => \GEN_SLOT1.metric_calc_inst1_n_296\,
      \Read_Latency_Int_reg[27]_2\ => \GEN_SLOT1.metric_calc_inst1_n_297\,
      \Read_Latency_Int_reg[28]_0\ => \GEN_SLOT1.metric_calc_inst1_n_298\,
      \Read_Latency_Int_reg[28]_1\ => \GEN_SLOT1.metric_calc_inst1_n_299\,
      \Read_Latency_Int_reg[28]_2\ => \GEN_SLOT1.metric_calc_inst1_n_300\,
      \Read_Latency_Int_reg[29]_0\ => \GEN_SLOT1.metric_calc_inst1_n_301\,
      \Read_Latency_Int_reg[29]_1\ => \GEN_SLOT1.metric_calc_inst1_n_302\,
      \Read_Latency_Int_reg[29]_2\ => \GEN_SLOT1.metric_calc_inst1_n_303\,
      \Read_Latency_Int_reg[30]_0\ => \GEN_SLOT1.metric_calc_inst1_n_304\,
      \Read_Latency_Int_reg[30]_1\ => \GEN_SLOT1.metric_calc_inst1_n_305\,
      \Read_Latency_Int_reg[30]_2\ => \GEN_SLOT1.metric_calc_inst1_n_306\,
      \Read_Latency_Int_reg[31]_0\ => \GEN_SLOT1.metric_calc_inst1_n_307\,
      \Read_Latency_Int_reg[31]_1\ => \GEN_SLOT1.metric_calc_inst1_n_308\,
      \Read_Latency_Int_reg[31]_2\ => \GEN_SLOT1.metric_calc_inst1_n_309\,
      Rtrans_Cnt_En(0) => Rtrans_Cnt_En(1),
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0_30,
      S1_Read_Byte_Cnt_En => S1_Read_Byte_Cnt_En,
      S1_Read_Latency(31 downto 0) => S1_Read_Latency(31 downto 0),
      S1_S_Null_Byte_Cnt(0) => S1_S_Null_Byte_Cnt(2),
      S1_Write_Byte_Cnt(15 downto 1) => S1_Write_Byte_Cnt(31 downto 17),
      S1_Write_Byte_Cnt(0) => S1_Write_Byte_Cnt(2),
      Slv_Wr_Idle_Cnt_En(1 downto 0) => Slv_Wr_Idle_Cnt_En(1 downto 0),
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(31 downto 0) => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(31 downto 0),
      Use_Ext_Trigger => Use_Ext_Trig,
      Wr_Add_Issue_reg_0 => \GEN_SLOT1.metric_calc_inst1_n_20\,
      Wr_Lat_End => Wr_Lat_End,
      Wr_Lat_Start => Wr_Lat_Start,
      Write_Beat_Cnt_En(0) => Write_Beat_Cnt_En(1),
      \Write_Latency_Int_reg[31]_0\(31 downto 0) => S1_Write_Latency(31 downto 0),
      Write_iss_going_on_reg_0(0) => E(0),
      Wtrans_Cnt_En(0) => Wtrans_Cnt_En(1),
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0_31,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      dout0(32 downto 0) => dout0(32 downto 0),
      dout0_3 => dout0_3,
      dout0_4 => dout0_4,
      dout0_5 => dout0_5,
      dout0_6 => dout0_6,
      dout0_7 => dout0_7,
      \dout_reg[0]\(0) => FSWI1_Rd_Data(0),
      \dout_reg[10]\ => \GEN_SLOT1.metric_calc_inst1_n_225\,
      \dout_reg[10]_0\ => \GEN_SLOT1.metric_calc_inst1_n_226\,
      \dout_reg[10]_1\ => \GEN_SLOT1.metric_calc_inst1_n_227\,
      \dout_reg[11]\ => \GEN_SLOT1.metric_calc_inst1_n_228\,
      \dout_reg[11]_0\ => \GEN_SLOT1.metric_calc_inst1_n_229\,
      \dout_reg[11]_1\ => \GEN_SLOT1.metric_calc_inst1_n_230\,
      \dout_reg[12]\ => \GEN_SLOT1.metric_calc_inst1_n_231\,
      \dout_reg[12]_0\ => \GEN_SLOT1.metric_calc_inst1_n_232\,
      \dout_reg[12]_1\ => \GEN_SLOT1.metric_calc_inst1_n_233\,
      \dout_reg[13]\ => \GEN_SLOT1.metric_calc_inst1_n_234\,
      \dout_reg[13]_0\ => \GEN_SLOT1.metric_calc_inst1_n_235\,
      \dout_reg[13]_1\ => \GEN_SLOT1.metric_calc_inst1_n_236\,
      \dout_reg[14]\ => \GEN_SLOT1.metric_calc_inst1_n_237\,
      \dout_reg[14]_0\ => \GEN_SLOT1.metric_calc_inst1_n_238\,
      \dout_reg[14]_1\ => \GEN_SLOT1.metric_calc_inst1_n_239\,
      \dout_reg[15]\ => \GEN_SLOT1.metric_calc_inst1_n_240\,
      \dout_reg[15]_0\ => \GEN_SLOT1.metric_calc_inst1_n_241\,
      \dout_reg[15]_1\ => \GEN_SLOT1.metric_calc_inst1_n_242\,
      \dout_reg[16]\ => \GEN_SLOT1.metric_calc_inst1_n_243\,
      \dout_reg[16]_0\ => \GEN_SLOT1.metric_calc_inst1_n_244\,
      \dout_reg[16]_1\ => \GEN_SLOT1.metric_calc_inst1_n_245\,
      \dout_reg[1]\ => \GEN_SLOT1.metric_calc_inst1_n_201\,
      \dout_reg[1]_0\ => \GEN_SLOT1.metric_calc_inst1_n_202\,
      \dout_reg[1]_1\ => \GEN_SLOT1.metric_calc_inst1_n_203\,
      \dout_reg[31]\(30 downto 0) => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/incrementer_input_reg_val\(31 downto 1),
      \dout_reg[31]_0\(30 downto 0) => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/incrementer_input_reg_val\(31 downto 1),
      \dout_reg[31]_1\(31 downto 0) => \dout_reg[31]\(31 downto 0),
      \dout_reg[32]\(1) => FBC1_Rd_Data(32),
      \dout_reg[32]\(0) => FBC1_Rd_Data(0),
      \dout_reg[32]_0\(32 downto 0) => \dout_reg[32]\(32 downto 0),
      \dout_reg[32]_1\(32 downto 0) => \dout_reg[32]_0\(32 downto 0),
      \dout_reg[3]\ => \GEN_SLOT1.metric_calc_inst1_n_204\,
      \dout_reg[3]_0\ => \GEN_SLOT1.metric_calc_inst1_n_205\,
      \dout_reg[3]_1\ => \GEN_SLOT1.metric_calc_inst1_n_206\,
      \dout_reg[4]\ => \GEN_SLOT1.metric_calc_inst1_n_207\,
      \dout_reg[4]_0\ => \GEN_SLOT1.metric_calc_inst1_n_208\,
      \dout_reg[4]_1\ => \GEN_SLOT1.metric_calc_inst1_n_209\,
      \dout_reg[5]\ => \GEN_SLOT1.metric_calc_inst1_n_210\,
      \dout_reg[5]_0\ => \GEN_SLOT1.metric_calc_inst1_n_211\,
      \dout_reg[5]_1\ => \GEN_SLOT1.metric_calc_inst1_n_212\,
      \dout_reg[63]\(63 downto 0) => \dout_reg[63]\(63 downto 0),
      \dout_reg[6]\ => \GEN_SLOT1.metric_calc_inst1_n_213\,
      \dout_reg[6]_0\ => \GEN_SLOT1.metric_calc_inst1_n_214\,
      \dout_reg[6]_1\ => \GEN_SLOT1.metric_calc_inst1_n_215\,
      \dout_reg[7]\ => \GEN_SLOT1.metric_calc_inst1_n_216\,
      \dout_reg[7]_0\ => \GEN_SLOT1.metric_calc_inst1_n_217\,
      \dout_reg[7]_1\ => \GEN_SLOT1.metric_calc_inst1_n_218\,
      \dout_reg[7]_2\(7 downto 0) => D(7 downto 0),
      \dout_reg[8]\ => \GEN_SLOT1.metric_calc_inst1_n_219\,
      \dout_reg[8]_0\ => \GEN_SLOT1.metric_calc_inst1_n_220\,
      \dout_reg[8]_1\ => \GEN_SLOT1.metric_calc_inst1_n_221\,
      \dout_reg[9]\ => \GEN_SLOT1.metric_calc_inst1_n_222\,
      \dout_reg[9]_0\ => \GEN_SLOT1.metric_calc_inst1_n_223\,
      \dout_reg[9]_1\ => \GEN_SLOT1.metric_calc_inst1_n_224\,
      \empty2__0\ => \FBC_WR_BEAT_CNT/empty2__0_32\,
      id_matched_return01_out => id_matched_return01_out_23,
      id_matched_return07_out => id_matched_return07_out_21,
      p_54_in => p_54_in,
      rid_match_reg => rid_match_reg,
      \rptr_reg[4]\(4 downto 0) => \out\(4 downto 0),
      \rptr_reg[4]_0\(4 downto 0) => O183(4 downto 0),
      \rptr_reg[4]_1\(4 downto 0) => O189(4 downto 0),
      \rptr_reg[4]_2\(4 downto 0) => O187(4 downto 0),
      \rptr_reg[4]_3\(4 downto 0) => O196(4 downto 0),
      \rptr_reg[4]_4\(4 downto 0) => O193(4 downto 0),
      \rptr_reg[4]_5\(4 downto 0) => O191(4 downto 0),
      \rptr_reg[4]_6\(4 downto 0) => O181(4 downto 0),
      \rptr_reg[4]_7\(4 downto 0) => O179(4 downto 0),
      \rptr_reg[4]_8\(4 downto 0) => O177(4 downto 0),
      \rptr_reg[4]_9\(4 downto 0) => O175(4 downto 0),
      \s_level_out_bus_d1_cdc_to_reg[1]\(1 downto 0) => \s_level_out_bus_d1_cdc_to_reg[1]\(1 downto 0),
      slot_1_axi_arid(0) => slot_1_axi_arid(0),
      slot_1_axi_arready => slot_1_axi_arready,
      slot_1_axi_arready_0(0) => \^p_51_in\,
      slot_1_axi_arvalid => slot_1_axi_arvalid,
      slot_1_axi_awready => slot_1_axi_awready,
      slot_1_axi_awvalid => slot_1_axi_awvalid,
      slot_1_axi_rlast => slot_1_axi_rlast,
      slot_1_axi_rready => slot_1_axi_rready,
      slot_1_axi_rvalid => slot_1_axi_rvalid,
      slot_1_axi_wlast => slot_1_axi_wlast,
      slot_1_axi_wready => slot_1_axi_wready,
      slot_1_axi_wstrb(3 downto 0) => slot_1_axi_wstrb(3 downto 0),
      slot_1_axi_wvalid => slot_1_axi_wvalid,
      update_max_Wr_Lat => update_max_Wr_Lat,
      update_max_Wr_Lat_reg_0 => update_max_Wr_Lat_i_1_n_0,
      update_min_Wr_Lat => update_min_Wr_Lat,
      update_min_Wr_Lat_reg_0 => update_min_Wr_Lat_i_1_n_0,
      wid_match_reg => wid_match_reg,
      wid_match_reg_reg_0 => wid_match_reg_i_1_n_0,
      \wptr_reg[0]\(0) => \^f1_wr_en\,
      \wptr_reg[4]\(4 downto 0) => O173(4 downto 0),
      \wptr_reg[4]_0\(4 downto 0) => O176(4 downto 0),
      \wptr_reg[4]_1\(4 downto 0) => O178(4 downto 0),
      \wptr_reg[4]_2\(4 downto 0) => O184(4 downto 0),
      \wptr_reg[4]_3\(4 downto 0) => O180(4 downto 0),
      \wptr_reg[4]_4\(4 downto 0) => O182(4 downto 0),
      \wptr_reg[4]_5\(4 downto 0) => O188(4 downto 0),
      \wptr_reg[4]_6\(4 downto 0) => O190(4 downto 0),
      \wptr_reg[4]_7\(4 downto 0) => O192(4 downto 0),
      \wptr_reg[4]_8\(4 downto 0) => O194(4 downto 0),
      \wptr_reg[4]_9\(4 downto 0) => O197(4 downto 0),
      wr_latency_start => wr_latency_start_22
    );
\GEN_SLOT1.mon_fifo_ext_event1_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0__xdcDup__1\
     port map (
      Din(2 downto 0) => Din(2 downto 0),
      Ext_Event_going_on => Ext_Event_going_on,
      Ext_Event_going_on_reg => \GEN_SLOT1.mon_fifo_ext_event1_inst_n_0\,
      SR(0) => \^p_0_in\,
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0\ => \GEN_SLOT1.mon_fifo_ext_event1_inst_n_2\,
      \USE_MON_FIFO.fifo_rd_en_reg_reg_0\ => \GEN_SLOT1.mon_fifo_ext_event1_inst_n_1\,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      ext_clk_1 => ext_clk_1,
      ext_rstn_1 => ext_rstn_1,
      rst_int_n => rst_int_n
    );
\GEN_SLOT1.mon_fifo_inst_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__xdcDup__1\
     port map (
      core_aresetn => core_aresetn,
      slot_1_axi_aclk => slot_1_axi_aclk
    );
Global_Intr_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => axi_interface_inst_n_18,
      I2 => axi_interface_inst_n_64,
      I3 => Global_Intr_En,
      O => Global_Intr_En_i_1_n_0
    );
Interval_Cnt_En_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => Interval_Cnt_En0,
      I2 => Interval_Cnt_En,
      O => Interval_Cnt_En_i_1_n_0
    );
Interval_Cnt_Ld_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => Interval_Cnt_En0,
      I2 => Interval_Cnt_Ld_sync,
      O => Interval_Cnt_Ld_i_1_n_0
    );
Metrics_Cnt_Reset_Final: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFAEAEA"
    )
        port map (
      I0 => \^metrics_cnt_reset\,
      I1 => Sample_Interval_Cnt_Lapse,
      I2 => Reset_On_Sample_Int_Lapse_sync,
      I3 => Lat_Sample_Reg_Rd_En_d1,
      I4 => Lat_Sample_Reg_Rd_En,
      O => \Metrics_Cnt_Reset_Final__0\
    );
Reset_On_Sample_Int_Lapse_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => Interval_Cnt_En0,
      I2 => Reset_On_Sample_Int_Lapse_sync,
      O => Reset_On_Sample_Int_Lapse_i_1_n_0
    );
Sample_En: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\,
      I1 => Sample_Interval_Cnt_Lapse,
      I2 => Lat_Sample_Reg_Rd_En,
      I3 => Lat_Sample_Reg_Rd_En_d1,
      O => \Sample_En__0\
    );
axi_interface_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_axi_interface
     port map (
      Addr_3downto0_is_0x4 => Addr_3downto0_is_0x4,
      Addr_3downto0_is_0xC => Addr_3downto0_is_0xC,
      Addr_7downto4_is_0x0 => Addr_7downto4_is_0x0,
      Addr_7downto4_is_0x1 => Addr_7downto4_is_0x1,
      Bus2IP_RdCE => Bus2IP_RdCE,
      Control_Set_Rd_En => Control_Set_Rd_En,
      Control_Set_Wr_En => Control_Set_Wr_En,
      D(31 downto 0) => IP2Bus_Data(31 downto 0),
      E(0) => IP2Bus_DataValid,
      Enlog_Reg_Set_Rd_En => Enlog_Reg_Set_Rd_En,
      Event_Log_Set_Rd_En => Event_Log_Set_Rd_En,
      Global_Clk_Cnt_LSB_Rd_En => Global_Clk_Cnt_LSB_Rd_En,
      Global_Clk_Cnt_MSB_Rd_En => Global_Clk_Cnt_MSB_Rd_En,
      Global_Clk_Cnt_Set_Rd_En => Global_Clk_Cnt_Set_Rd_En,
      ID2_Mask_Rd_En => ID2_Mask_Rd_En,
      ID_Mask_Rd_En => ID_Mask_Rd_En,
      Incr_Reg_Set_Rd_En => Incr_Reg_Set_Rd_En,
      Interval_Cnt_En0 => Interval_Cnt_En0,
      Intr_Reg_ISR_Wr_En => Intr_Reg_ISR_Wr_En,
      Intr_Reg_Set_Rd_En => Intr_Reg_Set_Rd_En,
      Latency_ID2_Rd_En => Latency_ID2_Rd_En,
      Latency_ID_Rd_En => Latency_ID_Rd_En,
      Metric_Cnt_Reg_Set_Rd_En => Metric_Cnt_Reg_Set_Rd_En,
      Metric_Sel_Reg_0_Rd_En => Metric_Sel_Reg_0_Rd_En,
      Q(7 downto 0) => Bus2IP_Addr(9 downto 2),
      Rng_Reg_Set_Rd_En => Rng_Reg_Set_Rd_En,
      SR(0) => s_level_out_bus_d6(0),
      Samp_Incr_Reg_Set_Rd_En => Samp_Incr_Reg_Set_Rd_En,
      Samp_Metric_Cnt_Reg_Set_Rd_En => Samp_Metric_Cnt_Reg_Set_Rd_En,
      Sel_Reg_Set_Rd_En => Sel_Reg_Set_Rd_En,
      Status_Reg_Set_Rd_En => Status_Reg_Set_Rd_En,
      arready_i_reg_0 => arready_i_reg,
      awready_i_reg_0 => awready_i_reg,
      \bus2ip_addr_i_reg[1]_0\ => axi_interface_inst_n_16,
      \bus2ip_addr_i_reg[1]_1\(0) => Range_Reg_0_CDC0,
      \bus2ip_addr_i_reg[1]_2\(0) => ID_Mask_Wr_En,
      \bus2ip_addr_i_reg[2]_0\ => axi_interface_inst_n_18,
      \bus2ip_addr_i_reg[2]_1\ => axi_interface_inst_n_22,
      \bus2ip_addr_i_reg[2]_2\(0) => Sample_Reg_Rd_En,
      \bus2ip_addr_i_reg[3]_0\ => axi_interface_inst_n_13,
      \bus2ip_addr_i_reg[3]_1\ => axi_interface_inst_n_15,
      \bus2ip_addr_i_reg[3]_2\(0) => Latency_ID2_Wr_En,
      \bus2ip_addr_i_reg[4]_0\ => axi_interface_inst_n_21,
      \bus2ip_addr_i_reg[4]_1\(0) => Intr_Reg_IER_Wr_En,
      \bus2ip_addr_i_reg[4]_2\ => axi_interface_inst_n_64,
      \bus2ip_addr_i_reg[5]_0\(0) => Range_Reg_1_CDC0,
      \bus2ip_addr_i_reg[5]_1\(0) => Latency_ID_Wr_En,
      \bus2ip_addr_i_reg[6]_0\ => axi_interface_inst_n_17,
      \bus2ip_addr_i_reg[6]_1\ => axi_interface_inst_n_19,
      \bus2ip_addr_i_reg[6]_2\(0) => Sample_Interval_i_reg_CDC0,
      \bus2ip_addr_i_reg[6]_3\(0) => Range_Reg_2_CDC0,
      \bus2ip_addr_i_reg[6]_4\(0) => ID2_Mask_Wr_En,
      \bus2ip_addr_i_reg[7]_0\(0) => Metric_Sel_Reg_0_Wr_En,
      \out\ => \cdc_sync_inst1/p_0_in0_in\,
      p_25_in => p_25_in,
      p_in_d1_cdc_from_reg0 => \cdc_sync_inst1/p_in_d1_cdc_from_reg0\,
      rvalid_reg_0 => \^rvalid_reg\,
      rvalid_reg_1 => register_module_inst_n_27,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
ext_calc_inst0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc
     port map (
      Ext_Event_Valid_d1_reg_0 => mon_fifo_ext_event0_inst_n_1,
      Ext_Event_d1_reg_0 => mon_fifo_ext_event0_inst_n_2,
      Ext_Event_going_on => Ext_Event_going_on_0,
      Ext_Event_going_on_reg_0 => mon_fifo_ext_event0_inst_n_0,
      External_Event_Cnt_En(0) => External_Event_Cnt_En(0),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Metrics_Cnt_Reset => \^metrics_cnt_reset\,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      rst_int_n => rst_int_n_1
    );
global_clock_counter_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_glbl_clk_cnt
     port map (
      Carry_Out => Carry_Out,
      \Count_Out_i_reg[0]\ => register_module_inst_n_62,
      D(31 downto 0) => Global_Clk_Cnt(31 downto 0),
      Global_Clk_Cnt_En_sync => Global_Clk_Cnt_En_sync,
      Global_Clk_Cnt_Reset_sync => Global_Clk_Cnt_Reset_sync,
      SR(0) => \^p_0_in\,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn
    );
interrupt_module_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_interrupt_module
     port map (
      Acc_OF => Acc_OF_2,
      Carry_Out => Carry_Out,
      E(0) => Intr_Reg_IER_Wr_En,
      \GEN_ISR_REG[3].ISR_reg[3]_0\ => Acc_OF_0,
      \GEN_ISR_REG[4].ISR_reg[4]_0\ => Acc_OF_1,
      Global_Intr_En => Global_Intr_En,
      Intr_Reg_ISR(4 downto 2) => Intr_Reg_ISR(5 downto 3),
      Intr_Reg_ISR(1 downto 0) => Intr_Reg_ISR(1 downto 0),
      Intr_Reg_ISR_Wr_En => Intr_Reg_ISR_Wr_En,
      Q(11 downto 2) => Intr_Reg_IER(12 downto 3),
      Q(1 downto 0) => Intr_Reg_IER(1 downto 0),
      SR(0) => s_level_out_bus_d6(0),
      Sample_Interval_Cnt_Lapse => Sample_Interval_Cnt_Lapse,
      interrupt => interrupt,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(11 downto 2) => s_axi_wdata(12 downto 3),
      s_axi_wdata(1 downto 0) => s_axi_wdata(1 downto 0)
    );
metric_calc_inst0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc
     port map (
      ARID_reg => ARID_reg_8,
      \Beat_fifo_Wr_data_reg[63]_0\(63 downto 0) => \Beat_fifo_Wr_data_reg[63]_0\(63 downto 0),
      Beat_fifo_Wr_en => Beat_fifo_Wr_en_9,
      Beat_fifo_Wr_en_reg_0(0) => Beat_fifo_Wr_en_reg_0(0),
      \Count_Out_i_reg[0]\(0) => register_module_inst_n_59,
      \Count_Out_i_reg[32]\(32 downto 0) => \Count_Out_i_reg[32]\(32 downto 0),
      E(0) => p_46_in_15,
      En_Id_Based => En_Id_Based_sync,
      Ext_Trig_Metric_en => Ext_Trig_Metric_en_7,
      Ext_Trig_Metric_en_reg_0(0) => Ext_Trig_Metric_en_reg_2(0),
      Ext_Trig_Metric_en_reg_1(0) => Ext_Trig_Metric_en_reg_3(0),
      Ext_Trig_Metric_en_reg_2(0) => Ext_Trig_Metric_en_reg_4(0),
      F12_Rd_Vld => F12_Rd_Vld_12,
      F1_Rd_Data => F1_Rd_Data_20,
      F1_Wr_Data_2 => F1_Wr_Data_2,
      F2_Rd_Data => F2_Rd_Data_19,
      \F34_Rd_Vld_reg__0\ => \F34_Rd_Vld_reg__0_13\,
      FBC_Rd_Data => FBC_Rd_Data_18,
      FBC_Rd_Vld => FBC_Rd_Vld_16,
      FBC_Rd_Vld_0 => FBC_Rd_Vld,
      FBC_Rd_Vld_reg_0 => metric_calc_inst0_n_61,
      FBC_Rd_Vld_reg_1 => metric_calc_inst0_n_94,
      FBC_Rd_Vld_reg_10 => metric_calc_inst0_n_103,
      FBC_Rd_Vld_reg_11 => metric_calc_inst0_n_104,
      FBC_Rd_Vld_reg_12 => metric_calc_inst0_n_105,
      FBC_Rd_Vld_reg_13 => metric_calc_inst0_n_106,
      FBC_Rd_Vld_reg_14 => metric_calc_inst0_n_107,
      FBC_Rd_Vld_reg_15 => metric_calc_inst0_n_108,
      FBC_Rd_Vld_reg_16 => metric_calc_inst0_n_109,
      FBC_Rd_Vld_reg_2 => metric_calc_inst0_n_95,
      FBC_Rd_Vld_reg_3 => metric_calc_inst0_n_96,
      FBC_Rd_Vld_reg_4 => metric_calc_inst0_n_97,
      FBC_Rd_Vld_reg_5 => metric_calc_inst0_n_98,
      FBC_Rd_Vld_reg_6 => metric_calc_inst0_n_99,
      FBC_Rd_Vld_reg_7 => metric_calc_inst0_n_100,
      FBC_Rd_Vld_reg_8 => metric_calc_inst0_n_101,
      FBC_Rd_Vld_reg_9 => metric_calc_inst0_n_102,
      FSWI_Rd_Data => FSWI_Rd_Data_17,
      FSWI_Rd_Vld => FSWI_Rd_Vld_10,
      FSWI_Rd_Vld_reg_0 => metric_calc_inst0_n_110,
      FWL_Rd_Data => FWL_Rd_Data,
      FWL_Rd_Vld => FWL_Rd_Vld,
      FWL_Rd_Vld_reg_0 => metric_calc_inst0_n_261,
      FWL_Rd_Vld_reg_1 => metric_calc_inst0_n_262,
      FWL_Rd_Vld_reg_2 => metric_calc_inst0_n_263,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(16 downto 0) => S0_Read_Byte_Cnt(16 downto 0),
      \GEN_MUX_N_CNT.Add_in[0]_i_8\(1) => Metric_Sel_1(5),
      \GEN_MUX_N_CNT.Add_in[0]_i_8\(0) => Metric_Sel_1(2),
      \GEN_MUX_N_CNT.Add_in[0]_i_8_0\(0) => FBC1_Rd_Data(32),
      \GEN_MUX_N_CNT.Add_in[0]_i_8__0\(1) => Metric_Sel_2(5),
      \GEN_MUX_N_CNT.Add_in[0]_i_8__0\(0) => Metric_Sel_2(2),
      \GEN_MUX_N_CNT.Add_in[0]_i_8__1\(1) => Metric_Sel_0(5),
      \GEN_MUX_N_CNT.Add_in[0]_i_8__1\(0) => Metric_Sel_0(2),
      \GEN_MUX_N_CNT.Add_in[17]_i_6\ => register_module_inst_n_236,
      \GEN_MUX_N_CNT.Add_in[17]_i_6_0\ => register_module_inst_n_235,
      \GEN_MUX_N_CNT.Add_in[17]_i_6__0\ => register_module_inst_n_239,
      \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0\ => register_module_inst_n_238,
      \GEN_MUX_N_CNT.Add_in[17]_i_6__1\ => register_module_inst_n_242,
      \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0\ => register_module_inst_n_241,
      \GEN_MUX_N_CNT.Add_in_Valid_i_10\ => register_module_inst_n_124,
      \GEN_MUX_N_CNT.Add_in_Valid_i_10_0\ => register_module_inst_n_125,
      \GEN_MUX_N_CNT.Add_in_Valid_i_10__0\ => register_module_inst_n_130,
      \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0\ => register_module_inst_n_131,
      \GEN_MUX_N_CNT.Add_in_Valid_i_6\ => register_module_inst_n_132,
      \GEN_MUX_N_CNT.Add_in_Valid_i_6_0\ => register_module_inst_n_246,
      \Max_Read_Latency_Int_reg[31]_0\(31 downto 0) => S0_Max_Read_Latency(31 downto 0),
      \Max_Write_Latency_Int_reg[31]_0\(31 downto 0) => S0_Max_Write_Latency(31 downto 0),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Metrics_Cnt_En_Int => Metrics_Cnt_En_Int,
      Metrics_Cnt_Reset => \^metrics_cnt_reset\,
      \Min_Read_Latency_Int_reg[31]_0\(31 downto 0) => S0_Min_Read_Latency(31 downto 0),
      \Min_Write_Latency_Int_reg[31]_0\(31 downto 0) => S0_Min_Write_Latency(31 downto 0),
      Mst_Rd_Idle_Cnt_En(0) => Mst_Rd_Idle_Cnt_En(0),
      Mst_Rd_Idle_Cnt_En0 => Mst_Rd_Idle_Cnt_En0,
      No_Rd_Ready_reg_0 => metric_calc_inst0_n_27,
      Num_BValids_En(0) => Num_BValids_En(0),
      Num_BValids_En0 => Num_BValids_En0,
      Num_RLasts_En(0) => Num_RLasts_En(0),
      Num_RLasts_En0 => Num_RLasts_En0,
      O291 => metric_calc_inst0_n_666,
      O292 => metric_calc_inst0_n_667,
      Q(31) => FBC1_Rd_Data_4(34),
      Q(30 downto 0) => FBC1_Rd_Data_4(31 downto 1),
      Rd_Add_Issue6_out => Rd_Add_Issue6_out,
      Rd_Add_Issue_reg_0 => metric_calc_inst0_n_22,
      Rd_Lat_End => Rd_Lat_End,
      Rd_Lat_Start => Rd_Lat_Start,
      Rd_Latency_Fifo_Rd_En2 => Rd_Latency_Fifo_Rd_En2,
      \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(32 downto 0) => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(32 downto 0),
      \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0) => Rd_Latency_Fifo_Wr_En1,
      Rd_Latency_Fifo_Wr_En_reg_0(0) => Rd_Latency_Fifo_Wr_En_reg_0(0),
      Read_Beat_Cnt_En1 => Read_Beat_Cnt_En1,
      Read_Latency_En(0) => Read_Latency_En(0),
      Rtrans_Cnt_En(0) => Rtrans_Cnt_En(0),
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0,
      S0_Read_Byte_Cnt_En => S0_Read_Byte_Cnt_En,
      S0_Read_Latency(31 downto 0) => S0_Read_Latency(31 downto 0),
      S0_S_Null_Byte_Cnt(0) => S0_S_Null_Byte_Cnt(2),
      S0_Write_Byte_Cnt(14 downto 1) => S0_Write_Byte_Cnt(16 downto 3),
      S0_Write_Byte_Cnt(0) => S0_Write_Byte_Cnt(1),
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(31 downto 0) => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(31 downto 0),
      Use_Ext_Trigger => Use_Ext_Trig,
      Wr_Add_Issue_reg_0 => metric_calc_inst0_n_19,
      Wr_Lat_End => Wr_Lat_End,
      Wr_Lat_Start => Wr_Lat_Start,
      Write_Beat_Cnt_En(0) => Write_Beat_Cnt_En(0),
      Write_Latency_En_Int_reg_0(0) => Write_Latency_En(0),
      \Write_Latency_Int_reg[31]_0\(31 downto 0) => S0_Write_Latency(31 downto 0),
      Write_iss_going_on_reg_0(0) => Write_iss_going_on_reg(0),
      Wtrans_Cnt_En(0) => Wtrans_Cnt_En(0),
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      dout0_10 => dout0_10,
      dout0_11 => dout0_11,
      dout0_12 => dout0_12,
      dout0_8 => dout0_8,
      dout0_9 => dout0_9,
      \dout_reg[17]\ => metric_calc_inst0_n_267,
      \dout_reg[17]_0\ => metric_calc_inst0_n_268,
      \dout_reg[17]_1\ => metric_calc_inst0_n_269,
      \dout_reg[18]\ => metric_calc_inst0_n_270,
      \dout_reg[18]_0\ => metric_calc_inst0_n_271,
      \dout_reg[18]_1\ => metric_calc_inst0_n_272,
      \dout_reg[19]\ => metric_calc_inst0_n_273,
      \dout_reg[19]_0\ => metric_calc_inst0_n_274,
      \dout_reg[19]_1\ => metric_calc_inst0_n_275,
      \dout_reg[20]\ => metric_calc_inst0_n_276,
      \dout_reg[20]_0\ => metric_calc_inst0_n_277,
      \dout_reg[20]_1\ => metric_calc_inst0_n_278,
      \dout_reg[21]\ => metric_calc_inst0_n_279,
      \dout_reg[21]_0\ => metric_calc_inst0_n_280,
      \dout_reg[21]_1\ => metric_calc_inst0_n_281,
      \dout_reg[22]\ => metric_calc_inst0_n_282,
      \dout_reg[22]_0\ => metric_calc_inst0_n_283,
      \dout_reg[22]_1\ => metric_calc_inst0_n_284,
      \dout_reg[23]\ => metric_calc_inst0_n_285,
      \dout_reg[23]_0\ => metric_calc_inst0_n_286,
      \dout_reg[23]_1\ => metric_calc_inst0_n_287,
      \dout_reg[24]\ => metric_calc_inst0_n_288,
      \dout_reg[24]_0\ => metric_calc_inst0_n_289,
      \dout_reg[24]_1\ => metric_calc_inst0_n_290,
      \dout_reg[25]\ => metric_calc_inst0_n_291,
      \dout_reg[25]_0\ => metric_calc_inst0_n_292,
      \dout_reg[25]_1\ => metric_calc_inst0_n_293,
      \dout_reg[26]\ => metric_calc_inst0_n_294,
      \dout_reg[26]_0\ => metric_calc_inst0_n_295,
      \dout_reg[26]_1\ => metric_calc_inst0_n_296,
      \dout_reg[27]\ => metric_calc_inst0_n_297,
      \dout_reg[27]_0\ => metric_calc_inst0_n_298,
      \dout_reg[27]_1\ => metric_calc_inst0_n_299,
      \dout_reg[28]\ => metric_calc_inst0_n_300,
      \dout_reg[28]_0\ => metric_calc_inst0_n_301,
      \dout_reg[28]_1\ => metric_calc_inst0_n_302,
      \dout_reg[29]\ => metric_calc_inst0_n_303,
      \dout_reg[29]_0\ => metric_calc_inst0_n_304,
      \dout_reg[29]_1\ => metric_calc_inst0_n_305,
      \dout_reg[30]\ => metric_calc_inst0_n_306,
      \dout_reg[30]_0\ => metric_calc_inst0_n_307,
      \dout_reg[30]_1\ => metric_calc_inst0_n_308,
      \dout_reg[31]\(30 downto 0) => FSWI1_Rd_Data_3(31 downto 1),
      \dout_reg[31]_0\ => metric_calc_inst0_n_309,
      \dout_reg[31]_1\ => metric_calc_inst0_n_310,
      \dout_reg[31]_2\ => metric_calc_inst0_n_311,
      \dout_reg[31]_3\(31 downto 0) => \dout_reg[31]_0\(31 downto 0),
      \dout_reg[32]\ => metric_calc_inst0_n_264,
      \dout_reg[32]_0\ => metric_calc_inst0_n_265,
      \dout_reg[32]_1\ => metric_calc_inst0_n_266,
      \dout_reg[32]_2\(32 downto 0) => \dout_reg[32]_1\(32 downto 0),
      \dout_reg[32]_3\(32 downto 0) => \dout_reg[32]_2\(32 downto 0),
      \dout_reg[32]_4\(32 downto 0) => \dout_reg[32]_3\(32 downto 0),
      \dout_reg[63]\(63 downto 0) => \dout_reg[63]_0\(63 downto 0),
      \dout_reg[7]\(7 downto 0) => \dout_reg[7]\(7 downto 0),
      \empty2__0\ => \FBC_WR_BEAT_CNT/empty2__0\,
      id_matched_return01_out => id_matched_return01_out,
      id_matched_return07_out => id_matched_return07_out,
      p_54_in => p_54_in_2,
      rid_match_reg => rid_match_reg_14,
      \rptr_reg[4]\(4 downto 0) => \rptr_reg[4]\(4 downto 0),
      \rptr_reg[4]_0\(4 downto 0) => O254(4 downto 0),
      \rptr_reg[4]_1\(4 downto 0) => O260(4 downto 0),
      \rptr_reg[4]_2\(4 downto 0) => O258(4 downto 0),
      \rptr_reg[4]_3\(4 downto 0) => O267(4 downto 0),
      \rptr_reg[4]_4\(4 downto 0) => O264(4 downto 0),
      \rptr_reg[4]_5\(4 downto 0) => O262(4 downto 0),
      \rptr_reg[4]_6\(4 downto 0) => O252(4 downto 0),
      \rptr_reg[4]_7\(4 downto 0) => O250(4 downto 0),
      \rptr_reg[4]_8\(4 downto 0) => O248(4 downto 0),
      \rptr_reg[4]_9\(4 downto 0) => O246(4 downto 0),
      \s_level_out_bus_d1_cdc_to_reg[1]\(1 downto 0) => \s_level_out_bus_d1_cdc_to_reg[1]_0\(1 downto 0),
      slot_0_axi_arid(0) => slot_0_axi_arid(0),
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arready_0(0) => \^p_51_in_0\,
      slot_0_axi_arvalid => slot_0_axi_arvalid,
      slot_0_axi_awready => slot_0_axi_awready,
      slot_0_axi_awvalid => slot_0_axi_awvalid,
      slot_0_axi_rlast => slot_0_axi_rlast,
      slot_0_axi_rready => slot_0_axi_rready,
      slot_0_axi_rvalid => slot_0_axi_rvalid,
      slot_0_axi_wlast => slot_0_axi_wlast,
      slot_0_axi_wready => slot_0_axi_wready,
      slot_0_axi_wstrb(3 downto 0) => slot_0_axi_wstrb(3 downto 0),
      slot_0_axi_wvalid => slot_0_axi_wvalid,
      update_max_Wr_Lat => update_max_Wr_Lat_6,
      update_max_Wr_Lat_reg_0 => \update_max_Wr_Lat_i_1__0_n_0\,
      update_min_Wr_Lat => update_min_Wr_Lat_5,
      update_min_Wr_Lat_reg_0 => \update_min_Wr_Lat_i_1__0_n_0\,
      wid_match_reg => wid_match_reg_11,
      wid_match_reg_reg_0 => \wid_match_reg_i_1__0_n_0\,
      \wptr_reg[0]\(0) => \^f1_wr_en_1\,
      \wptr_reg[4]\(4 downto 0) => O244(4 downto 0),
      \wptr_reg[4]_0\(4 downto 0) => O247(4 downto 0),
      \wptr_reg[4]_1\(4 downto 0) => O249(4 downto 0),
      \wptr_reg[4]_2\(4 downto 0) => O255(4 downto 0),
      \wptr_reg[4]_3\(4 downto 0) => O251(4 downto 0),
      \wptr_reg[4]_4\(4 downto 0) => O253(4 downto 0),
      \wptr_reg[4]_5\(4 downto 0) => O259(4 downto 0),
      \wptr_reg[4]_6\(4 downto 0) => O261(4 downto 0),
      \wptr_reg[4]_7\(4 downto 0) => O263(4 downto 0),
      \wptr_reg[4]_8\(4 downto 0) => O265(4 downto 0),
      \wptr_reg[4]_9\(4 downto 0) => O268(4 downto 0),
      wr_latency_start => wr_latency_start
    );
metric_counters_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_counters
     port map (
      Acc_OF => Acc_OF_2,
      Acc_OF_reg => Acc_OF_1,
      Acc_OF_reg_0 => Acc_OF_0,
      \Accum_i_reg[31]\(31 downto 0) => Metric_Cnt_1(31 downto 0),
      \Accum_i_reg[31]_0\(31 downto 0) => Metric_Cnt_2(31 downto 0),
      \Accum_i_reg[31]_1\(31 downto 0) => Metric_Cnt_0(31 downto 0),
      \Accum_i_reg[32]\(1) => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\(32),
      \Accum_i_reg[32]\(0) => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\(15),
      \Accum_i_reg[32]_0\(0) => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\(32),
      \Accum_i_reg[32]_1\(0) => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\(32),
      Add_in_Valid => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/Add_in_Valid\,
      Add_in_Valid_2 => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/Add_in_Valid\,
      Add_in_Valid_3 => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/Add_in_Valid\,
      CO(0) => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12\,
      D(31 downto 0) => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/Add_in\(31 downto 0),
      \GEN_MUX_N_CNT.Add_in_Valid_reg\ => metric_counters_inst_n_3,
      \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ => metric_counters_inst_n_5,
      \GEN_MUX_N_CNT.Add_in_Valid_reg_1\ => metric_counters_inst_n_7,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(15) => metric_counters_inst_n_25,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(14) => metric_counters_inst_n_26,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(13) => metric_counters_inst_n_27,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(12) => metric_counters_inst_n_28,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(11) => metric_counters_inst_n_29,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(10) => metric_counters_inst_n_30,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(9) => metric_counters_inst_n_31,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(8) => metric_counters_inst_n_32,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(7) => metric_counters_inst_n_33,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(6) => metric_counters_inst_n_34,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(5) => metric_counters_inst_n_35,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(4) => metric_counters_inst_n_36,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(3) => metric_counters_inst_n_37,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(2) => metric_counters_inst_n_38,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(1) => metric_counters_inst_n_39,
      \GEN_MUX_N_CNT.Add_in_reg[15]\(0) => metric_counters_inst_n_40,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(15) => metric_counters_inst_n_41,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(14) => metric_counters_inst_n_42,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(13) => metric_counters_inst_n_43,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(12) => metric_counters_inst_n_44,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(11) => metric_counters_inst_n_45,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(10) => metric_counters_inst_n_46,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(9) => metric_counters_inst_n_47,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(8) => metric_counters_inst_n_48,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(7) => metric_counters_inst_n_49,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(6) => metric_counters_inst_n_50,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(5) => metric_counters_inst_n_51,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(4) => metric_counters_inst_n_52,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(3) => metric_counters_inst_n_53,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(2) => metric_counters_inst_n_54,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(1) => metric_counters_inst_n_55,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\(0) => metric_counters_inst_n_56,
      \GEN_MUX_N_CNT.Add_in_reg[31]\(31 downto 0) => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/Add_in\(31 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[31]_0\(31 downto 0) => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/Add_in\(31 downto 0),
      \GEN_MUX_N_CNT.accumulate_reg\ => register_module_inst_n_248,
      \GEN_MUX_N_CNT.accumulate_reg_0\ => register_module_inst_n_250,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(31 downto 0) => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/incrementer_input_reg_val\(31 downto 0),
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0\(31 downto 0) => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/incrementer_input_reg_val\(31 downto 0),
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1\(31 downto 0) => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/incrementer_input_reg_val\(31 downto 0),
      Incr_by_1_reg(0) => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12\,
      Incr_by_1_reg_0(0) => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12\,
      Incr_by_1_reg_i_2(15 downto 0) => Range_Reg_1(15 downto 0),
      \Incr_by_1_reg_i_2__0\(15 downto 0) => Range_Reg_2(15 downto 0),
      \Incr_by_1_reg_i_2__1\(15 downto 0) => Range_Reg_0(15 downto 0),
      \Incrementer_reg[31]\(31 downto 0) => Incrementer_1(31 downto 0),
      \Incrementer_reg[31]_0\(31 downto 0) => Incrementer_2(31 downto 0),
      \Incrementer_reg[31]_1\(31 downto 0) => Incrementer_0(31 downto 0),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(15) => metric_counters_inst_n_9,
      Q(14) => metric_counters_inst_n_10,
      Q(13) => metric_counters_inst_n_11,
      Q(12) => metric_counters_inst_n_12,
      Q(11) => metric_counters_inst_n_13,
      Q(10) => metric_counters_inst_n_14,
      Q(9) => metric_counters_inst_n_15,
      Q(8) => metric_counters_inst_n_16,
      Q(7) => metric_counters_inst_n_17,
      Q(6) => metric_counters_inst_n_18,
      Q(5) => metric_counters_inst_n_19,
      Q(4) => metric_counters_inst_n_20,
      Q(3) => metric_counters_inst_n_21,
      Q(2) => metric_counters_inst_n_22,
      Q(1) => metric_counters_inst_n_23,
      Q(0) => metric_counters_inst_n_24,
      SR(0) => \^p_0_in\,
      accumulate => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/accumulate\,
      accumulate_0 => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/accumulate\,
      accumulate_1 => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/accumulate\,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      p_1_in => p_1_in
    );
mon_fifo_ext_event0_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0\
     port map (
      Ext_Event_going_on => Ext_Event_going_on_0,
      Ext_Event_going_on_reg => mon_fifo_ext_event0_inst_n_0,
      SR(0) => \^p_0_in\,
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0\ => mon_fifo_ext_event0_inst_n_2,
      \USE_MON_FIFO.fifo_rd_en_reg_reg_0\ => mon_fifo_ext_event0_inst_n_1,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      ext_clk_0 => ext_clk_0,
      ext_rstn_0 => ext_rstn_0,
      \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\(2 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\(2 downto 0),
      rst_int_n => rst_int_n_1
    );
mon_fifo_inst_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo
     port map (
      core_aresetn => core_aresetn,
      slot_0_axi_aclk => slot_0_axi_aclk
    );
\p_in_d1_cdc_from_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cdc_sync_inst2/p_0_in0_in\,
      I1 => Rd_En_sync,
      O => \cdc_sync_inst2/p_in_d1_cdc_from_reg0\
    );
register_module_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_register_module
     port map (
      ARID_reg => ARID_reg,
      ARID_reg_21 => ARID_reg_8,
      \Accum_i_reg[32]\ => metric_counters_inst_n_3,
      \Accum_i_reg[32]_0\ => metric_counters_inst_n_5,
      \Accum_i_reg[32]_1\ => metric_counters_inst_n_7,
      Add_in_Valid => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/Add_in_Valid\,
      Add_in_Valid_13 => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/Add_in_Valid\,
      Add_in_Valid_14 => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/Add_in_Valid\,
      Addr_3downto0_is_0x4 => Addr_3downto0_is_0x4,
      Addr_3downto0_is_0xC => Addr_3downto0_is_0xC,
      Addr_7downto4_is_0x0 => Addr_7downto4_is_0x0,
      Addr_7downto4_is_0x1 => Addr_7downto4_is_0x1,
      Beat_fifo_Wr_en => Beat_fifo_Wr_en,
      Beat_fifo_Wr_en_18 => Beat_fifo_Wr_en_9,
      Bus2IP_RdCE => Bus2IP_RdCE,
      CO(0) => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12\,
      Carry_Out_reg => register_module_inst_n_61,
      Control_Set_Rd_En => Control_Set_Rd_En,
      Control_Set_Wr_En => Control_Set_Wr_En,
      \Count_Out_i_reg[32]\ => register_module_inst_n_60,
      D(31 downto 0) => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/Add_in\(31 downto 0),
      E(0) => IP2Bus_DataValid,
      En_Id_Based => En_Id_Based_sync,
      En_Id_Based_reg_0(0) => Rd_Latency_Fifo_Wr_En1_25,
      En_Id_Based_reg_1(0) => Rd_Latency_Fifo_Wr_En1,
      Enlog_Reg_Set_Rd_En => Enlog_Reg_Set_Rd_En,
      Event_Log_Set_Rd_En => Event_Log_Set_Rd_En,
      Ext_Trig_Metric_en => Ext_Trig_Metric_en,
      Ext_Trig_Metric_en_17 => Ext_Trig_Metric_en_7,
      External_Event_Cnt_En(1 downto 0) => External_Event_Cnt_En(1 downto 0),
      F1_Wr_En => \^f1_wr_en\,
      F1_Wr_En_1 => \^f1_wr_en_1\,
      FBC_Rd_Data => FBC_Rd_Data_18,
      FBC_Rd_Data_24 => FBC_Rd_Data,
      FBC_Rd_Vld => FBC_Rd_Vld_16,
      FBC_Rd_Vld_25 => FBC_Rd_Vld,
      FSWI_Rd_Vld => FSWI_Rd_Vld,
      \GEN_ARSIZE_AXI4.Num_RLasts_En_reg\(0) => p_46_in,
      \GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0\(0) => p_46_in_15,
      \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\(31 downto 0) => Global_Clk_Cnt(31 downto 0),
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\ => register_module_inst_n_130,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1\ => register_module_inst_n_131,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_2\ => register_module_inst_n_231,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3\ => register_module_inst_n_242,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4\ => register_module_inst_n_243,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5\ => register_module_inst_n_264,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_6\ => register_module_inst_n_265,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_7\ => register_module_inst_n_266,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_8\ => register_module_inst_n_267,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9\ => register_module_inst_n_268,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0\ => register_module_inst_n_234,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1\ => register_module_inst_n_241,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0\(0) => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/incrementer_input_reg_val\(0),
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_1\ => register_module_inst_n_250,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0\(2) => Metric_Sel_0(5),
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0\(1) => Metric_Sel_0(2),
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0\(0) => Metric_Sel_0(0),
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1\ => register_module_inst_n_263,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0\(0) => Metric_Sel_Reg_0_Wr_En,
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0\(15 downto 0) => Range_Reg_0(15 downto 0),
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\(0) => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12\,
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0\(0) => Range_Reg_0_CDC0,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_0\ => register_module_inst_n_132,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_1\ => register_module_inst_n_165,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2\ => register_module_inst_n_236,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3\ => register_module_inst_n_237,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_4\ => register_module_inst_n_246,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5\ => register_module_inst_n_252,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_6\ => register_module_inst_n_253,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_7\ => register_module_inst_n_254,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_8\ => register_module_inst_n_255,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9\ => register_module_inst_n_256,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0\ => register_module_inst_n_232,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1\ => register_module_inst_n_235,
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[4]_0\(0) => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/incrementer_input_reg_val\(0),
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0\(2) => Metric_Sel_1(5),
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0\(1) => Metric_Sel_1(2),
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0\(0) => Metric_Sel_1(0),
      \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1\ => register_module_inst_n_251,
      \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0\(0) => Range_Reg_1_CDC0,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_0\ => register_module_inst_n_124,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_1\ => register_module_inst_n_125,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_2\ => register_module_inst_n_198,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3\ => register_module_inst_n_239,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4\ => register_module_inst_n_240,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5\ => register_module_inst_n_258,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_6\ => register_module_inst_n_259,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_7\ => register_module_inst_n_260,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_8\ => register_module_inst_n_261,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9\ => register_module_inst_n_262,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0\ => register_module_inst_n_233,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1\ => register_module_inst_n_238,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_0\(0) => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/incrementer_input_reg_val\(0),
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_1\ => register_module_inst_n_248,
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0\(2) => Metric_Sel_2(5),
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0\(1) => Metric_Sel_2(2),
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0\(0) => Metric_Sel_2(0),
      \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1\ => register_module_inst_n_257,
      \GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0\(15 downto 0) => Range_Reg_2(15 downto 0),
      \GEN_METRIC_2.Range_Reg_2_CDC_reg[30]_0\(0) => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12\,
      \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0\(0) => Range_Reg_2_CDC0,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\(31 downto 0) => Incrementer_0(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\(31 downto 0) => Incrementer_1(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\(31 downto 0) => Metric_Cnt_0(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\(31 downto 0) => Metric_Cnt_1(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\(31 downto 0) => Samp_Incrementer_0(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\(31 downto 0) => Samp_Incrementer_1(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\(31 downto 0) => Samp_Metric_Cnt_0(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\(31 downto 0) => Samp_Metric_Cnt_1(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\(31 downto 0) => Incrementer_2(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\(31 downto 0) => Samp_Incrementer_2(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0\(31 downto 0) => Metric_Cnt_2(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1\(31 downto 0) => Samp_Metric_Cnt_2(31 downto 0),
      \GEN_MUX_N_CNT.Add_in[0]_i_2_0\ => metric_calc_inst0_n_264,
      \GEN_MUX_N_CNT.Add_in[0]_i_2__0_0\ => metric_calc_inst0_n_265,
      \GEN_MUX_N_CNT.Add_in[0]_i_2__1_0\ => metric_calc_inst0_n_266,
      \GEN_MUX_N_CNT.Add_in[10]_i_4__1_0\ => metric_calc_inst0_n_103,
      \GEN_MUX_N_CNT.Add_in[11]_i_4__1_0\ => metric_calc_inst0_n_104,
      \GEN_MUX_N_CNT.Add_in[12]_i_4__1_0\ => metric_calc_inst0_n_105,
      \GEN_MUX_N_CNT.Add_in[13]_i_4__1_0\ => metric_calc_inst0_n_106,
      \GEN_MUX_N_CNT.Add_in[14]_i_4__1_0\ => metric_calc_inst0_n_107,
      \GEN_MUX_N_CNT.Add_in[15]_i_4__1_0\ => metric_calc_inst0_n_108,
      \GEN_MUX_N_CNT.Add_in[16]_i_4__1_0\ => metric_calc_inst0_n_109,
      \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0\ => metric_calc_inst0_n_94,
      \GEN_MUX_N_CNT.Add_in[2]_i_3__1_0\ => metric_calc_inst0_n_95,
      \GEN_MUX_N_CNT.Add_in[3]_i_4__1_0\ => metric_calc_inst0_n_96,
      \GEN_MUX_N_CNT.Add_in[4]_i_4__1_0\ => metric_calc_inst0_n_97,
      \GEN_MUX_N_CNT.Add_in[5]_i_4__1_0\ => metric_calc_inst0_n_98,
      \GEN_MUX_N_CNT.Add_in[6]_i_4__1_0\ => metric_calc_inst0_n_99,
      \GEN_MUX_N_CNT.Add_in[7]_i_4__1_0\ => metric_calc_inst0_n_100,
      \GEN_MUX_N_CNT.Add_in[8]_i_4__1_0\ => metric_calc_inst0_n_101,
      \GEN_MUX_N_CNT.Add_in[9]_i_4__1_0\ => metric_calc_inst0_n_102,
      \GEN_MUX_N_CNT.Add_in_Valid_i_2_0\ => metric_calc_inst0_n_262,
      \GEN_MUX_N_CNT.Add_in_Valid_i_2_1\ => \GEN_SLOT1.metric_calc_inst1_n_247\,
      \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_0\ => metric_calc_inst0_n_263,
      \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_1\ => \GEN_SLOT1.metric_calc_inst1_n_248\,
      \GEN_MUX_N_CNT.Add_in_Valid_i_5_0\ => \GEN_SLOT1.metric_calc_inst1_n_246\,
      \GEN_MUX_N_CNT.Add_in_Valid_reg\ => metric_calc_inst0_n_261,
      \GEN_MUX_N_CNT.Add_in_reg[0]\(0) => FSWI1_Rd_Data(0),
      \GEN_MUX_N_CNT.Add_in_reg[0]_0\ => \GEN_SLOT1.metric_calc_inst1_n_374\,
      \GEN_MUX_N_CNT.Add_in_reg[0]_1\ => \GEN_SLOT1.metric_calc_inst1_n_423\,
      \GEN_MUX_N_CNT.Add_in_reg[0]_2\ => \GEN_SLOT1.metric_calc_inst1_n_472\,
      \GEN_MUX_N_CNT.Add_in_reg[10]\ => \GEN_SLOT1.metric_calc_inst1_n_225\,
      \GEN_MUX_N_CNT.Add_in_reg[10]_0\ => \GEN_SLOT1.metric_calc_inst1_n_367\,
      \GEN_MUX_N_CNT.Add_in_reg[10]_1\ => \GEN_SLOT1.metric_calc_inst1_n_226\,
      \GEN_MUX_N_CNT.Add_in_reg[10]_2\ => \GEN_SLOT1.metric_calc_inst1_n_416\,
      \GEN_MUX_N_CNT.Add_in_reg[10]_3\ => \GEN_SLOT1.metric_calc_inst1_n_227\,
      \GEN_MUX_N_CNT.Add_in_reg[10]_4\ => \GEN_SLOT1.metric_calc_inst1_n_465\,
      \GEN_MUX_N_CNT.Add_in_reg[11]\ => \GEN_SLOT1.metric_calc_inst1_n_228\,
      \GEN_MUX_N_CNT.Add_in_reg[11]_0\ => \GEN_SLOT1.metric_calc_inst1_n_368\,
      \GEN_MUX_N_CNT.Add_in_reg[11]_1\ => \GEN_SLOT1.metric_calc_inst1_n_229\,
      \GEN_MUX_N_CNT.Add_in_reg[11]_2\ => \GEN_SLOT1.metric_calc_inst1_n_417\,
      \GEN_MUX_N_CNT.Add_in_reg[11]_3\ => \GEN_SLOT1.metric_calc_inst1_n_230\,
      \GEN_MUX_N_CNT.Add_in_reg[11]_4\ => \GEN_SLOT1.metric_calc_inst1_n_466\,
      \GEN_MUX_N_CNT.Add_in_reg[12]\ => \GEN_SLOT1.metric_calc_inst1_n_231\,
      \GEN_MUX_N_CNT.Add_in_reg[12]_0\ => \GEN_SLOT1.metric_calc_inst1_n_369\,
      \GEN_MUX_N_CNT.Add_in_reg[12]_1\ => \GEN_SLOT1.metric_calc_inst1_n_232\,
      \GEN_MUX_N_CNT.Add_in_reg[12]_2\ => \GEN_SLOT1.metric_calc_inst1_n_418\,
      \GEN_MUX_N_CNT.Add_in_reg[12]_3\ => \GEN_SLOT1.metric_calc_inst1_n_233\,
      \GEN_MUX_N_CNT.Add_in_reg[12]_4\ => \GEN_SLOT1.metric_calc_inst1_n_467\,
      \GEN_MUX_N_CNT.Add_in_reg[13]\ => \GEN_SLOT1.metric_calc_inst1_n_234\,
      \GEN_MUX_N_CNT.Add_in_reg[13]_0\ => \GEN_SLOT1.metric_calc_inst1_n_370\,
      \GEN_MUX_N_CNT.Add_in_reg[13]_1\ => \GEN_SLOT1.metric_calc_inst1_n_235\,
      \GEN_MUX_N_CNT.Add_in_reg[13]_2\ => \GEN_SLOT1.metric_calc_inst1_n_419\,
      \GEN_MUX_N_CNT.Add_in_reg[13]_3\ => \GEN_SLOT1.metric_calc_inst1_n_236\,
      \GEN_MUX_N_CNT.Add_in_reg[13]_4\ => \GEN_SLOT1.metric_calc_inst1_n_468\,
      \GEN_MUX_N_CNT.Add_in_reg[14]\ => \GEN_SLOT1.metric_calc_inst1_n_237\,
      \GEN_MUX_N_CNT.Add_in_reg[14]_0\ => \GEN_SLOT1.metric_calc_inst1_n_371\,
      \GEN_MUX_N_CNT.Add_in_reg[14]_1\ => \GEN_SLOT1.metric_calc_inst1_n_238\,
      \GEN_MUX_N_CNT.Add_in_reg[14]_2\ => \GEN_SLOT1.metric_calc_inst1_n_420\,
      \GEN_MUX_N_CNT.Add_in_reg[14]_3\ => \GEN_SLOT1.metric_calc_inst1_n_239\,
      \GEN_MUX_N_CNT.Add_in_reg[14]_4\ => \GEN_SLOT1.metric_calc_inst1_n_469\,
      \GEN_MUX_N_CNT.Add_in_reg[15]\ => \GEN_SLOT1.metric_calc_inst1_n_240\,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\ => \GEN_SLOT1.metric_calc_inst1_n_372\,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\ => \GEN_SLOT1.metric_calc_inst1_n_241\,
      \GEN_MUX_N_CNT.Add_in_reg[15]_2\ => \GEN_SLOT1.metric_calc_inst1_n_421\,
      \GEN_MUX_N_CNT.Add_in_reg[15]_3\ => \GEN_SLOT1.metric_calc_inst1_n_242\,
      \GEN_MUX_N_CNT.Add_in_reg[15]_4\ => \GEN_SLOT1.metric_calc_inst1_n_470\,
      \GEN_MUX_N_CNT.Add_in_reg[16]\(16 downto 0) => S0_Read_Byte_Cnt(16 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[16]_0\ => \GEN_SLOT1.metric_calc_inst1_n_243\,
      \GEN_MUX_N_CNT.Add_in_reg[16]_1\ => \GEN_SLOT1.metric_calc_inst1_n_373\,
      \GEN_MUX_N_CNT.Add_in_reg[16]_2\ => \GEN_SLOT1.metric_calc_inst1_n_244\,
      \GEN_MUX_N_CNT.Add_in_reg[16]_3\ => \GEN_SLOT1.metric_calc_inst1_n_422\,
      \GEN_MUX_N_CNT.Add_in_reg[16]_4\ => \GEN_SLOT1.metric_calc_inst1_n_245\,
      \GEN_MUX_N_CNT.Add_in_reg[16]_5\ => \GEN_SLOT1.metric_calc_inst1_n_471\,
      \GEN_MUX_N_CNT.Add_in_reg[16]_6\(15 downto 2) => S1_Read_Byte_Cnt(16 downto 3),
      \GEN_MUX_N_CNT.Add_in_reg[16]_6\(1 downto 0) => S1_Read_Byte_Cnt(1 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[16]_7\(15 downto 2) => S1_Max_Read_Latency(16 downto 3),
      \GEN_MUX_N_CNT.Add_in_reg[16]_7\(1 downto 0) => S1_Max_Read_Latency(1 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[17]\ => \GEN_SLOT1.metric_calc_inst1_n_249\,
      \GEN_MUX_N_CNT.Add_in_reg[17]_0\ => \GEN_SLOT1.metric_calc_inst1_n_266\,
      \GEN_MUX_N_CNT.Add_in_reg[17]_1\ => \GEN_SLOT1.metric_calc_inst1_n_267\,
      \GEN_MUX_N_CNT.Add_in_reg[17]_2\ => \GEN_SLOT1.metric_calc_inst1_n_65\,
      \GEN_MUX_N_CNT.Add_in_reg[18]\ => \GEN_SLOT1.metric_calc_inst1_n_268\,
      \GEN_MUX_N_CNT.Add_in_reg[18]_0\ => \GEN_SLOT1.metric_calc_inst1_n_269\,
      \GEN_MUX_N_CNT.Add_in_reg[18]_1\ => \GEN_SLOT1.metric_calc_inst1_n_270\,
      \GEN_MUX_N_CNT.Add_in_reg[18]_2\ => \GEN_SLOT1.metric_calc_inst1_n_66\,
      \GEN_MUX_N_CNT.Add_in_reg[19]\ => \GEN_SLOT1.metric_calc_inst1_n_271\,
      \GEN_MUX_N_CNT.Add_in_reg[19]_0\ => \GEN_SLOT1.metric_calc_inst1_n_272\,
      \GEN_MUX_N_CNT.Add_in_reg[19]_1\ => \GEN_SLOT1.metric_calc_inst1_n_273\,
      \GEN_MUX_N_CNT.Add_in_reg[19]_2\ => \GEN_SLOT1.metric_calc_inst1_n_67\,
      \GEN_MUX_N_CNT.Add_in_reg[1]\ => \GEN_SLOT1.metric_calc_inst1_n_201\,
      \GEN_MUX_N_CNT.Add_in_reg[1]_0\ => \GEN_SLOT1.metric_calc_inst1_n_358\,
      \GEN_MUX_N_CNT.Add_in_reg[1]_1\ => \GEN_SLOT1.metric_calc_inst1_n_202\,
      \GEN_MUX_N_CNT.Add_in_reg[1]_2\ => \GEN_SLOT1.metric_calc_inst1_n_407\,
      \GEN_MUX_N_CNT.Add_in_reg[1]_3\ => \GEN_SLOT1.metric_calc_inst1_n_203\,
      \GEN_MUX_N_CNT.Add_in_reg[1]_4\ => \GEN_SLOT1.metric_calc_inst1_n_456\,
      \GEN_MUX_N_CNT.Add_in_reg[20]\ => \GEN_SLOT1.metric_calc_inst1_n_274\,
      \GEN_MUX_N_CNT.Add_in_reg[20]_0\ => \GEN_SLOT1.metric_calc_inst1_n_275\,
      \GEN_MUX_N_CNT.Add_in_reg[20]_1\ => \GEN_SLOT1.metric_calc_inst1_n_276\,
      \GEN_MUX_N_CNT.Add_in_reg[20]_2\ => \GEN_SLOT1.metric_calc_inst1_n_68\,
      \GEN_MUX_N_CNT.Add_in_reg[21]\ => \GEN_SLOT1.metric_calc_inst1_n_277\,
      \GEN_MUX_N_CNT.Add_in_reg[21]_0\ => \GEN_SLOT1.metric_calc_inst1_n_278\,
      \GEN_MUX_N_CNT.Add_in_reg[21]_1\ => \GEN_SLOT1.metric_calc_inst1_n_279\,
      \GEN_MUX_N_CNT.Add_in_reg[21]_2\ => \GEN_SLOT1.metric_calc_inst1_n_69\,
      \GEN_MUX_N_CNT.Add_in_reg[22]\ => \GEN_SLOT1.metric_calc_inst1_n_280\,
      \GEN_MUX_N_CNT.Add_in_reg[22]_0\ => \GEN_SLOT1.metric_calc_inst1_n_281\,
      \GEN_MUX_N_CNT.Add_in_reg[22]_1\ => \GEN_SLOT1.metric_calc_inst1_n_282\,
      \GEN_MUX_N_CNT.Add_in_reg[22]_2\ => \GEN_SLOT1.metric_calc_inst1_n_70\,
      \GEN_MUX_N_CNT.Add_in_reg[23]\ => \GEN_SLOT1.metric_calc_inst1_n_283\,
      \GEN_MUX_N_CNT.Add_in_reg[23]_0\ => \GEN_SLOT1.metric_calc_inst1_n_284\,
      \GEN_MUX_N_CNT.Add_in_reg[23]_1\ => \GEN_SLOT1.metric_calc_inst1_n_285\,
      \GEN_MUX_N_CNT.Add_in_reg[23]_2\ => \GEN_SLOT1.metric_calc_inst1_n_71\,
      \GEN_MUX_N_CNT.Add_in_reg[24]\ => \GEN_SLOT1.metric_calc_inst1_n_286\,
      \GEN_MUX_N_CNT.Add_in_reg[24]_0\ => \GEN_SLOT1.metric_calc_inst1_n_287\,
      \GEN_MUX_N_CNT.Add_in_reg[24]_1\ => \GEN_SLOT1.metric_calc_inst1_n_288\,
      \GEN_MUX_N_CNT.Add_in_reg[24]_2\ => \GEN_SLOT1.metric_calc_inst1_n_72\,
      \GEN_MUX_N_CNT.Add_in_reg[25]\ => \GEN_SLOT1.metric_calc_inst1_n_289\,
      \GEN_MUX_N_CNT.Add_in_reg[25]_0\ => \GEN_SLOT1.metric_calc_inst1_n_290\,
      \GEN_MUX_N_CNT.Add_in_reg[25]_1\ => \GEN_SLOT1.metric_calc_inst1_n_291\,
      \GEN_MUX_N_CNT.Add_in_reg[25]_2\ => \GEN_SLOT1.metric_calc_inst1_n_73\,
      \GEN_MUX_N_CNT.Add_in_reg[26]\ => \GEN_SLOT1.metric_calc_inst1_n_292\,
      \GEN_MUX_N_CNT.Add_in_reg[26]_0\ => \GEN_SLOT1.metric_calc_inst1_n_293\,
      \GEN_MUX_N_CNT.Add_in_reg[26]_1\ => \GEN_SLOT1.metric_calc_inst1_n_294\,
      \GEN_MUX_N_CNT.Add_in_reg[26]_2\ => \GEN_SLOT1.metric_calc_inst1_n_74\,
      \GEN_MUX_N_CNT.Add_in_reg[27]\ => \GEN_SLOT1.metric_calc_inst1_n_295\,
      \GEN_MUX_N_CNT.Add_in_reg[27]_0\ => \GEN_SLOT1.metric_calc_inst1_n_296\,
      \GEN_MUX_N_CNT.Add_in_reg[27]_1\ => \GEN_SLOT1.metric_calc_inst1_n_297\,
      \GEN_MUX_N_CNT.Add_in_reg[27]_2\ => \GEN_SLOT1.metric_calc_inst1_n_75\,
      \GEN_MUX_N_CNT.Add_in_reg[28]\ => \GEN_SLOT1.metric_calc_inst1_n_298\,
      \GEN_MUX_N_CNT.Add_in_reg[28]_0\ => \GEN_SLOT1.metric_calc_inst1_n_299\,
      \GEN_MUX_N_CNT.Add_in_reg[28]_1\ => \GEN_SLOT1.metric_calc_inst1_n_300\,
      \GEN_MUX_N_CNT.Add_in_reg[28]_2\ => \GEN_SLOT1.metric_calc_inst1_n_76\,
      \GEN_MUX_N_CNT.Add_in_reg[29]\ => \GEN_SLOT1.metric_calc_inst1_n_301\,
      \GEN_MUX_N_CNT.Add_in_reg[29]_0\ => \GEN_SLOT1.metric_calc_inst1_n_302\,
      \GEN_MUX_N_CNT.Add_in_reg[29]_1\ => \GEN_SLOT1.metric_calc_inst1_n_303\,
      \GEN_MUX_N_CNT.Add_in_reg[29]_2\ => \GEN_SLOT1.metric_calc_inst1_n_77\,
      \GEN_MUX_N_CNT.Add_in_reg[2]\ => \GEN_SLOT1.metric_calc_inst1_n_310\,
      \GEN_MUX_N_CNT.Add_in_reg[2]_0\ => \GEN_SLOT1.metric_calc_inst1_n_375\,
      \GEN_MUX_N_CNT.Add_in_reg[2]_1\ => \GEN_SLOT1.metric_calc_inst1_n_424\,
      \GEN_MUX_N_CNT.Add_in_reg[2]_2\(0) => FBC1_Rd_Data_4(34),
      \GEN_MUX_N_CNT.Add_in_reg[2]_3\ => \GEN_SLOT1.metric_calc_inst1_n_359\,
      \GEN_MUX_N_CNT.Add_in_reg[2]_4\ => \GEN_SLOT1.metric_calc_inst1_n_408\,
      \GEN_MUX_N_CNT.Add_in_reg[2]_5\ => \GEN_SLOT1.metric_calc_inst1_n_457\,
      \GEN_MUX_N_CNT.Add_in_reg[2]_6\ => \GEN_SLOT1.metric_calc_inst1_n_64\,
      \GEN_MUX_N_CNT.Add_in_reg[30]\ => \GEN_SLOT1.metric_calc_inst1_n_304\,
      \GEN_MUX_N_CNT.Add_in_reg[30]_0\ => \GEN_SLOT1.metric_calc_inst1_n_305\,
      \GEN_MUX_N_CNT.Add_in_reg[30]_1\ => \GEN_SLOT1.metric_calc_inst1_n_306\,
      \GEN_MUX_N_CNT.Add_in_reg[30]_2\ => \GEN_SLOT1.metric_calc_inst1_n_78\,
      \GEN_MUX_N_CNT.Add_in_reg[31]\(31 downto 0) => S0_Max_Read_Latency(31 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[31]_0\(31 downto 0) => S0_Min_Read_Latency(31 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[31]_1\ => \GEN_SLOT1.metric_calc_inst1_n_307\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_10\(31 downto 0) => S1_Write_Latency(31 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[31]_11\ => \GEN_SLOT1.metric_calc_inst1_n_79\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_2\ => \GEN_SLOT1.metric_calc_inst1_n_308\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_3\ => \GEN_SLOT1.metric_calc_inst1_n_309\,
      \GEN_MUX_N_CNT.Add_in_reg[31]_4\(31 downto 0) => S1_Min_Read_Latency(31 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[31]_5\(31 downto 0) => S1_Min_Write_Latency(31 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[31]_6\(31 downto 0) => S0_Max_Write_Latency(31 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[31]_7\(31 downto 0) => S0_Min_Write_Latency(31 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[31]_8\(31 downto 0) => S1_Max_Write_Latency(31 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[31]_9\(31 downto 0) => S0_Write_Latency(31 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[3]\ => \GEN_SLOT1.metric_calc_inst1_n_204\,
      \GEN_MUX_N_CNT.Add_in_reg[3]_0\ => \GEN_SLOT1.metric_calc_inst1_n_360\,
      \GEN_MUX_N_CNT.Add_in_reg[3]_1\ => \GEN_SLOT1.metric_calc_inst1_n_205\,
      \GEN_MUX_N_CNT.Add_in_reg[3]_2\ => \GEN_SLOT1.metric_calc_inst1_n_409\,
      \GEN_MUX_N_CNT.Add_in_reg[3]_3\ => \GEN_SLOT1.metric_calc_inst1_n_206\,
      \GEN_MUX_N_CNT.Add_in_reg[3]_4\ => \GEN_SLOT1.metric_calc_inst1_n_458\,
      \GEN_MUX_N_CNT.Add_in_reg[4]\ => \GEN_SLOT1.metric_calc_inst1_n_207\,
      \GEN_MUX_N_CNT.Add_in_reg[4]_0\ => \GEN_SLOT1.metric_calc_inst1_n_361\,
      \GEN_MUX_N_CNT.Add_in_reg[4]_1\ => \GEN_SLOT1.metric_calc_inst1_n_208\,
      \GEN_MUX_N_CNT.Add_in_reg[4]_2\ => \GEN_SLOT1.metric_calc_inst1_n_410\,
      \GEN_MUX_N_CNT.Add_in_reg[4]_3\ => \GEN_SLOT1.metric_calc_inst1_n_209\,
      \GEN_MUX_N_CNT.Add_in_reg[4]_4\ => \GEN_SLOT1.metric_calc_inst1_n_459\,
      \GEN_MUX_N_CNT.Add_in_reg[5]\ => \GEN_SLOT1.metric_calc_inst1_n_210\,
      \GEN_MUX_N_CNT.Add_in_reg[5]_0\ => \GEN_SLOT1.metric_calc_inst1_n_362\,
      \GEN_MUX_N_CNT.Add_in_reg[5]_1\ => \GEN_SLOT1.metric_calc_inst1_n_211\,
      \GEN_MUX_N_CNT.Add_in_reg[5]_2\ => \GEN_SLOT1.metric_calc_inst1_n_411\,
      \GEN_MUX_N_CNT.Add_in_reg[5]_3\ => \GEN_SLOT1.metric_calc_inst1_n_212\,
      \GEN_MUX_N_CNT.Add_in_reg[5]_4\ => \GEN_SLOT1.metric_calc_inst1_n_460\,
      \GEN_MUX_N_CNT.Add_in_reg[6]\ => \GEN_SLOT1.metric_calc_inst1_n_213\,
      \GEN_MUX_N_CNT.Add_in_reg[6]_0\ => \GEN_SLOT1.metric_calc_inst1_n_363\,
      \GEN_MUX_N_CNT.Add_in_reg[6]_1\ => \GEN_SLOT1.metric_calc_inst1_n_214\,
      \GEN_MUX_N_CNT.Add_in_reg[6]_2\ => \GEN_SLOT1.metric_calc_inst1_n_412\,
      \GEN_MUX_N_CNT.Add_in_reg[6]_3\ => \GEN_SLOT1.metric_calc_inst1_n_215\,
      \GEN_MUX_N_CNT.Add_in_reg[6]_4\ => \GEN_SLOT1.metric_calc_inst1_n_461\,
      \GEN_MUX_N_CNT.Add_in_reg[7]\ => \GEN_SLOT1.metric_calc_inst1_n_216\,
      \GEN_MUX_N_CNT.Add_in_reg[7]_0\ => \GEN_SLOT1.metric_calc_inst1_n_364\,
      \GEN_MUX_N_CNT.Add_in_reg[7]_1\ => \GEN_SLOT1.metric_calc_inst1_n_217\,
      \GEN_MUX_N_CNT.Add_in_reg[7]_2\ => \GEN_SLOT1.metric_calc_inst1_n_413\,
      \GEN_MUX_N_CNT.Add_in_reg[7]_3\ => \GEN_SLOT1.metric_calc_inst1_n_218\,
      \GEN_MUX_N_CNT.Add_in_reg[7]_4\ => \GEN_SLOT1.metric_calc_inst1_n_462\,
      \GEN_MUX_N_CNT.Add_in_reg[8]\ => \GEN_SLOT1.metric_calc_inst1_n_219\,
      \GEN_MUX_N_CNT.Add_in_reg[8]_0\ => \GEN_SLOT1.metric_calc_inst1_n_365\,
      \GEN_MUX_N_CNT.Add_in_reg[8]_1\ => \GEN_SLOT1.metric_calc_inst1_n_220\,
      \GEN_MUX_N_CNT.Add_in_reg[8]_2\ => \GEN_SLOT1.metric_calc_inst1_n_414\,
      \GEN_MUX_N_CNT.Add_in_reg[8]_3\ => \GEN_SLOT1.metric_calc_inst1_n_221\,
      \GEN_MUX_N_CNT.Add_in_reg[8]_4\ => \GEN_SLOT1.metric_calc_inst1_n_463\,
      \GEN_MUX_N_CNT.Add_in_reg[9]\ => \GEN_SLOT1.metric_calc_inst1_n_222\,
      \GEN_MUX_N_CNT.Add_in_reg[9]_0\ => \GEN_SLOT1.metric_calc_inst1_n_366\,
      \GEN_MUX_N_CNT.Add_in_reg[9]_1\ => \GEN_SLOT1.metric_calc_inst1_n_223\,
      \GEN_MUX_N_CNT.Add_in_reg[9]_2\ => \GEN_SLOT1.metric_calc_inst1_n_415\,
      \GEN_MUX_N_CNT.Add_in_reg[9]_3\ => \GEN_SLOT1.metric_calc_inst1_n_224\,
      \GEN_MUX_N_CNT.Add_in_reg[9]_4\ => \GEN_SLOT1.metric_calc_inst1_n_464\,
      \GEN_MUX_N_CNT.accumulate_reg\(1) => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\(32),
      \GEN_MUX_N_CNT.accumulate_reg\(0) => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\(15),
      \GEN_MUX_N_CNT.accumulate_reg_0\(0) => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\(32),
      \GEN_MUX_N_CNT.accumulate_reg_1\(0) => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\(32),
      \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_0\(0) => FBC1_Rd_Data(0),
      \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_1\ => metric_calc_inst0_n_61,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\ => metric_calc_inst0_n_110,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0\ => \GEN_SLOT1.metric_calc_inst1_n_80\,
      Global_Clk_Cnt_En_sync => Global_Clk_Cnt_En_sync,
      Global_Clk_Cnt_LSB_Rd_En => Global_Clk_Cnt_LSB_Rd_En,
      Global_Clk_Cnt_MSB_Rd_En => Global_Clk_Cnt_MSB_Rd_En,
      Global_Clk_Cnt_Reset_reg_0 => register_module_inst_n_62,
      Global_Clk_Cnt_Reset_sync => Global_Clk_Cnt_Reset_sync,
      Global_Clk_Cnt_Set_Rd_En => Global_Clk_Cnt_Set_Rd_En,
      Global_Intr_En => Global_Intr_En,
      Global_Intr_En_reg_0 => Global_Intr_En_i_1_n_0,
      ID2_Mask_Rd_En => ID2_Mask_Rd_En,
      ID_Mask_Rd_En => ID_Mask_Rd_En,
      IP2Bus_DataValid_reg_0 => register_module_inst_n_27,
      \IP2Bus_Data_reg[12]_0\(11 downto 2) => Intr_Reg_IER(12 downto 3),
      \IP2Bus_Data_reg[12]_0\(1 downto 0) => Intr_Reg_IER(1 downto 0),
      \IP2Bus_Data_reg[31]_0\(31 downto 0) => IP2Bus_Data(31 downto 0),
      Incr_Reg_Set_Rd_En => Incr_Reg_Set_Rd_En,
      Incr_by_1_reg_i_3_0(15) => metric_counters_inst_n_9,
      Incr_by_1_reg_i_3_0(14) => metric_counters_inst_n_10,
      Incr_by_1_reg_i_3_0(13) => metric_counters_inst_n_11,
      Incr_by_1_reg_i_3_0(12) => metric_counters_inst_n_12,
      Incr_by_1_reg_i_3_0(11) => metric_counters_inst_n_13,
      Incr_by_1_reg_i_3_0(10) => metric_counters_inst_n_14,
      Incr_by_1_reg_i_3_0(9) => metric_counters_inst_n_15,
      Incr_by_1_reg_i_3_0(8) => metric_counters_inst_n_16,
      Incr_by_1_reg_i_3_0(7) => metric_counters_inst_n_17,
      Incr_by_1_reg_i_3_0(6) => metric_counters_inst_n_18,
      Incr_by_1_reg_i_3_0(5) => metric_counters_inst_n_19,
      Incr_by_1_reg_i_3_0(4) => metric_counters_inst_n_20,
      Incr_by_1_reg_i_3_0(3) => metric_counters_inst_n_21,
      Incr_by_1_reg_i_3_0(2) => metric_counters_inst_n_22,
      Incr_by_1_reg_i_3_0(1) => metric_counters_inst_n_23,
      Incr_by_1_reg_i_3_0(0) => metric_counters_inst_n_24,
      \Incr_by_1_reg_i_3__0_0\(15) => metric_counters_inst_n_25,
      \Incr_by_1_reg_i_3__0_0\(14) => metric_counters_inst_n_26,
      \Incr_by_1_reg_i_3__0_0\(13) => metric_counters_inst_n_27,
      \Incr_by_1_reg_i_3__0_0\(12) => metric_counters_inst_n_28,
      \Incr_by_1_reg_i_3__0_0\(11) => metric_counters_inst_n_29,
      \Incr_by_1_reg_i_3__0_0\(10) => metric_counters_inst_n_30,
      \Incr_by_1_reg_i_3__0_0\(9) => metric_counters_inst_n_31,
      \Incr_by_1_reg_i_3__0_0\(8) => metric_counters_inst_n_32,
      \Incr_by_1_reg_i_3__0_0\(7) => metric_counters_inst_n_33,
      \Incr_by_1_reg_i_3__0_0\(6) => metric_counters_inst_n_34,
      \Incr_by_1_reg_i_3__0_0\(5) => metric_counters_inst_n_35,
      \Incr_by_1_reg_i_3__0_0\(4) => metric_counters_inst_n_36,
      \Incr_by_1_reg_i_3__0_0\(3) => metric_counters_inst_n_37,
      \Incr_by_1_reg_i_3__0_0\(2) => metric_counters_inst_n_38,
      \Incr_by_1_reg_i_3__0_0\(1) => metric_counters_inst_n_39,
      \Incr_by_1_reg_i_3__0_0\(0) => metric_counters_inst_n_40,
      \Incr_by_1_reg_i_3__1_0\(15) => metric_counters_inst_n_41,
      \Incr_by_1_reg_i_3__1_0\(14) => metric_counters_inst_n_42,
      \Incr_by_1_reg_i_3__1_0\(13) => metric_counters_inst_n_43,
      \Incr_by_1_reg_i_3__1_0\(12) => metric_counters_inst_n_44,
      \Incr_by_1_reg_i_3__1_0\(11) => metric_counters_inst_n_45,
      \Incr_by_1_reg_i_3__1_0\(10) => metric_counters_inst_n_46,
      \Incr_by_1_reg_i_3__1_0\(9) => metric_counters_inst_n_47,
      \Incr_by_1_reg_i_3__1_0\(8) => metric_counters_inst_n_48,
      \Incr_by_1_reg_i_3__1_0\(7) => metric_counters_inst_n_49,
      \Incr_by_1_reg_i_3__1_0\(6) => metric_counters_inst_n_50,
      \Incr_by_1_reg_i_3__1_0\(5) => metric_counters_inst_n_51,
      \Incr_by_1_reg_i_3__1_0\(4) => metric_counters_inst_n_52,
      \Incr_by_1_reg_i_3__1_0\(3) => metric_counters_inst_n_53,
      \Incr_by_1_reg_i_3__1_0\(2) => metric_counters_inst_n_54,
      \Incr_by_1_reg_i_3__1_0\(1) => metric_counters_inst_n_55,
      \Incr_by_1_reg_i_3__1_0\(0) => metric_counters_inst_n_56,
      Interval_Cnt_En => Interval_Cnt_En,
      Interval_Cnt_En_reg_0 => Interval_Cnt_En_i_1_n_0,
      Interval_Cnt_Ld_reg_0 => Interval_Cnt_Ld_i_1_n_0,
      Interval_Cnt_Ld_sync => Interval_Cnt_Ld_sync,
      Intr_Reg_ISR(4 downto 2) => Intr_Reg_ISR(5 downto 3),
      Intr_Reg_ISR(1 downto 0) => Intr_Reg_ISR(1 downto 0),
      Intr_Reg_Set_Rd_En => Intr_Reg_Set_Rd_En,
      Lat_Addr_3downto0_is_0x8_reg_0 => axi_interface_inst_n_22,
      Lat_Addr_7downto4_is_0x2_reg_0 => axi_interface_inst_n_21,
      \Lat_Addr_9downto2_CDC_reg[7]_0\(7 downto 0) => Bus2IP_Addr(9 downto 2),
      Lat_Intr_Reg_GIE_Rd_En_reg_0 => axi_interface_inst_n_13,
      Lat_Intr_Reg_IER_Rd_En_reg_0 => axi_interface_inst_n_15,
      Lat_Intr_Reg_ISR_Rd_En_reg_0 => axi_interface_inst_n_16,
      Lat_Sample_Reg_Rd_En => Lat_Sample_Reg_Rd_En,
      Lat_Sample_Reg_Rd_En_d1 => Lat_Sample_Reg_Rd_En_d1,
      Lat_Status_Reg_FOC_Rd_En_reg_0 => axi_interface_inst_n_17,
      Lat_Status_Reg_WIF_Rd_En_reg_0 => axi_interface_inst_n_19,
      \Latency2_WID_CDC_reg[15]_0\(0) => Latency_ID2_Wr_En,
      Latency_ID2_Rd_En => Latency_ID2_Rd_En,
      Latency_ID_Rd_En => Latency_ID_Rd_En,
      \Latency_WID_CDC_reg[15]_0\(0) => Latency_ID_Wr_En,
      Metric_Cnt_Reg_Set_Rd_En => Metric_Cnt_Reg_Set_Rd_En,
      Metric_Sel_Reg_0_Rd_En => Metric_Sel_Reg_0_Rd_En,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Metrics_Cnt_En_Int => Metrics_Cnt_En_Int_33,
      Metrics_Cnt_En_Int_1 => Metrics_Cnt_En_Int,
      Metrics_Cnt_Reset => \^metrics_cnt_reset\,
      \Metrics_Cnt_Reset_Final__0\ => \Metrics_Cnt_Reset_Final__0\,
      Mst_Rd_Idle_Cnt_En(1 downto 0) => Mst_Rd_Idle_Cnt_En(1 downto 0),
      Mst_Rd_Idle_Cnt_En0 => Mst_Rd_Idle_Cnt_En0_29,
      Mst_Rd_Idle_Cnt_En0_5 => Mst_Rd_Idle_Cnt_En0,
      Num_BValids_En(1 downto 0) => Num_BValids_En(1 downto 0),
      Num_BValids_En0 => Num_BValids_En0_27,
      Num_BValids_En0_7 => Num_BValids_En0,
      Num_RLasts_En(1 downto 0) => Num_RLasts_En(1 downto 0),
      Num_RLasts_En0 => Num_RLasts_En0_34,
      Num_RLasts_En0_0 => Num_RLasts_En0,
      O(0) => Count_Out_i(32),
      Overflow => \counter_inst/Overflow\,
      Q(15 downto 0) => Range_Reg_1(15 downto 0),
      Rd_Add_Issue6_out => Rd_Add_Issue6_out_26,
      Rd_Add_Issue6_out_8 => Rd_Add_Issue6_out,
      Rd_Add_Issue_reg => \GEN_SLOT1.metric_calc_inst1_n_28\,
      Rd_Add_Issue_reg_0 => metric_calc_inst0_n_27,
      Rd_Lat_End => Rd_Lat_End,
      Rd_Lat_Start => Rd_Lat_Start,
      Rd_Latency_Fifo_Rd_En2 => Rd_Latency_Fifo_Rd_En2_24,
      Rd_Latency_Fifo_Rd_En2_9 => Rd_Latency_Fifo_Rd_En2,
      \Rd_Latency_Fifo_Wr_Data_reg[32]\ => \GEN_SLOT1.metric_calc_inst1_n_23\,
      \Rd_Latency_Fifo_Wr_Data_reg[32]_0\ => metric_calc_inst0_n_22,
      Read_Beat_Cnt_En1 => Read_Beat_Cnt_En1_28,
      Read_Beat_Cnt_En1_6 => Read_Beat_Cnt_En1,
      Read_Latency_En(1 downto 0) => Read_Latency_En(1 downto 0),
      Reset_On_Sample_Int_Lapse_reg_0 => Reset_On_Sample_Int_Lapse_i_1_n_0,
      Reset_On_Sample_Int_Lapse_sync => Reset_On_Sample_Int_Lapse_sync,
      Rng_Reg_Set_Rd_En => Rng_Reg_Set_Rd_En,
      Rtrans_Cnt_En(1 downto 0) => Rtrans_Cnt_En(1 downto 0),
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0_30,
      Rtrans_Cnt_En0_4 => Rtrans_Cnt_En0,
      S0_Read_Byte_Cnt_En => S0_Read_Byte_Cnt_En,
      S0_Read_Latency(16 downto 0) => S0_Read_Latency(16 downto 0),
      S0_S_Null_Byte_Cnt(0) => S0_S_Null_Byte_Cnt(2),
      S0_Write_Byte_Cnt(14 downto 1) => S0_Write_Byte_Cnt(16 downto 3),
      S0_Write_Byte_Cnt(0) => S0_Write_Byte_Cnt(1),
      S1_Read_Byte_Cnt_En => S1_Read_Byte_Cnt_En,
      S1_Read_Latency(31 downto 0) => S1_Read_Latency(31 downto 0),
      S1_S_Null_Byte_Cnt(0) => S1_S_Null_Byte_Cnt(2),
      S1_Write_Byte_Cnt(15 downto 1) => S1_Write_Byte_Cnt(31 downto 17),
      S1_Write_Byte_Cnt(0) => S1_Write_Byte_Cnt(2),
      SR(0) => s_level_out_bus_d6(0),
      \S_Null_Byte_Cnt_reg[2]\(0) => register_module_inst_n_43,
      \S_Null_Byte_Cnt_reg[2]_0\(0) => register_module_inst_n_59,
      Samp_Incr_Reg_Set_Rd_En => Samp_Incr_Reg_Set_Rd_En,
      Samp_Metric_Cnt_Reg_Set_Rd_En => Samp_Metric_Cnt_Reg_Set_Rd_En,
      Sample_Interval_Cnt_Lapse => Sample_Interval_Cnt_Lapse,
      \Sample_Interval_i_reg_CDC_reg[31]_0\(31 downto 0) => Sample_Interval(31 downto 0),
      \Sample_Interval_i_reg_CDC_reg[31]_1\(0) => Sample_Interval_i_reg_CDC0,
      \Sample_Time_Diff_Reg_reg[31]_0\(0) => Sample_Reg_Rd_En,
      Sel_Reg_Set_Rd_En => Sel_Reg_Set_Rd_En,
      Status_Reg_Set_Rd_En => Status_Reg_Set_Rd_En,
      Use_Ext_Trigger => Use_Ext_Trig,
      \WID_Mask2_CDC_reg[15]_0\(0) => ID2_Mask_Wr_En,
      \WID_Mask_CDC_reg[15]_0\(0) => ID_Mask_Wr_En,
      Wr_Lat_End => Wr_Lat_End,
      Wr_Lat_Start => Wr_Lat_Start,
      Write_Beat_Cnt_En(1 downto 0) => Write_Beat_Cnt_En(1 downto 0),
      \Write_Latency_Int_reg[31]\(31 downto 0) => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/Add_in\(31 downto 0),
      \Write_Latency_Int_reg[31]_0\(31 downto 0) => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/Add_in\(31 downto 0),
      Wtrans_Cnt_En(1 downto 0) => Wtrans_Cnt_En(1 downto 0),
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0_31,
      Wtrans_Cnt_En0_3 => Wtrans_Cnt_En0,
      accumulate => \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/accumulate\,
      accumulate_22 => \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/accumulate\,
      accumulate_23 => \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/accumulate\,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      \empty2__0\ => \FBC_WR_BEAT_CNT/empty2__0_32\,
      \empty2__0_2\ => \FBC_WR_BEAT_CNT/empty2__0\,
      id_matched_return01_out => id_matched_return01_out_23,
      id_matched_return01_out_10 => id_matched_return01_out,
      id_matched_return07_out => id_matched_return07_out_21,
      id_matched_return07_out_12 => id_matched_return07_out,
      \out\ => \cdc_sync_inst1/p_0_in0_in\,
      p_1_in => p_1_in,
      p_25_in => p_25_in,
      p_51_in => \^p_51_in\,
      p_51_in_0 => \^p_51_in_0\,
      p_54_in => p_54_in,
      p_54_in_19 => p_54_in_2,
      p_in_d1_cdc_from_reg => \cdc_sync_inst2/p_0_in0_in\,
      p_in_d1_cdc_from_reg0 => \cdc_sync_inst1/p_in_d1_cdc_from_reg0\,
      p_in_d1_cdc_from_reg0_15 => \cdc_sync_inst2/p_in_d1_cdc_from_reg0\,
      p_in_d1_cdc_from_reg_0(0) => \^p_0_in\,
      rid_match_reg => rid_match_reg,
      rid_match_reg_20 => rid_match_reg_14,
      rvalid_reg => \^rvalid_reg\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_out_d4_reg => \cdc_sync_inst1/p_1_in\,
      s_out_d4_reg_0 => \cdc_sync_inst2/p_1_in\,
      s_out_d5_reg => \cdc_sync_inst1/p_0_in\,
      s_out_d5_reg_0 => \cdc_sync_inst2/p_0_in\,
      s_out_re => \cdc_sync_inst1/s_out_re\,
      s_out_re_16 => \cdc_sync_inst2/s_out_re\,
      scndry_out_int_d1_reg => Rd_En_sync,
      slot_0_axi_arid(0) => slot_0_axi_arid(0),
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arvalid => slot_0_axi_arvalid,
      slot_0_axi_awid(0) => slot_0_axi_awid(0),
      slot_0_axi_awready => slot_0_axi_awready,
      slot_0_axi_awvalid => slot_0_axi_awvalid,
      slot_0_axi_bid(0) => slot_0_axi_bid(0),
      slot_0_axi_bready => slot_0_axi_bready,
      slot_0_axi_bvalid => slot_0_axi_bvalid,
      slot_0_axi_rid(0) => slot_0_axi_rid(0),
      slot_0_axi_rready => slot_0_axi_rready,
      slot_0_axi_rvalid => slot_0_axi_rvalid,
      slot_1_axi_arid(0) => slot_1_axi_arid(0),
      slot_1_axi_arready => slot_1_axi_arready,
      slot_1_axi_arvalid => slot_1_axi_arvalid,
      slot_1_axi_awid(0) => slot_1_axi_awid(0),
      slot_1_axi_awready => slot_1_axi_awready,
      slot_1_axi_awvalid => slot_1_axi_awvalid,
      slot_1_axi_bid(0) => slot_1_axi_bid(0),
      slot_1_axi_bready => slot_1_axi_bready,
      slot_1_axi_bvalid => slot_1_axi_bvalid,
      slot_1_axi_rid(0) => slot_1_axi_rid(0),
      slot_1_axi_rready => slot_1_axi_rready,
      slot_1_axi_rvalid => slot_1_axi_rvalid,
      \wptr_reg[0]\ => \GEN_SLOT1.metric_calc_inst1_n_20\,
      \wptr_reg[0]_0\ => metric_calc_inst0_n_19,
      wr_latency_start => wr_latency_start_22,
      wr_latency_start_11 => wr_latency_start
    );
sampled_metrics_data_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_samp_metrics_data
     port map (
      D(31 downto 0) => Metric_Cnt_0(31 downto 0),
      E(0) => \Sample_En__0\,
      \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0\(31 downto 0) => Samp_Incrementer_0(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1\(31 downto 0) => Incrementer_0(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0\(31 downto 0) => Samp_Incrementer_1(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1\(31 downto 0) => Incrementer_1(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0\(31 downto 0) => Samp_Metric_Cnt_1(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1\(31 downto 0) => Metric_Cnt_1(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0\(31 downto 0) => Samp_Incrementer_2(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1\(31 downto 0) => Incrementer_2(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0\(31 downto 0) => Samp_Metric_Cnt_2(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1\(31 downto 0) => Metric_Cnt_2(31 downto 0),
      Q(31 downto 0) => Samp_Metric_Cnt_0(31 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk
    );
scndry_out_int_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cdc_sync_inst1/p_0_in\,
      I1 => \cdc_sync_inst1/p_1_in\,
      O => \cdc_sync_inst1/s_out_re\
    );
\scndry_out_int_d1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cdc_sync_inst2/p_0_in\,
      I1 => \cdc_sync_inst2/p_1_in\,
      O => \cdc_sync_inst2/s_out_re\
    );
trigger_in_ack_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => core_aresetn,
      O => \^p_0_in\
    );
trigger_in_ack_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => trigger_in_sync,
      Q => trigger_in_ack,
      R => \^p_0_in\
    );
trigger_sig_cdc_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_4\
     port map (
      core_aclk => core_aclk,
      \out\ => trigger_in_sync,
      s_level_out_d5_reg_0(0) => \^p_0_in\,
      trigger_in => trigger_in
    );
update_max_Wr_Lat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_SLOT1.metric_calc_inst1_n_779\,
      I1 => \F34_Rd_Vld_reg__0\,
      I2 => update_max_Wr_Lat,
      O => update_max_Wr_Lat_i_1_n_0
    );
\update_max_Wr_Lat_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => metric_calc_inst0_n_666,
      I1 => \F34_Rd_Vld_reg__0_13\,
      I2 => update_max_Wr_Lat_6,
      O => \update_max_Wr_Lat_i_1__0_n_0\
    );
update_min_Wr_Lat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_SLOT1.metric_calc_inst1_n_780\,
      I1 => \F34_Rd_Vld_reg__0\,
      I2 => update_min_Wr_Lat,
      O => update_min_Wr_Lat_i_1_n_0
    );
\update_min_Wr_Lat_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => metric_calc_inst0_n_667,
      I1 => \F34_Rd_Vld_reg__0_13\,
      I2 => update_min_Wr_Lat_5,
      O => \update_min_Wr_Lat_i_1__0_n_0\
    );
wid_match_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => F1_Rd_Data,
      I1 => F2_Rd_Data,
      I2 => F12_Rd_Vld,
      I3 => wid_match_reg,
      O => wid_match_reg_i_1_n_0
    );
\wid_match_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => F1_Rd_Data_20,
      I1 => F2_Rd_Data_19,
      I2 => F12_Rd_Vld_12,
      I3 => wid_match_reg_11,
      O => \wid_match_reg_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC;
    slot_0_axi_aclk : in STD_LOGIC;
    slot_0_axi_aresetn : in STD_LOGIC;
    slot_0_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_0_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_awvalid : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    slot_0_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_wlast : in STD_LOGIC;
    slot_0_axi_wvalid : in STD_LOGIC;
    slot_0_axi_wready : in STD_LOGIC;
    slot_0_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_bvalid : in STD_LOGIC;
    slot_0_axi_bready : in STD_LOGIC;
    slot_0_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_0_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_arvalid : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_rlast : in STD_LOGIC;
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    slot_0_axis_aclk : in STD_LOGIC;
    slot_0_axis_aresetn : in STD_LOGIC;
    slot_0_axis_tvalid : in STD_LOGIC;
    slot_0_axis_tready : in STD_LOGIC;
    slot_0_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axis_tlast : in STD_LOGIC;
    slot_0_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_ext_trig : in STD_LOGIC;
    slot_0_ext_trig_stop : in STD_LOGIC;
    slot_1_axi_aclk : in STD_LOGIC;
    slot_1_axi_aresetn : in STD_LOGIC;
    slot_1_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_1_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_awvalid : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    slot_1_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_wlast : in STD_LOGIC;
    slot_1_axi_wvalid : in STD_LOGIC;
    slot_1_axi_wready : in STD_LOGIC;
    slot_1_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_bvalid : in STD_LOGIC;
    slot_1_axi_bready : in STD_LOGIC;
    slot_1_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_1_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_arvalid : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_rlast : in STD_LOGIC;
    slot_1_axi_rvalid : in STD_LOGIC;
    slot_1_axi_rready : in STD_LOGIC;
    slot_1_axis_aclk : in STD_LOGIC;
    slot_1_axis_aresetn : in STD_LOGIC;
    slot_1_axis_tvalid : in STD_LOGIC;
    slot_1_axis_tready : in STD_LOGIC;
    slot_1_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axis_tlast : in STD_LOGIC;
    slot_1_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_ext_trig : in STD_LOGIC;
    slot_1_ext_trig_stop : in STD_LOGIC;
    slot_2_axi_aclk : in STD_LOGIC;
    slot_2_axi_aresetn : in STD_LOGIC;
    slot_2_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_2_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_awvalid : in STD_LOGIC;
    slot_2_axi_awready : in STD_LOGIC;
    slot_2_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_wlast : in STD_LOGIC;
    slot_2_axi_wvalid : in STD_LOGIC;
    slot_2_axi_wready : in STD_LOGIC;
    slot_2_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_bvalid : in STD_LOGIC;
    slot_2_axi_bready : in STD_LOGIC;
    slot_2_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_2_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_arvalid : in STD_LOGIC;
    slot_2_axi_arready : in STD_LOGIC;
    slot_2_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_rlast : in STD_LOGIC;
    slot_2_axi_rvalid : in STD_LOGIC;
    slot_2_axi_rready : in STD_LOGIC;
    slot_2_axis_aclk : in STD_LOGIC;
    slot_2_axis_aresetn : in STD_LOGIC;
    slot_2_axis_tvalid : in STD_LOGIC;
    slot_2_axis_tready : in STD_LOGIC;
    slot_2_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axis_tlast : in STD_LOGIC;
    slot_2_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_ext_trig : in STD_LOGIC;
    slot_2_ext_trig_stop : in STD_LOGIC;
    slot_3_axi_aclk : in STD_LOGIC;
    slot_3_axi_aresetn : in STD_LOGIC;
    slot_3_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_3_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_3_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_3_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_awvalid : in STD_LOGIC;
    slot_3_axi_awready : in STD_LOGIC;
    slot_3_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axi_wlast : in STD_LOGIC;
    slot_3_axi_wvalid : in STD_LOGIC;
    slot_3_axi_wready : in STD_LOGIC;
    slot_3_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_bvalid : in STD_LOGIC;
    slot_3_axi_bready : in STD_LOGIC;
    slot_3_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_3_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_3_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_3_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_arvalid : in STD_LOGIC;
    slot_3_axi_arready : in STD_LOGIC;
    slot_3_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_rlast : in STD_LOGIC;
    slot_3_axi_rvalid : in STD_LOGIC;
    slot_3_axi_rready : in STD_LOGIC;
    slot_3_axis_aclk : in STD_LOGIC;
    slot_3_axis_aresetn : in STD_LOGIC;
    slot_3_axis_tvalid : in STD_LOGIC;
    slot_3_axis_tready : in STD_LOGIC;
    slot_3_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axis_tlast : in STD_LOGIC;
    slot_3_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_ext_trig : in STD_LOGIC;
    slot_3_ext_trig_stop : in STD_LOGIC;
    slot_4_axi_aclk : in STD_LOGIC;
    slot_4_axi_aresetn : in STD_LOGIC;
    slot_4_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_4_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_4_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_4_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_4_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_awvalid : in STD_LOGIC;
    slot_4_axi_awready : in STD_LOGIC;
    slot_4_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axi_wlast : in STD_LOGIC;
    slot_4_axi_wvalid : in STD_LOGIC;
    slot_4_axi_wready : in STD_LOGIC;
    slot_4_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_4_axi_bvalid : in STD_LOGIC;
    slot_4_axi_bready : in STD_LOGIC;
    slot_4_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_4_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_4_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_4_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_4_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_arvalid : in STD_LOGIC;
    slot_4_axi_arready : in STD_LOGIC;
    slot_4_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_4_axi_rlast : in STD_LOGIC;
    slot_4_axi_rvalid : in STD_LOGIC;
    slot_4_axi_rready : in STD_LOGIC;
    slot_4_axis_aclk : in STD_LOGIC;
    slot_4_axis_aresetn : in STD_LOGIC;
    slot_4_axis_tvalid : in STD_LOGIC;
    slot_4_axis_tready : in STD_LOGIC;
    slot_4_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axis_tlast : in STD_LOGIC;
    slot_4_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_ext_trig : in STD_LOGIC;
    slot_4_ext_trig_stop : in STD_LOGIC;
    slot_5_axi_aclk : in STD_LOGIC;
    slot_5_axi_aresetn : in STD_LOGIC;
    slot_5_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_5_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_5_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_5_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_5_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_awvalid : in STD_LOGIC;
    slot_5_axi_awready : in STD_LOGIC;
    slot_5_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axi_wlast : in STD_LOGIC;
    slot_5_axi_wvalid : in STD_LOGIC;
    slot_5_axi_wready : in STD_LOGIC;
    slot_5_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_5_axi_bvalid : in STD_LOGIC;
    slot_5_axi_bready : in STD_LOGIC;
    slot_5_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_5_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_5_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_5_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_5_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_arvalid : in STD_LOGIC;
    slot_5_axi_arready : in STD_LOGIC;
    slot_5_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_5_axi_rlast : in STD_LOGIC;
    slot_5_axi_rvalid : in STD_LOGIC;
    slot_5_axi_rready : in STD_LOGIC;
    slot_5_axis_aclk : in STD_LOGIC;
    slot_5_axis_aresetn : in STD_LOGIC;
    slot_5_axis_tvalid : in STD_LOGIC;
    slot_5_axis_tready : in STD_LOGIC;
    slot_5_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axis_tlast : in STD_LOGIC;
    slot_5_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_ext_trig : in STD_LOGIC;
    slot_5_ext_trig_stop : in STD_LOGIC;
    slot_6_axi_aclk : in STD_LOGIC;
    slot_6_axi_aresetn : in STD_LOGIC;
    slot_6_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_6_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_6_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_6_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_6_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_awvalid : in STD_LOGIC;
    slot_6_axi_awready : in STD_LOGIC;
    slot_6_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axi_wlast : in STD_LOGIC;
    slot_6_axi_wvalid : in STD_LOGIC;
    slot_6_axi_wready : in STD_LOGIC;
    slot_6_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_6_axi_bvalid : in STD_LOGIC;
    slot_6_axi_bready : in STD_LOGIC;
    slot_6_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_6_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_6_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_6_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_6_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_arvalid : in STD_LOGIC;
    slot_6_axi_arready : in STD_LOGIC;
    slot_6_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_6_axi_rlast : in STD_LOGIC;
    slot_6_axi_rvalid : in STD_LOGIC;
    slot_6_axi_rready : in STD_LOGIC;
    slot_6_axis_aclk : in STD_LOGIC;
    slot_6_axis_aresetn : in STD_LOGIC;
    slot_6_axis_tvalid : in STD_LOGIC;
    slot_6_axis_tready : in STD_LOGIC;
    slot_6_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axis_tlast : in STD_LOGIC;
    slot_6_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_ext_trig : in STD_LOGIC;
    slot_6_ext_trig_stop : in STD_LOGIC;
    slot_7_axi_aclk : in STD_LOGIC;
    slot_7_axi_aresetn : in STD_LOGIC;
    slot_7_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_7_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_7_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_7_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_7_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_awvalid : in STD_LOGIC;
    slot_7_axi_awready : in STD_LOGIC;
    slot_7_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axi_wlast : in STD_LOGIC;
    slot_7_axi_wvalid : in STD_LOGIC;
    slot_7_axi_wready : in STD_LOGIC;
    slot_7_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_7_axi_bvalid : in STD_LOGIC;
    slot_7_axi_bready : in STD_LOGIC;
    slot_7_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_7_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_7_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_7_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_7_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_arvalid : in STD_LOGIC;
    slot_7_axi_arready : in STD_LOGIC;
    slot_7_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_7_axi_rlast : in STD_LOGIC;
    slot_7_axi_rvalid : in STD_LOGIC;
    slot_7_axi_rready : in STD_LOGIC;
    slot_7_axis_aclk : in STD_LOGIC;
    slot_7_axis_aresetn : in STD_LOGIC;
    slot_7_axis_tvalid : in STD_LOGIC;
    slot_7_axis_tready : in STD_LOGIC;
    slot_7_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axis_tlast : in STD_LOGIC;
    slot_7_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_ext_trig : in STD_LOGIC;
    slot_7_ext_trig_stop : in STD_LOGIC;
    ext_clk_0 : in STD_LOGIC;
    ext_rstn_0 : in STD_LOGIC;
    ext_event_0_cnt_start : in STD_LOGIC;
    ext_event_0_cnt_stop : in STD_LOGIC;
    ext_event_0 : in STD_LOGIC;
    ext_clk_1 : in STD_LOGIC;
    ext_rstn_1 : in STD_LOGIC;
    ext_event_1_cnt_start : in STD_LOGIC;
    ext_event_1_cnt_stop : in STD_LOGIC;
    ext_event_1 : in STD_LOGIC;
    ext_clk_2 : in STD_LOGIC;
    ext_rstn_2 : in STD_LOGIC;
    ext_event_2_cnt_start : in STD_LOGIC;
    ext_event_2_cnt_stop : in STD_LOGIC;
    ext_event_2 : in STD_LOGIC;
    ext_clk_3 : in STD_LOGIC;
    ext_rstn_3 : in STD_LOGIC;
    ext_event_3_cnt_start : in STD_LOGIC;
    ext_event_3_cnt_stop : in STD_LOGIC;
    ext_event_3 : in STD_LOGIC;
    ext_clk_4 : in STD_LOGIC;
    ext_rstn_4 : in STD_LOGIC;
    ext_event_4_cnt_start : in STD_LOGIC;
    ext_event_4_cnt_stop : in STD_LOGIC;
    ext_event_4 : in STD_LOGIC;
    ext_clk_5 : in STD_LOGIC;
    ext_rstn_5 : in STD_LOGIC;
    ext_event_5_cnt_start : in STD_LOGIC;
    ext_event_5_cnt_stop : in STD_LOGIC;
    ext_event_5 : in STD_LOGIC;
    ext_clk_6 : in STD_LOGIC;
    ext_rstn_6 : in STD_LOGIC;
    ext_event_6_cnt_start : in STD_LOGIC;
    ext_event_6_cnt_stop : in STD_LOGIC;
    ext_event_6 : in STD_LOGIC;
    ext_clk_7 : in STD_LOGIC;
    ext_rstn_7 : in STD_LOGIC;
    ext_event_7_cnt_start : in STD_LOGIC;
    ext_event_7_cnt_stop : in STD_LOGIC;
    ext_event_7 : in STD_LOGIC;
    capture_event : in STD_LOGIC;
    reset_event : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 55 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tready : in STD_LOGIC;
    s_axi_offld_aclk : in STD_LOGIC;
    s_axi_offld_aresetn : in STD_LOGIC;
    s_axi_offld_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_offld_arvalid : in STD_LOGIC;
    s_axi_offld_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_offld_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_offld_arready : out STD_LOGIC;
    s_axi_offld_rready : in STD_LOGIC;
    s_axi_offld_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_offld_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_offld_rvalid : out STD_LOGIC;
    s_axi_offld_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_offld_rlast : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    trigger_in : in STD_LOGIC;
    trigger_in_ack : out STD_LOGIC
  );
  attribute COUNTER_LOAD_VALUE : integer;
  attribute COUNTER_LOAD_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_AXI4LITE_CORE_CLK_ASYNC : integer;
  attribute C_AXI4LITE_CORE_CLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_AXIS_DWIDTH_ROUND_TO_32 : integer;
  attribute C_AXIS_DWIDTH_ROUND_TO_32 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 64;
  attribute C_ENABLE_ADVANCED : integer;
  attribute C_ENABLE_ADVANCED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_ENABLE_EVENT_COUNT : integer;
  attribute C_ENABLE_EVENT_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_ENABLE_EVENT_LOG : integer;
  attribute C_ENABLE_EVENT_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_ENABLE_PROFILE : integer;
  attribute C_ENABLE_PROFILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_ENABLE_TRACE : integer;
  attribute C_ENABLE_TRACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_EN_ALL_TRACE : integer;
  attribute C_EN_ALL_TRACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EN_AXI_DEBUG : integer;
  attribute C_EN_AXI_DEBUG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_EN_EXT_EVENTS_FLAG : integer;
  attribute C_EN_EXT_EVENTS_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_EN_FIRST_READ_FLAG : integer;
  attribute C_EN_FIRST_READ_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EN_FIRST_WRITE_FLAG : integer;
  attribute C_EN_FIRST_WRITE_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EN_LAST_READ_FLAG : integer;
  attribute C_EN_LAST_READ_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EN_LAST_WRITE_FLAG : integer;
  attribute C_EN_LAST_WRITE_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EN_RD_ADD_FLAG : integer;
  attribute C_EN_RD_ADD_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EN_RESPONSE_FLAG : integer;
  attribute C_EN_RESPONSE_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EN_SW_REG_WR_FLAG : integer;
  attribute C_EN_SW_REG_WR_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_EN_TRIGGER : integer;
  attribute C_EN_TRIGGER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_EN_WR_ADD_FLAG : integer;
  attribute C_EN_WR_ADD_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EXT_EVENT0_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT0_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EXT_EVENT1_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT1_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EXT_EVENT2_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT2_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EXT_EVENT3_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT3_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EXT_EVENT4_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT4_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EXT_EVENT5_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT5_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EXT_EVENT6_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT6_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_EXT_EVENT7_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT7_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "zynq";
  attribute C_FIFO_AXIS_DEPTH : integer;
  attribute C_FIFO_AXIS_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_FIFO_AXIS_SYNC : integer;
  attribute C_FIFO_AXIS_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_FIFO_AXIS_TDATA_WIDTH : integer;
  attribute C_FIFO_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 56;
  attribute C_FIFO_AXIS_TID_WIDTH : integer;
  attribute C_FIFO_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_GLOBAL_COUNT_WIDTH : integer;
  attribute C_GLOBAL_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_HAVE_SAMPLED_METRIC_CNT : integer;
  attribute C_HAVE_SAMPLED_METRIC_CNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "top_axi_perf_mon_0_0";
  attribute C_LITE_ADDRESS_WIDTH : integer;
  attribute C_LITE_ADDRESS_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 16;
  attribute C_LOG_DATA_OFFLD : integer;
  attribute C_LOG_DATA_OFFLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_METRICS_SAMPLE_COUNT_WIDTH : integer;
  attribute C_METRICS_SAMPLE_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_METRIC_COUNT_SCALE : integer;
  attribute C_METRIC_COUNT_SCALE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_METRIC_COUNT_WIDTH : integer;
  attribute C_METRIC_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_NUM_MONITOR_SLOTS : integer;
  attribute C_NUM_MONITOR_SLOTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 2;
  attribute C_NUM_OF_COUNTERS : integer;
  attribute C_NUM_OF_COUNTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 3;
  attribute C_REG_ALL_MONITOR_SIGNALS : integer;
  attribute C_REG_ALL_MONITOR_SIGNALS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SHOW_AXIS_TDEST : integer;
  attribute C_SHOW_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SHOW_AXIS_TID : integer;
  attribute C_SHOW_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SHOW_AXIS_TUSER : integer;
  attribute C_SHOW_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SHOW_AXI_IDS : integer;
  attribute C_SHOW_AXI_IDS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SHOW_AXI_LEN : integer;
  attribute C_SHOW_AXI_LEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SLOT_0_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_0_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_0_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_0_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_0_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_0_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_0_AXI_AWLEN : integer;
  attribute C_SLOT_0_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 7;
  attribute C_SLOT_0_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_0_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_0_AXI_ID_WIDTH : integer;
  attribute C_SLOT_0_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_0_AXI_LOCK : integer;
  attribute C_SLOT_0_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SLOT_0_AXI_PROTOCOL : string;
  attribute C_SLOT_0_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute C_SLOT_0_FIFO_ENABLE : integer;
  attribute C_SLOT_0_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SLOT_1_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_1_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_1_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_1_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_1_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_1_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_1_AXI_AWLEN : integer;
  attribute C_SLOT_1_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 7;
  attribute C_SLOT_1_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_1_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_1_AXI_ID_WIDTH : integer;
  attribute C_SLOT_1_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_1_AXI_LOCK : integer;
  attribute C_SLOT_1_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SLOT_1_AXI_PROTOCOL : string;
  attribute C_SLOT_1_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute C_SLOT_1_FIFO_ENABLE : integer;
  attribute C_SLOT_1_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SLOT_2_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_2_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_2_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_2_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_2_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_2_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_2_AXI_AWLEN : integer;
  attribute C_SLOT_2_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 7;
  attribute C_SLOT_2_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_2_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_2_AXI_ID_WIDTH : integer;
  attribute C_SLOT_2_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_2_AXI_LOCK : integer;
  attribute C_SLOT_2_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SLOT_2_AXI_PROTOCOL : string;
  attribute C_SLOT_2_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute C_SLOT_2_FIFO_ENABLE : integer;
  attribute C_SLOT_2_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_3_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_3_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_3_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_3_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_3_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_3_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_3_AXI_AWLEN : integer;
  attribute C_SLOT_3_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 7;
  attribute C_SLOT_3_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_3_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_3_AXI_ID_WIDTH : integer;
  attribute C_SLOT_3_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_3_AXI_LOCK : integer;
  attribute C_SLOT_3_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SLOT_3_AXI_PROTOCOL : string;
  attribute C_SLOT_3_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute C_SLOT_3_FIFO_ENABLE : integer;
  attribute C_SLOT_3_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_4_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_4_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_4_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_4_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_4_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_4_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_4_AXI_AWLEN : integer;
  attribute C_SLOT_4_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 7;
  attribute C_SLOT_4_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_4_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_4_AXI_ID_WIDTH : integer;
  attribute C_SLOT_4_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_4_AXI_LOCK : integer;
  attribute C_SLOT_4_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SLOT_4_AXI_PROTOCOL : string;
  attribute C_SLOT_4_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute C_SLOT_4_FIFO_ENABLE : integer;
  attribute C_SLOT_4_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_5_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_5_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_5_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_5_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_5_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_5_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_5_AXI_AWLEN : integer;
  attribute C_SLOT_5_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 7;
  attribute C_SLOT_5_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_5_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_5_AXI_ID_WIDTH : integer;
  attribute C_SLOT_5_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_5_AXI_LOCK : integer;
  attribute C_SLOT_5_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SLOT_5_AXI_PROTOCOL : string;
  attribute C_SLOT_5_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute C_SLOT_5_FIFO_ENABLE : integer;
  attribute C_SLOT_5_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_6_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_6_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_6_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_6_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_6_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_6_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_6_AXI_AWLEN : integer;
  attribute C_SLOT_6_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 7;
  attribute C_SLOT_6_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_6_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_6_AXI_ID_WIDTH : integer;
  attribute C_SLOT_6_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_6_AXI_LOCK : integer;
  attribute C_SLOT_6_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SLOT_6_AXI_PROTOCOL : string;
  attribute C_SLOT_6_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute C_SLOT_6_FIFO_ENABLE : integer;
  attribute C_SLOT_6_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_7_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_7_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_7_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_7_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_7_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_7_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_7_AXI_AWLEN : integer;
  attribute C_SLOT_7_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 7;
  attribute C_SLOT_7_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_7_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_SLOT_7_AXI_ID_WIDTH : integer;
  attribute C_SLOT_7_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SLOT_7_AXI_LOCK : integer;
  attribute C_SLOT_7_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_SLOT_7_AXI_PROTOCOL : string;
  attribute C_SLOT_7_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute C_SLOT_7_FIFO_ENABLE : integer;
  attribute C_SLOT_7_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_SUPPORT_ID_REFLECTION : integer;
  attribute C_SUPPORT_ID_REFLECTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_S_AXI4_BASEADDR : integer;
  attribute C_S_AXI4_BASEADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is -1;
  attribute C_S_AXI4_HIGHADDR : integer;
  attribute C_S_AXI4_HIGHADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 16;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute C_S_AXI_PROTOCOL : string;
  attribute C_S_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4LITE";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "yes";
  attribute ENABLE_EXT_EVENTS : integer;
  attribute ENABLE_EXT_EVENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 0;
  attribute SLOT_0_AXI_PROTOCOL : string;
  attribute SLOT_0_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute SLOT_0_AXI_SUB_PROTOCOL : string;
  attribute SLOT_0_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "NONE";
  attribute SLOT_1_AXI_PROTOCOL : string;
  attribute SLOT_1_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute SLOT_1_AXI_SUB_PROTOCOL : string;
  attribute SLOT_1_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "NONE";
  attribute SLOT_2_AXI_PROTOCOL : string;
  attribute SLOT_2_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute SLOT_2_AXI_SUB_PROTOCOL : string;
  attribute SLOT_2_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "NONE";
  attribute SLOT_3_AXI_PROTOCOL : string;
  attribute SLOT_3_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute SLOT_3_AXI_SUB_PROTOCOL : string;
  attribute SLOT_3_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "NONE";
  attribute SLOT_4_AXI_PROTOCOL : string;
  attribute SLOT_4_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute SLOT_4_AXI_SUB_PROTOCOL : string;
  attribute SLOT_4_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "NONE";
  attribute SLOT_5_AXI_PROTOCOL : string;
  attribute SLOT_5_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute SLOT_5_AXI_SUB_PROTOCOL : string;
  attribute SLOT_5_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "NONE";
  attribute SLOT_6_AXI_PROTOCOL : string;
  attribute SLOT_6_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute SLOT_6_AXI_SUB_PROTOCOL : string;
  attribute SLOT_6_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "NONE";
  attribute SLOT_7_AXI_PROTOCOL : string;
  attribute SLOT_7_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "AXI4";
  attribute SLOT_7_AXI_SUB_PROTOCOL : string;
  attribute SLOT_7_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "NONE";
  attribute S_AXI_OFFLD_ID_WIDTH : integer;
  attribute S_AXI_OFFLD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is 1;
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top is
  signal \<const0>\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_100\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_101\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_102\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_103\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_104\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_105\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_106\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_107\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_108\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_109\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_110\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_111\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_112\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_113\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_114\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_115\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_116\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_117\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_118\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_119\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_120\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_121\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_122\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_123\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_124\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_125\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_126\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_127\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_128\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_129\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_130\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_131\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_132\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_133\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_134\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_135\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_136\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_137\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_138\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_172\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_173\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_174\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_175\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_176\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_177\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_178\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_179\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_180\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_181\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_182\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_183\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_184\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_185\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_186\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_187\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_188\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_189\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_190\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_191\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_192\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_193\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_194\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_195\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_196\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_197\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_198\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_199\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_200\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_201\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_202\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_203\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_204\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_205\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_206\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_207\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_208\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_209\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_210\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_211\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_212\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_213\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_214\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_215\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_216\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_217\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_218\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_219\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_220\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_221\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_222\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_223\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_224\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_225\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_226\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_227\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_228\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_229\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_230\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_231\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_232\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_233\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_234\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_235\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_236\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_237\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_238\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_239\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_240\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_241\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_242\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_243\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_244\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_245\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_246\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_247\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_248\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_249\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_250\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_251\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_252\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_253\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_254\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_255\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_256\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_257\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_258\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_259\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_260\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_261\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_262\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_263\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_264\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_265\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_266\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_267\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_301\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_302\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_303\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_304\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_305\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_306\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_307\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_308\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_309\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_310\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_311\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_312\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_313\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_314\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_315\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_316\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_317\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_318\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_319\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_320\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_321\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_322\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_323\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_324\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_325\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_326\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_327\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_328\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_329\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_330\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_331\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_332\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_75\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_76\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_77\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_78\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_79\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_80\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_81\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_82\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_83\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_84\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_85\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_86\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_87\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_88\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_89\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_90\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_91\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_92\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_93\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_94\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_95\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_96\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_97\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_98\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_99\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/dout0\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/dout0\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/F1_Wr_Data\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/F1_Wr_En\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/dout0\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/F2_Wr_En\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/F3_Wr_En\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/F4_Wr_En\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/dout0\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/dout0\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Ovf\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/p_51_in\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_SLOT1.metric_calc_inst1/wren0\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/wren058_out\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1/wren062_out\ : STD_LOGIC;
  signal Metrics_Cnt_Reset_sync : STD_LOGIC;
  signal capture_event_sync : STD_LOGIC;
  signal flop_fi_out : STD_LOGIC;
  signal flop_ze_out : STD_LOGIC;
  signal \mem_reg_0_31_0_5__0_i_2_n_0\ : STD_LOGIC;
  signal \mem_reg_0_31_0_5__0_i_3_n_0\ : STD_LOGIC;
  signal \mem_reg_0_31_0_5__0_i_4_n_0\ : STD_LOGIC;
  signal mem_reg_0_31_0_5_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_i_4_n_0 : STD_LOGIC;
  signal \metric_calc_inst0/BEAT_CNT_AWID_MATCH/dout0\ : STD_LOGIC;
  signal \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F1_AWID_MATCH/dout0\ : STD_LOGIC;
  signal \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F1_Wr_Data\ : STD_LOGIC;
  signal \metric_calc_inst0/F1_Wr_En\ : STD_LOGIC;
  signal \metric_calc_inst0/F2_FIRST_WRITE/dout0\ : STD_LOGIC;
  signal \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F2_Wr_En\ : STD_LOGIC;
  signal \metric_calc_inst0/F3_WR_LAT_START/dout0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F3_Wr_En\ : STD_LOGIC;
  signal \metric_calc_inst0/F4_WR_LAT_END/dout0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F4_Wr_En\ : STD_LOGIC;
  signal \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/IDLE_CNT_AWID_MATCH/dout0\ : STD_LOGIC;
  signal \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/LAST_CNT_AWID_MATCH/dout0\ : STD_LOGIC;
  signal \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \metric_calc_inst0/Write_Latency_Cnt_Out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \metric_calc_inst0/Write_Latency_Cnt_Ovf\ : STD_LOGIC;
  signal \metric_calc_inst0/p_51_in\ : STD_LOGIC;
  signal \metric_calc_inst0/rd_latency_fifo_inst/dout0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/wren0\ : STD_LOGIC;
  signal \metric_calc_inst0/wren058_out\ : STD_LOGIC;
  signal \metric_calc_inst0/wren062_out\ : STD_LOGIC;
  signal \metric_counters_inst/p_0_in\ : STD_LOGIC;
  signal reset_event_cdc_sync1_n_0 : STD_LOGIC;
  signal rst_flop_fi_out : STD_LOGIC;
  signal rst_flop_ze_out : STD_LOGIC;
  signal \NLW_BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_F1_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_F1_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_F2_FIRST_WRITE/mem_reg_0_31_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_F2_FIRST_WRITE/mem_reg_0_31_0_0__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_0_5__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_12_17__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_18_23__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_24_29__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32__0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32__0_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_6_11__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_0_5__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_12_17__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_18_23__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_24_29__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32__0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32__0_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_6_11__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_0_5__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_18_23__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_24_29__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32__0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32__0_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_6_11__0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 32;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is "BEAT_CNT_AWID_MATCH/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 32;
  attribute RTL_RAM_NAME of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is "BEAT_CNT_AWID_MATCH/mem_reg";
  attribute RTL_RAM_TYPE of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is "RAM_TDP";
  attribute ram_addr_begin of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_end of \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute RTL_RAM_BITS of \F1_AWID_MATCH/mem_reg_0_31_0_0\ : label is 32;
  attribute RTL_RAM_NAME of \F1_AWID_MATCH/mem_reg_0_31_0_0\ : label is "F1_AWID_MATCH/mem_reg";
  attribute RTL_RAM_TYPE of \F1_AWID_MATCH/mem_reg_0_31_0_0\ : label is "RAM_TDP";
  attribute ram_addr_begin of \F1_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_addr_end of \F1_AWID_MATCH/mem_reg_0_31_0_0\ : label is 31;
  attribute ram_offset of \F1_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_slice_begin of \F1_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_slice_end of \F1_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \F1_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 32;
  attribute RTL_RAM_NAME of \F1_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is "F1_AWID_MATCH/mem_reg";
  attribute RTL_RAM_TYPE of \F1_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is "RAM_TDP";
  attribute ram_addr_begin of \F1_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \F1_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \F1_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \F1_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_end of \F1_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute RTL_RAM_BITS of \F2_FIRST_WRITE/mem_reg_0_31_0_0\ : label is 32;
  attribute RTL_RAM_NAME of \F2_FIRST_WRITE/mem_reg_0_31_0_0\ : label is "F2_FIRST_WRITE/mem_reg";
  attribute RTL_RAM_TYPE of \F2_FIRST_WRITE/mem_reg_0_31_0_0\ : label is "RAM_TDP";
  attribute ram_addr_begin of \F2_FIRST_WRITE/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_addr_end of \F2_FIRST_WRITE/mem_reg_0_31_0_0\ : label is 31;
  attribute ram_offset of \F2_FIRST_WRITE/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_slice_begin of \F2_FIRST_WRITE/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_slice_end of \F2_FIRST_WRITE/mem_reg_0_31_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \F2_FIRST_WRITE/mem_reg_0_31_0_0__0\ : label is 32;
  attribute RTL_RAM_NAME of \F2_FIRST_WRITE/mem_reg_0_31_0_0__0\ : label is "F2_FIRST_WRITE/mem_reg";
  attribute RTL_RAM_TYPE of \F2_FIRST_WRITE/mem_reg_0_31_0_0__0\ : label is "RAM_TDP";
  attribute ram_addr_begin of \F2_FIRST_WRITE/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \F2_FIRST_WRITE/mem_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \F2_FIRST_WRITE/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \F2_FIRST_WRITE/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_end of \F2_FIRST_WRITE/mem_reg_0_31_0_0__0\ : label is 0;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_0_5\ : label is "";
  attribute RTL_RAM_BITS of \F3_WR_LAT_START/mem_reg_0_31_0_5\ : label is 1056;
  attribute RTL_RAM_NAME of \F3_WR_LAT_START/mem_reg_0_31_0_5\ : label is "F3_WR_LAT_START/mem_reg_0_31_0_5";
  attribute RTL_RAM_TYPE of \F3_WR_LAT_START/mem_reg_0_31_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F3_WR_LAT_START/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_addr_end of \F3_WR_LAT_START/mem_reg_0_31_0_5\ : label is 31;
  attribute ram_offset of \F3_WR_LAT_START/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_begin of \F3_WR_LAT_START/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_end of \F3_WR_LAT_START/mem_reg_0_31_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_0_5__0\ : label is "";
  attribute RTL_RAM_BITS of \F3_WR_LAT_START/mem_reg_0_31_0_5__0\ : label is 1056;
  attribute RTL_RAM_NAME of \F3_WR_LAT_START/mem_reg_0_31_0_5__0\ : label is "F3_WR_LAT_START/mem_reg_0_31_0_5";
  attribute RTL_RAM_TYPE of \F3_WR_LAT_START/mem_reg_0_31_0_5__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F3_WR_LAT_START/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_addr_end of \F3_WR_LAT_START/mem_reg_0_31_0_5__0\ : label is 31;
  attribute ram_offset of \F3_WR_LAT_START/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_slice_begin of \F3_WR_LAT_START/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_slice_end of \F3_WR_LAT_START/mem_reg_0_31_0_5__0\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_12_17\ : label is "";
  attribute RTL_RAM_BITS of \F3_WR_LAT_START/mem_reg_0_31_12_17\ : label is 1056;
  attribute RTL_RAM_NAME of \F3_WR_LAT_START/mem_reg_0_31_12_17\ : label is "F3_WR_LAT_START/mem_reg_0_31_12_17";
  attribute RTL_RAM_TYPE of \F3_WR_LAT_START/mem_reg_0_31_12_17\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F3_WR_LAT_START/mem_reg_0_31_12_17\ : label is 0;
  attribute ram_addr_end of \F3_WR_LAT_START/mem_reg_0_31_12_17\ : label is 31;
  attribute ram_offset of \F3_WR_LAT_START/mem_reg_0_31_12_17\ : label is 0;
  attribute ram_slice_begin of \F3_WR_LAT_START/mem_reg_0_31_12_17\ : label is 12;
  attribute ram_slice_end of \F3_WR_LAT_START/mem_reg_0_31_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_12_17__0\ : label is "";
  attribute RTL_RAM_BITS of \F3_WR_LAT_START/mem_reg_0_31_12_17__0\ : label is 1056;
  attribute RTL_RAM_NAME of \F3_WR_LAT_START/mem_reg_0_31_12_17__0\ : label is "F3_WR_LAT_START/mem_reg_0_31_12_17";
  attribute RTL_RAM_TYPE of \F3_WR_LAT_START/mem_reg_0_31_12_17__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F3_WR_LAT_START/mem_reg_0_31_12_17__0\ : label is 0;
  attribute ram_addr_end of \F3_WR_LAT_START/mem_reg_0_31_12_17__0\ : label is 31;
  attribute ram_offset of \F3_WR_LAT_START/mem_reg_0_31_12_17__0\ : label is 0;
  attribute ram_slice_begin of \F3_WR_LAT_START/mem_reg_0_31_12_17__0\ : label is 12;
  attribute ram_slice_end of \F3_WR_LAT_START/mem_reg_0_31_12_17__0\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_18_23\ : label is "";
  attribute RTL_RAM_BITS of \F3_WR_LAT_START/mem_reg_0_31_18_23\ : label is 1056;
  attribute RTL_RAM_NAME of \F3_WR_LAT_START/mem_reg_0_31_18_23\ : label is "F3_WR_LAT_START/mem_reg_0_31_18_23";
  attribute RTL_RAM_TYPE of \F3_WR_LAT_START/mem_reg_0_31_18_23\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F3_WR_LAT_START/mem_reg_0_31_18_23\ : label is 0;
  attribute ram_addr_end of \F3_WR_LAT_START/mem_reg_0_31_18_23\ : label is 31;
  attribute ram_offset of \F3_WR_LAT_START/mem_reg_0_31_18_23\ : label is 0;
  attribute ram_slice_begin of \F3_WR_LAT_START/mem_reg_0_31_18_23\ : label is 18;
  attribute ram_slice_end of \F3_WR_LAT_START/mem_reg_0_31_18_23\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_18_23__0\ : label is "";
  attribute RTL_RAM_BITS of \F3_WR_LAT_START/mem_reg_0_31_18_23__0\ : label is 1056;
  attribute RTL_RAM_NAME of \F3_WR_LAT_START/mem_reg_0_31_18_23__0\ : label is "F3_WR_LAT_START/mem_reg_0_31_18_23";
  attribute RTL_RAM_TYPE of \F3_WR_LAT_START/mem_reg_0_31_18_23__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F3_WR_LAT_START/mem_reg_0_31_18_23__0\ : label is 0;
  attribute ram_addr_end of \F3_WR_LAT_START/mem_reg_0_31_18_23__0\ : label is 31;
  attribute ram_offset of \F3_WR_LAT_START/mem_reg_0_31_18_23__0\ : label is 0;
  attribute ram_slice_begin of \F3_WR_LAT_START/mem_reg_0_31_18_23__0\ : label is 18;
  attribute ram_slice_end of \F3_WR_LAT_START/mem_reg_0_31_18_23__0\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_24_29\ : label is "";
  attribute RTL_RAM_BITS of \F3_WR_LAT_START/mem_reg_0_31_24_29\ : label is 1056;
  attribute RTL_RAM_NAME of \F3_WR_LAT_START/mem_reg_0_31_24_29\ : label is "F3_WR_LAT_START/mem_reg_0_31_24_29";
  attribute RTL_RAM_TYPE of \F3_WR_LAT_START/mem_reg_0_31_24_29\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F3_WR_LAT_START/mem_reg_0_31_24_29\ : label is 0;
  attribute ram_addr_end of \F3_WR_LAT_START/mem_reg_0_31_24_29\ : label is 31;
  attribute ram_offset of \F3_WR_LAT_START/mem_reg_0_31_24_29\ : label is 0;
  attribute ram_slice_begin of \F3_WR_LAT_START/mem_reg_0_31_24_29\ : label is 24;
  attribute ram_slice_end of \F3_WR_LAT_START/mem_reg_0_31_24_29\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_24_29__0\ : label is "";
  attribute RTL_RAM_BITS of \F3_WR_LAT_START/mem_reg_0_31_24_29__0\ : label is 1056;
  attribute RTL_RAM_NAME of \F3_WR_LAT_START/mem_reg_0_31_24_29__0\ : label is "F3_WR_LAT_START/mem_reg_0_31_24_29";
  attribute RTL_RAM_TYPE of \F3_WR_LAT_START/mem_reg_0_31_24_29__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F3_WR_LAT_START/mem_reg_0_31_24_29__0\ : label is 0;
  attribute ram_addr_end of \F3_WR_LAT_START/mem_reg_0_31_24_29__0\ : label is 31;
  attribute ram_offset of \F3_WR_LAT_START/mem_reg_0_31_24_29__0\ : label is 0;
  attribute ram_slice_begin of \F3_WR_LAT_START/mem_reg_0_31_24_29__0\ : label is 24;
  attribute ram_slice_end of \F3_WR_LAT_START/mem_reg_0_31_24_29__0\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_30_32\ : label is "";
  attribute RTL_RAM_BITS of \F3_WR_LAT_START/mem_reg_0_31_30_32\ : label is 1056;
  attribute RTL_RAM_NAME of \F3_WR_LAT_START/mem_reg_0_31_30_32\ : label is "F3_WR_LAT_START/mem_reg_0_31_30_32";
  attribute RTL_RAM_TYPE of \F3_WR_LAT_START/mem_reg_0_31_30_32\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F3_WR_LAT_START/mem_reg_0_31_30_32\ : label is 0;
  attribute ram_addr_end of \F3_WR_LAT_START/mem_reg_0_31_30_32\ : label is 31;
  attribute ram_offset of \F3_WR_LAT_START/mem_reg_0_31_30_32\ : label is 0;
  attribute ram_slice_begin of \F3_WR_LAT_START/mem_reg_0_31_30_32\ : label is 30;
  attribute ram_slice_end of \F3_WR_LAT_START/mem_reg_0_31_30_32\ : label is 32;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_30_32__0\ : label is "";
  attribute RTL_RAM_BITS of \F3_WR_LAT_START/mem_reg_0_31_30_32__0\ : label is 1056;
  attribute RTL_RAM_NAME of \F3_WR_LAT_START/mem_reg_0_31_30_32__0\ : label is "F3_WR_LAT_START/mem_reg_0_31_30_32";
  attribute RTL_RAM_TYPE of \F3_WR_LAT_START/mem_reg_0_31_30_32__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F3_WR_LAT_START/mem_reg_0_31_30_32__0\ : label is 0;
  attribute ram_addr_end of \F3_WR_LAT_START/mem_reg_0_31_30_32__0\ : label is 31;
  attribute ram_offset of \F3_WR_LAT_START/mem_reg_0_31_30_32__0\ : label is 0;
  attribute ram_slice_begin of \F3_WR_LAT_START/mem_reg_0_31_30_32__0\ : label is 30;
  attribute ram_slice_end of \F3_WR_LAT_START/mem_reg_0_31_30_32__0\ : label is 32;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_6_11\ : label is "";
  attribute RTL_RAM_BITS of \F3_WR_LAT_START/mem_reg_0_31_6_11\ : label is 1056;
  attribute RTL_RAM_NAME of \F3_WR_LAT_START/mem_reg_0_31_6_11\ : label is "F3_WR_LAT_START/mem_reg_0_31_6_11";
  attribute RTL_RAM_TYPE of \F3_WR_LAT_START/mem_reg_0_31_6_11\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F3_WR_LAT_START/mem_reg_0_31_6_11\ : label is 0;
  attribute ram_addr_end of \F3_WR_LAT_START/mem_reg_0_31_6_11\ : label is 31;
  attribute ram_offset of \F3_WR_LAT_START/mem_reg_0_31_6_11\ : label is 0;
  attribute ram_slice_begin of \F3_WR_LAT_START/mem_reg_0_31_6_11\ : label is 6;
  attribute ram_slice_end of \F3_WR_LAT_START/mem_reg_0_31_6_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_6_11__0\ : label is "";
  attribute RTL_RAM_BITS of \F3_WR_LAT_START/mem_reg_0_31_6_11__0\ : label is 1056;
  attribute RTL_RAM_NAME of \F3_WR_LAT_START/mem_reg_0_31_6_11__0\ : label is "F3_WR_LAT_START/mem_reg_0_31_6_11";
  attribute RTL_RAM_TYPE of \F3_WR_LAT_START/mem_reg_0_31_6_11__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F3_WR_LAT_START/mem_reg_0_31_6_11__0\ : label is 0;
  attribute ram_addr_end of \F3_WR_LAT_START/mem_reg_0_31_6_11__0\ : label is 31;
  attribute ram_offset of \F3_WR_LAT_START/mem_reg_0_31_6_11__0\ : label is 0;
  attribute ram_slice_begin of \F3_WR_LAT_START/mem_reg_0_31_6_11__0\ : label is 6;
  attribute ram_slice_end of \F3_WR_LAT_START/mem_reg_0_31_6_11__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_0_5\ : label is "";
  attribute RTL_RAM_BITS of \F4_WR_LAT_END/mem_reg_0_31_0_5\ : label is 1056;
  attribute RTL_RAM_NAME of \F4_WR_LAT_END/mem_reg_0_31_0_5\ : label is "F4_WR_LAT_END/mem_reg_0_31_0_5";
  attribute RTL_RAM_TYPE of \F4_WR_LAT_END/mem_reg_0_31_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F4_WR_LAT_END/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_addr_end of \F4_WR_LAT_END/mem_reg_0_31_0_5\ : label is 31;
  attribute ram_offset of \F4_WR_LAT_END/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_begin of \F4_WR_LAT_END/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_end of \F4_WR_LAT_END/mem_reg_0_31_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_0_5__0\ : label is "";
  attribute RTL_RAM_BITS of \F4_WR_LAT_END/mem_reg_0_31_0_5__0\ : label is 1056;
  attribute RTL_RAM_NAME of \F4_WR_LAT_END/mem_reg_0_31_0_5__0\ : label is "F4_WR_LAT_END/mem_reg_0_31_0_5";
  attribute RTL_RAM_TYPE of \F4_WR_LAT_END/mem_reg_0_31_0_5__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F4_WR_LAT_END/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_addr_end of \F4_WR_LAT_END/mem_reg_0_31_0_5__0\ : label is 31;
  attribute ram_offset of \F4_WR_LAT_END/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_slice_begin of \F4_WR_LAT_END/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_slice_end of \F4_WR_LAT_END/mem_reg_0_31_0_5__0\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_12_17\ : label is "";
  attribute RTL_RAM_BITS of \F4_WR_LAT_END/mem_reg_0_31_12_17\ : label is 1056;
  attribute RTL_RAM_NAME of \F4_WR_LAT_END/mem_reg_0_31_12_17\ : label is "F4_WR_LAT_END/mem_reg_0_31_12_17";
  attribute RTL_RAM_TYPE of \F4_WR_LAT_END/mem_reg_0_31_12_17\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F4_WR_LAT_END/mem_reg_0_31_12_17\ : label is 0;
  attribute ram_addr_end of \F4_WR_LAT_END/mem_reg_0_31_12_17\ : label is 31;
  attribute ram_offset of \F4_WR_LAT_END/mem_reg_0_31_12_17\ : label is 0;
  attribute ram_slice_begin of \F4_WR_LAT_END/mem_reg_0_31_12_17\ : label is 12;
  attribute ram_slice_end of \F4_WR_LAT_END/mem_reg_0_31_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_12_17__0\ : label is "";
  attribute RTL_RAM_BITS of \F4_WR_LAT_END/mem_reg_0_31_12_17__0\ : label is 1056;
  attribute RTL_RAM_NAME of \F4_WR_LAT_END/mem_reg_0_31_12_17__0\ : label is "F4_WR_LAT_END/mem_reg_0_31_12_17";
  attribute RTL_RAM_TYPE of \F4_WR_LAT_END/mem_reg_0_31_12_17__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F4_WR_LAT_END/mem_reg_0_31_12_17__0\ : label is 0;
  attribute ram_addr_end of \F4_WR_LAT_END/mem_reg_0_31_12_17__0\ : label is 31;
  attribute ram_offset of \F4_WR_LAT_END/mem_reg_0_31_12_17__0\ : label is 0;
  attribute ram_slice_begin of \F4_WR_LAT_END/mem_reg_0_31_12_17__0\ : label is 12;
  attribute ram_slice_end of \F4_WR_LAT_END/mem_reg_0_31_12_17__0\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_18_23\ : label is "";
  attribute RTL_RAM_BITS of \F4_WR_LAT_END/mem_reg_0_31_18_23\ : label is 1056;
  attribute RTL_RAM_NAME of \F4_WR_LAT_END/mem_reg_0_31_18_23\ : label is "F4_WR_LAT_END/mem_reg_0_31_18_23";
  attribute RTL_RAM_TYPE of \F4_WR_LAT_END/mem_reg_0_31_18_23\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F4_WR_LAT_END/mem_reg_0_31_18_23\ : label is 0;
  attribute ram_addr_end of \F4_WR_LAT_END/mem_reg_0_31_18_23\ : label is 31;
  attribute ram_offset of \F4_WR_LAT_END/mem_reg_0_31_18_23\ : label is 0;
  attribute ram_slice_begin of \F4_WR_LAT_END/mem_reg_0_31_18_23\ : label is 18;
  attribute ram_slice_end of \F4_WR_LAT_END/mem_reg_0_31_18_23\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_18_23__0\ : label is "";
  attribute RTL_RAM_BITS of \F4_WR_LAT_END/mem_reg_0_31_18_23__0\ : label is 1056;
  attribute RTL_RAM_NAME of \F4_WR_LAT_END/mem_reg_0_31_18_23__0\ : label is "F4_WR_LAT_END/mem_reg_0_31_18_23";
  attribute RTL_RAM_TYPE of \F4_WR_LAT_END/mem_reg_0_31_18_23__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F4_WR_LAT_END/mem_reg_0_31_18_23__0\ : label is 0;
  attribute ram_addr_end of \F4_WR_LAT_END/mem_reg_0_31_18_23__0\ : label is 31;
  attribute ram_offset of \F4_WR_LAT_END/mem_reg_0_31_18_23__0\ : label is 0;
  attribute ram_slice_begin of \F4_WR_LAT_END/mem_reg_0_31_18_23__0\ : label is 18;
  attribute ram_slice_end of \F4_WR_LAT_END/mem_reg_0_31_18_23__0\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_24_29\ : label is "";
  attribute RTL_RAM_BITS of \F4_WR_LAT_END/mem_reg_0_31_24_29\ : label is 1056;
  attribute RTL_RAM_NAME of \F4_WR_LAT_END/mem_reg_0_31_24_29\ : label is "F4_WR_LAT_END/mem_reg_0_31_24_29";
  attribute RTL_RAM_TYPE of \F4_WR_LAT_END/mem_reg_0_31_24_29\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F4_WR_LAT_END/mem_reg_0_31_24_29\ : label is 0;
  attribute ram_addr_end of \F4_WR_LAT_END/mem_reg_0_31_24_29\ : label is 31;
  attribute ram_offset of \F4_WR_LAT_END/mem_reg_0_31_24_29\ : label is 0;
  attribute ram_slice_begin of \F4_WR_LAT_END/mem_reg_0_31_24_29\ : label is 24;
  attribute ram_slice_end of \F4_WR_LAT_END/mem_reg_0_31_24_29\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_24_29__0\ : label is "";
  attribute RTL_RAM_BITS of \F4_WR_LAT_END/mem_reg_0_31_24_29__0\ : label is 1056;
  attribute RTL_RAM_NAME of \F4_WR_LAT_END/mem_reg_0_31_24_29__0\ : label is "F4_WR_LAT_END/mem_reg_0_31_24_29";
  attribute RTL_RAM_TYPE of \F4_WR_LAT_END/mem_reg_0_31_24_29__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F4_WR_LAT_END/mem_reg_0_31_24_29__0\ : label is 0;
  attribute ram_addr_end of \F4_WR_LAT_END/mem_reg_0_31_24_29__0\ : label is 31;
  attribute ram_offset of \F4_WR_LAT_END/mem_reg_0_31_24_29__0\ : label is 0;
  attribute ram_slice_begin of \F4_WR_LAT_END/mem_reg_0_31_24_29__0\ : label is 24;
  attribute ram_slice_end of \F4_WR_LAT_END/mem_reg_0_31_24_29__0\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_30_32\ : label is "";
  attribute RTL_RAM_BITS of \F4_WR_LAT_END/mem_reg_0_31_30_32\ : label is 1056;
  attribute RTL_RAM_NAME of \F4_WR_LAT_END/mem_reg_0_31_30_32\ : label is "F4_WR_LAT_END/mem_reg_0_31_30_32";
  attribute RTL_RAM_TYPE of \F4_WR_LAT_END/mem_reg_0_31_30_32\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F4_WR_LAT_END/mem_reg_0_31_30_32\ : label is 0;
  attribute ram_addr_end of \F4_WR_LAT_END/mem_reg_0_31_30_32\ : label is 31;
  attribute ram_offset of \F4_WR_LAT_END/mem_reg_0_31_30_32\ : label is 0;
  attribute ram_slice_begin of \F4_WR_LAT_END/mem_reg_0_31_30_32\ : label is 30;
  attribute ram_slice_end of \F4_WR_LAT_END/mem_reg_0_31_30_32\ : label is 32;
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_30_32__0\ : label is "";
  attribute RTL_RAM_BITS of \F4_WR_LAT_END/mem_reg_0_31_30_32__0\ : label is 1056;
  attribute RTL_RAM_NAME of \F4_WR_LAT_END/mem_reg_0_31_30_32__0\ : label is "F4_WR_LAT_END/mem_reg_0_31_30_32";
  attribute RTL_RAM_TYPE of \F4_WR_LAT_END/mem_reg_0_31_30_32__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F4_WR_LAT_END/mem_reg_0_31_30_32__0\ : label is 0;
  attribute ram_addr_end of \F4_WR_LAT_END/mem_reg_0_31_30_32__0\ : label is 31;
  attribute ram_offset of \F4_WR_LAT_END/mem_reg_0_31_30_32__0\ : label is 0;
  attribute ram_slice_begin of \F4_WR_LAT_END/mem_reg_0_31_30_32__0\ : label is 30;
  attribute ram_slice_end of \F4_WR_LAT_END/mem_reg_0_31_30_32__0\ : label is 32;
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_6_11\ : label is "";
  attribute RTL_RAM_BITS of \F4_WR_LAT_END/mem_reg_0_31_6_11\ : label is 1056;
  attribute RTL_RAM_NAME of \F4_WR_LAT_END/mem_reg_0_31_6_11\ : label is "F4_WR_LAT_END/mem_reg_0_31_6_11";
  attribute RTL_RAM_TYPE of \F4_WR_LAT_END/mem_reg_0_31_6_11\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F4_WR_LAT_END/mem_reg_0_31_6_11\ : label is 0;
  attribute ram_addr_end of \F4_WR_LAT_END/mem_reg_0_31_6_11\ : label is 31;
  attribute ram_offset of \F4_WR_LAT_END/mem_reg_0_31_6_11\ : label is 0;
  attribute ram_slice_begin of \F4_WR_LAT_END/mem_reg_0_31_6_11\ : label is 6;
  attribute ram_slice_end of \F4_WR_LAT_END/mem_reg_0_31_6_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_6_11__0\ : label is "";
  attribute RTL_RAM_BITS of \F4_WR_LAT_END/mem_reg_0_31_6_11__0\ : label is 1056;
  attribute RTL_RAM_NAME of \F4_WR_LAT_END/mem_reg_0_31_6_11__0\ : label is "F4_WR_LAT_END/mem_reg_0_31_6_11";
  attribute RTL_RAM_TYPE of \F4_WR_LAT_END/mem_reg_0_31_6_11__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \F4_WR_LAT_END/mem_reg_0_31_6_11__0\ : label is 0;
  attribute ram_addr_end of \F4_WR_LAT_END/mem_reg_0_31_6_11__0\ : label is 31;
  attribute ram_offset of \F4_WR_LAT_END/mem_reg_0_31_6_11__0\ : label is 0;
  attribute ram_slice_begin of \F4_WR_LAT_END/mem_reg_0_31_6_11__0\ : label is 6;
  attribute ram_slice_end of \F4_WR_LAT_END/mem_reg_0_31_6_11__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_0_5";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_0_5";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_12_17";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17\ : label is 12;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_12_17";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0\ : label is 12;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_18_23";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23\ : label is 18;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_18_23";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0\ : label is 18;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_24_29";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29\ : label is 24;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_24_29";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0\ : label is 24;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_30_35";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35\ : label is 30;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_30_35";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0\ : label is 30;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_36_41";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41\ : label is 36;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_36_41";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0\ : label is 36;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_42_47";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47\ : label is 42;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47\ : label is 47;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_42_47";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0\ : label is 42;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0\ : label is 47;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_48_53";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53\ : label is 48;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53\ : label is 53;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_48_53";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0\ : label is 48;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0\ : label is 53;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_54_59";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59\ : label is 54;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59\ : label is 59;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_54_59";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0\ : label is 54;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0\ : label is 59;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_60_63";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63\ : label is 60;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63\ : label is 63;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_60_63";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0\ : label is 60;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0\ : label is 63;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_6_11";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11\ : label is 6;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0\ : label is "";
  attribute RTL_RAM_BITS of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0\ : label is 2048;
  attribute RTL_RAM_NAME of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0\ : label is "FBC_WR_BEAT_CNT/mem_reg_0_31_6_11";
  attribute RTL_RAM_TYPE of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0\ : label is 0;
  attribute ram_addr_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0\ : label is 31;
  attribute ram_offset of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0\ : label is 0;
  attribute ram_slice_begin of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0\ : label is 6;
  attribute ram_slice_end of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_0_5";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_0_5";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_12_17";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17\ : label is 12;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_12_17";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0\ : label is 12;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_18_23";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23\ : label is 18;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_18_23";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0\ : label is 18;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_24_29";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29\ : label is 24;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_24_29";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0\ : label is 24;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_30_31";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31\ : label is 30;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_30_31";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0\ : label is 30;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0\ : label is 30;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1\ : label is 30;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_6_11";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11\ : label is 6;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0\ : label is "";
  attribute RTL_RAM_BITS of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0\ : label is 1024;
  attribute RTL_RAM_NAME of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0\ : label is "FSWI_WR_LAST_CNT/mem_reg_0_31_6_11";
  attribute RTL_RAM_TYPE of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0\ : label is 0;
  attribute ram_addr_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0\ : label is 31;
  attribute ram_offset of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0\ : label is 0;
  attribute ram_slice_begin of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0\ : label is 6;
  attribute ram_slice_end of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5\ : label is "";
  attribute RTL_RAM_BITS of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5\ : label is 256;
  attribute RTL_RAM_NAME of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5\ : label is "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5";
  attribute RTL_RAM_TYPE of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_addr_end of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5\ : label is 31;
  attribute ram_offset of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_begin of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_end of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0\ : label is "";
  attribute RTL_RAM_BITS of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0\ : label is 256;
  attribute RTL_RAM_NAME of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0\ : label is "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5";
  attribute RTL_RAM_TYPE of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_addr_end of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0\ : label is 31;
  attribute ram_offset of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_slice_begin of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_slice_end of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7\ : label is "";
  attribute RTL_RAM_BITS of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7\ : label is 256;
  attribute RTL_RAM_NAME of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7\ : label is "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7";
  attribute RTL_RAM_TYPE of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7\ : label is "RAM_SDP";
  attribute ram_addr_begin of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7\ : label is 0;
  attribute ram_addr_end of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7\ : label is 31;
  attribute ram_offset of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7\ : label is 0;
  attribute ram_slice_begin of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7\ : label is 6;
  attribute ram_slice_end of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0\ : label is "";
  attribute RTL_RAM_BITS of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0\ : label is 256;
  attribute RTL_RAM_NAME of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0\ : label is "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7";
  attribute RTL_RAM_TYPE of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0\ : label is 0;
  attribute ram_addr_end of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0\ : label is 31;
  attribute ram_offset of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0\ : label is 0;
  attribute ram_slice_begin of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0\ : label is 6;
  attribute ram_slice_end of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0\ : label is "";
  attribute RTL_RAM_BITS of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0\ : label is 256;
  attribute RTL_RAM_NAME of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0\ : label is "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0";
  attribute RTL_RAM_TYPE of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0\ : label is 0;
  attribute ram_addr_end of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0\ : label is 31;
  attribute ram_offset of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0\ : label is 0;
  attribute ram_slice_begin of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0\ : label is 6;
  attribute ram_slice_end of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1\ : label is "";
  attribute RTL_RAM_BITS of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1\ : label is 256;
  attribute RTL_RAM_NAME of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1\ : label is "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0";
  attribute RTL_RAM_TYPE of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1\ : label is 0;
  attribute ram_addr_end of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1\ : label is 31;
  attribute ram_offset of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1\ : label is 0;
  attribute ram_slice_begin of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1\ : label is 6;
  attribute ram_slice_end of \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1\ : label is 7;
  attribute RTL_RAM_BITS of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 32;
  attribute RTL_RAM_NAME of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is "IDLE_CNT_AWID_MATCH/mem_reg";
  attribute RTL_RAM_TYPE of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is "RAM_TDP";
  attribute ram_addr_begin of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_addr_end of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 31;
  attribute ram_offset of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_slice_begin of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_slice_end of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 32;
  attribute RTL_RAM_NAME of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is "IDLE_CNT_AWID_MATCH/mem_reg";
  attribute RTL_RAM_TYPE of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is "RAM_TDP";
  attribute ram_addr_begin of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_end of \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute RTL_RAM_BITS of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 32;
  attribute RTL_RAM_NAME of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is "LAST_CNT_AWID_MATCH/mem_reg";
  attribute RTL_RAM_TYPE of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is "RAM_TDP";
  attribute ram_addr_begin of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_addr_end of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 31;
  attribute ram_offset of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_slice_begin of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute ram_slice_end of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 32;
  attribute RTL_RAM_NAME of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is "LAST_CNT_AWID_MATCH/mem_reg";
  attribute RTL_RAM_TYPE of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is "RAM_TDP";
  attribute ram_addr_begin of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_end of \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\ : label is 0;
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_0_5\ : label is "";
  attribute RTL_RAM_BITS of \rd_latency_fifo_inst/mem_reg_0_31_0_5\ : label is 1056;
  attribute RTL_RAM_NAME of \rd_latency_fifo_inst/mem_reg_0_31_0_5\ : label is "rd_latency_fifo_inst/mem_reg_0_31_0_5";
  attribute RTL_RAM_TYPE of \rd_latency_fifo_inst/mem_reg_0_31_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \rd_latency_fifo_inst/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_addr_end of \rd_latency_fifo_inst/mem_reg_0_31_0_5\ : label is 31;
  attribute ram_offset of \rd_latency_fifo_inst/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_begin of \rd_latency_fifo_inst/mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_end of \rd_latency_fifo_inst/mem_reg_0_31_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_0_5__0\ : label is "";
  attribute RTL_RAM_BITS of \rd_latency_fifo_inst/mem_reg_0_31_0_5__0\ : label is 1056;
  attribute RTL_RAM_NAME of \rd_latency_fifo_inst/mem_reg_0_31_0_5__0\ : label is "rd_latency_fifo_inst/mem_reg_0_31_0_5";
  attribute RTL_RAM_TYPE of \rd_latency_fifo_inst/mem_reg_0_31_0_5__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \rd_latency_fifo_inst/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_addr_end of \rd_latency_fifo_inst/mem_reg_0_31_0_5__0\ : label is 31;
  attribute ram_offset of \rd_latency_fifo_inst/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_slice_begin of \rd_latency_fifo_inst/mem_reg_0_31_0_5__0\ : label is 0;
  attribute ram_slice_end of \rd_latency_fifo_inst/mem_reg_0_31_0_5__0\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_12_17\ : label is "";
  attribute RTL_RAM_BITS of \rd_latency_fifo_inst/mem_reg_0_31_12_17\ : label is 1056;
  attribute RTL_RAM_NAME of \rd_latency_fifo_inst/mem_reg_0_31_12_17\ : label is "rd_latency_fifo_inst/mem_reg_0_31_12_17";
  attribute RTL_RAM_TYPE of \rd_latency_fifo_inst/mem_reg_0_31_12_17\ : label is "RAM_SDP";
  attribute ram_addr_begin of \rd_latency_fifo_inst/mem_reg_0_31_12_17\ : label is 0;
  attribute ram_addr_end of \rd_latency_fifo_inst/mem_reg_0_31_12_17\ : label is 31;
  attribute ram_offset of \rd_latency_fifo_inst/mem_reg_0_31_12_17\ : label is 0;
  attribute ram_slice_begin of \rd_latency_fifo_inst/mem_reg_0_31_12_17\ : label is 12;
  attribute ram_slice_end of \rd_latency_fifo_inst/mem_reg_0_31_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_12_17__0\ : label is "";
  attribute RTL_RAM_BITS of \rd_latency_fifo_inst/mem_reg_0_31_12_17__0\ : label is 1056;
  attribute RTL_RAM_NAME of \rd_latency_fifo_inst/mem_reg_0_31_12_17__0\ : label is "rd_latency_fifo_inst/mem_reg_0_31_12_17";
  attribute RTL_RAM_TYPE of \rd_latency_fifo_inst/mem_reg_0_31_12_17__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \rd_latency_fifo_inst/mem_reg_0_31_12_17__0\ : label is 0;
  attribute ram_addr_end of \rd_latency_fifo_inst/mem_reg_0_31_12_17__0\ : label is 31;
  attribute ram_offset of \rd_latency_fifo_inst/mem_reg_0_31_12_17__0\ : label is 0;
  attribute ram_slice_begin of \rd_latency_fifo_inst/mem_reg_0_31_12_17__0\ : label is 12;
  attribute ram_slice_end of \rd_latency_fifo_inst/mem_reg_0_31_12_17__0\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_18_23\ : label is "";
  attribute RTL_RAM_BITS of \rd_latency_fifo_inst/mem_reg_0_31_18_23\ : label is 1056;
  attribute RTL_RAM_NAME of \rd_latency_fifo_inst/mem_reg_0_31_18_23\ : label is "rd_latency_fifo_inst/mem_reg_0_31_18_23";
  attribute RTL_RAM_TYPE of \rd_latency_fifo_inst/mem_reg_0_31_18_23\ : label is "RAM_SDP";
  attribute ram_addr_begin of \rd_latency_fifo_inst/mem_reg_0_31_18_23\ : label is 0;
  attribute ram_addr_end of \rd_latency_fifo_inst/mem_reg_0_31_18_23\ : label is 31;
  attribute ram_offset of \rd_latency_fifo_inst/mem_reg_0_31_18_23\ : label is 0;
  attribute ram_slice_begin of \rd_latency_fifo_inst/mem_reg_0_31_18_23\ : label is 18;
  attribute ram_slice_end of \rd_latency_fifo_inst/mem_reg_0_31_18_23\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_18_23__0\ : label is "";
  attribute RTL_RAM_BITS of \rd_latency_fifo_inst/mem_reg_0_31_18_23__0\ : label is 1056;
  attribute RTL_RAM_NAME of \rd_latency_fifo_inst/mem_reg_0_31_18_23__0\ : label is "rd_latency_fifo_inst/mem_reg_0_31_18_23";
  attribute RTL_RAM_TYPE of \rd_latency_fifo_inst/mem_reg_0_31_18_23__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \rd_latency_fifo_inst/mem_reg_0_31_18_23__0\ : label is 0;
  attribute ram_addr_end of \rd_latency_fifo_inst/mem_reg_0_31_18_23__0\ : label is 31;
  attribute ram_offset of \rd_latency_fifo_inst/mem_reg_0_31_18_23__0\ : label is 0;
  attribute ram_slice_begin of \rd_latency_fifo_inst/mem_reg_0_31_18_23__0\ : label is 18;
  attribute ram_slice_end of \rd_latency_fifo_inst/mem_reg_0_31_18_23__0\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_24_29\ : label is "";
  attribute RTL_RAM_BITS of \rd_latency_fifo_inst/mem_reg_0_31_24_29\ : label is 1056;
  attribute RTL_RAM_NAME of \rd_latency_fifo_inst/mem_reg_0_31_24_29\ : label is "rd_latency_fifo_inst/mem_reg_0_31_24_29";
  attribute RTL_RAM_TYPE of \rd_latency_fifo_inst/mem_reg_0_31_24_29\ : label is "RAM_SDP";
  attribute ram_addr_begin of \rd_latency_fifo_inst/mem_reg_0_31_24_29\ : label is 0;
  attribute ram_addr_end of \rd_latency_fifo_inst/mem_reg_0_31_24_29\ : label is 31;
  attribute ram_offset of \rd_latency_fifo_inst/mem_reg_0_31_24_29\ : label is 0;
  attribute ram_slice_begin of \rd_latency_fifo_inst/mem_reg_0_31_24_29\ : label is 24;
  attribute ram_slice_end of \rd_latency_fifo_inst/mem_reg_0_31_24_29\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_24_29__0\ : label is "";
  attribute RTL_RAM_BITS of \rd_latency_fifo_inst/mem_reg_0_31_24_29__0\ : label is 1056;
  attribute RTL_RAM_NAME of \rd_latency_fifo_inst/mem_reg_0_31_24_29__0\ : label is "rd_latency_fifo_inst/mem_reg_0_31_24_29";
  attribute RTL_RAM_TYPE of \rd_latency_fifo_inst/mem_reg_0_31_24_29__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \rd_latency_fifo_inst/mem_reg_0_31_24_29__0\ : label is 0;
  attribute ram_addr_end of \rd_latency_fifo_inst/mem_reg_0_31_24_29__0\ : label is 31;
  attribute ram_offset of \rd_latency_fifo_inst/mem_reg_0_31_24_29__0\ : label is 0;
  attribute ram_slice_begin of \rd_latency_fifo_inst/mem_reg_0_31_24_29__0\ : label is 24;
  attribute ram_slice_end of \rd_latency_fifo_inst/mem_reg_0_31_24_29__0\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_30_32\ : label is "";
  attribute RTL_RAM_BITS of \rd_latency_fifo_inst/mem_reg_0_31_30_32\ : label is 1056;
  attribute RTL_RAM_NAME of \rd_latency_fifo_inst/mem_reg_0_31_30_32\ : label is "rd_latency_fifo_inst/mem_reg_0_31_30_32";
  attribute RTL_RAM_TYPE of \rd_latency_fifo_inst/mem_reg_0_31_30_32\ : label is "RAM_SDP";
  attribute ram_addr_begin of \rd_latency_fifo_inst/mem_reg_0_31_30_32\ : label is 0;
  attribute ram_addr_end of \rd_latency_fifo_inst/mem_reg_0_31_30_32\ : label is 31;
  attribute ram_offset of \rd_latency_fifo_inst/mem_reg_0_31_30_32\ : label is 0;
  attribute ram_slice_begin of \rd_latency_fifo_inst/mem_reg_0_31_30_32\ : label is 30;
  attribute ram_slice_end of \rd_latency_fifo_inst/mem_reg_0_31_30_32\ : label is 32;
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_30_32__0\ : label is "";
  attribute RTL_RAM_BITS of \rd_latency_fifo_inst/mem_reg_0_31_30_32__0\ : label is 1056;
  attribute RTL_RAM_NAME of \rd_latency_fifo_inst/mem_reg_0_31_30_32__0\ : label is "rd_latency_fifo_inst/mem_reg_0_31_30_32";
  attribute RTL_RAM_TYPE of \rd_latency_fifo_inst/mem_reg_0_31_30_32__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \rd_latency_fifo_inst/mem_reg_0_31_30_32__0\ : label is 0;
  attribute ram_addr_end of \rd_latency_fifo_inst/mem_reg_0_31_30_32__0\ : label is 31;
  attribute ram_offset of \rd_latency_fifo_inst/mem_reg_0_31_30_32__0\ : label is 0;
  attribute ram_slice_begin of \rd_latency_fifo_inst/mem_reg_0_31_30_32__0\ : label is 30;
  attribute ram_slice_end of \rd_latency_fifo_inst/mem_reg_0_31_30_32__0\ : label is 32;
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_6_11\ : label is "";
  attribute RTL_RAM_BITS of \rd_latency_fifo_inst/mem_reg_0_31_6_11\ : label is 1056;
  attribute RTL_RAM_NAME of \rd_latency_fifo_inst/mem_reg_0_31_6_11\ : label is "rd_latency_fifo_inst/mem_reg_0_31_6_11";
  attribute RTL_RAM_TYPE of \rd_latency_fifo_inst/mem_reg_0_31_6_11\ : label is "RAM_SDP";
  attribute ram_addr_begin of \rd_latency_fifo_inst/mem_reg_0_31_6_11\ : label is 0;
  attribute ram_addr_end of \rd_latency_fifo_inst/mem_reg_0_31_6_11\ : label is 31;
  attribute ram_offset of \rd_latency_fifo_inst/mem_reg_0_31_6_11\ : label is 0;
  attribute ram_slice_begin of \rd_latency_fifo_inst/mem_reg_0_31_6_11\ : label is 6;
  attribute ram_slice_end of \rd_latency_fifo_inst/mem_reg_0_31_6_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_6_11__0\ : label is "";
  attribute RTL_RAM_BITS of \rd_latency_fifo_inst/mem_reg_0_31_6_11__0\ : label is 1056;
  attribute RTL_RAM_NAME of \rd_latency_fifo_inst/mem_reg_0_31_6_11__0\ : label is "rd_latency_fifo_inst/mem_reg_0_31_6_11";
  attribute RTL_RAM_TYPE of \rd_latency_fifo_inst/mem_reg_0_31_6_11__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \rd_latency_fifo_inst/mem_reg_0_31_6_11__0\ : label is 0;
  attribute ram_addr_end of \rd_latency_fifo_inst/mem_reg_0_31_6_11__0\ : label is 31;
  attribute ram_offset of \rd_latency_fifo_inst/mem_reg_0_31_6_11__0\ : label is 0;
  attribute ram_slice_begin of \rd_latency_fifo_inst/mem_reg_0_31_6_11__0\ : label is 6;
  attribute ram_slice_end of \rd_latency_fifo_inst/mem_reg_0_31_6_11__0\ : label is 11;
begin
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tstrb(6) <= \<const0>\;
  m_axis_tstrb(5) <= \<const0>\;
  m_axis_tstrb(4) <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_offld_arready <= \<const0>\;
  s_axi_offld_rdata(31) <= \<const0>\;
  s_axi_offld_rdata(30) <= \<const0>\;
  s_axi_offld_rdata(29) <= \<const0>\;
  s_axi_offld_rdata(28) <= \<const0>\;
  s_axi_offld_rdata(27) <= \<const0>\;
  s_axi_offld_rdata(26) <= \<const0>\;
  s_axi_offld_rdata(25) <= \<const0>\;
  s_axi_offld_rdata(24) <= \<const0>\;
  s_axi_offld_rdata(23) <= \<const0>\;
  s_axi_offld_rdata(22) <= \<const0>\;
  s_axi_offld_rdata(21) <= \<const0>\;
  s_axi_offld_rdata(20) <= \<const0>\;
  s_axi_offld_rdata(19) <= \<const0>\;
  s_axi_offld_rdata(18) <= \<const0>\;
  s_axi_offld_rdata(17) <= \<const0>\;
  s_axi_offld_rdata(16) <= \<const0>\;
  s_axi_offld_rdata(15) <= \<const0>\;
  s_axi_offld_rdata(14) <= \<const0>\;
  s_axi_offld_rdata(13) <= \<const0>\;
  s_axi_offld_rdata(12) <= \<const0>\;
  s_axi_offld_rdata(11) <= \<const0>\;
  s_axi_offld_rdata(10) <= \<const0>\;
  s_axi_offld_rdata(9) <= \<const0>\;
  s_axi_offld_rdata(8) <= \<const0>\;
  s_axi_offld_rdata(7) <= \<const0>\;
  s_axi_offld_rdata(6) <= \<const0>\;
  s_axi_offld_rdata(5) <= \<const0>\;
  s_axi_offld_rdata(4) <= \<const0>\;
  s_axi_offld_rdata(3) <= \<const0>\;
  s_axi_offld_rdata(2) <= \<const0>\;
  s_axi_offld_rdata(1) <= \<const0>\;
  s_axi_offld_rdata(0) <= \<const0>\;
  s_axi_offld_rid(0) <= \<const0>\;
  s_axi_offld_rlast <= \<const0>\;
  s_axi_offld_rresp(1) <= \<const0>\;
  s_axi_offld_rresp(0) <= \<const0>\;
  s_axi_offld_rvalid <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
\BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg\(0),
      A1 => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg\(1),
      A2 => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg\(2),
      A3 => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg\(3),
      A4 => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg\(4),
      D => \GEN_SLOT1.metric_calc_inst1/F1_Wr_Data\,
      DPO => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/dout0\,
      DPRA0 => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg\(0),
      DPRA1 => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg\(1),
      DPRA2 => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg\(2),
      DPRA3 => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg\(3),
      DPRA4 => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg\(4),
      SPO => \NLW_BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F1_Wr_En\
    );
\BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\(0),
      A1 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\(1),
      A2 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\(2),
      A3 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\(3),
      A4 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\(4),
      D => \metric_calc_inst0/F1_Wr_Data\,
      DPO => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/dout0\,
      DPRA0 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\(4),
      SPO => \NLW_BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F1_Wr_En\
    );
\F1_AWID_MATCH/mem_reg_0_31_0_0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg\(0),
      A1 => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg\(1),
      A2 => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg\(2),
      A3 => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg\(3),
      A4 => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg\(4),
      D => \GEN_SLOT1.metric_calc_inst1/F1_Wr_Data\,
      DPO => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/dout0\,
      DPRA0 => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg\(0),
      DPRA1 => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg\(1),
      DPRA2 => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg\(2),
      DPRA3 => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg\(3),
      DPRA4 => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg\(4),
      SPO => \NLW_F1_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F1_Wr_En\
    );
\F1_AWID_MATCH/mem_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\(0),
      A1 => \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\(1),
      A2 => \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\(2),
      A3 => \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\(3),
      A4 => \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\(4),
      D => \metric_calc_inst0/F1_Wr_Data\,
      DPO => \metric_calc_inst0/F1_AWID_MATCH/dout0\,
      DPRA0 => \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\(4),
      SPO => \NLW_F1_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F1_Wr_En\
    );
\F2_FIRST_WRITE/mem_reg_0_31_0_0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg\(0),
      A1 => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg\(1),
      A2 => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg\(2),
      A3 => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg\(3),
      A4 => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg\(4),
      D => '1',
      DPO => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/dout0\,
      DPRA0 => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg\(0),
      DPRA1 => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg\(1),
      DPRA2 => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg\(2),
      DPRA3 => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg\(3),
      DPRA4 => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg\(4),
      SPO => \NLW_F2_FIRST_WRITE/mem_reg_0_31_0_0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F2_Wr_En\
    );
\F2_FIRST_WRITE/mem_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\(0),
      A1 => \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\(1),
      A2 => \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\(2),
      A3 => \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\(3),
      A4 => \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\(4),
      D => '1',
      DPO => \metric_calc_inst0/F2_FIRST_WRITE/dout0\,
      DPRA0 => \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\(4),
      SPO => \NLW_F2_FIRST_WRITE/mem_reg_0_31_0_0__0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F2_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(1 downto 0),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(3 downto 2),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(1 downto 0),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(3 downto 2),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_0_5__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(1 downto 0),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(3 downto 2),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(1 downto 0),
      DOB(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(3 downto 2),
      DOC(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_0_5__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(13 downto 12),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(15 downto 14),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(13 downto 12),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(15 downto 14),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_12_17__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(13 downto 12),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(15 downto 14),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(13 downto 12),
      DOB(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(15 downto 14),
      DOC(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_12_17__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(19 downto 18),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(21 downto 20),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(19 downto 18),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(21 downto 20),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_18_23__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(19 downto 18),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(21 downto 20),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(19 downto 18),
      DOB(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(21 downto 20),
      DOC(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_18_23__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(25 downto 24),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(27 downto 26),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(25 downto 24),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(27 downto 26),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_24_29__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(25 downto 24),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(27 downto 26),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(25 downto 24),
      DOB(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(27 downto 26),
      DOC(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_24_29__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_30_32\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Ovf\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(31 downto 30),
      DOB(1) => \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOB_UNCONNECTED\(1),
      DOB(0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(32),
      DOC(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_30_32__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \metric_calc_inst0/Write_Latency_Cnt_Ovf\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(31 downto 30),
      DOB(1) => \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32__0_DOB_UNCONNECTED\(1),
      DOB(0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(32),
      DOC(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32__0_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(7 downto 6),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(9 downto 8),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(7 downto 6),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(9 downto 8),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_6_11__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(7 downto 6),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(9 downto 8),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(7 downto 6),
      DOB(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(9 downto 8),
      DOC(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_6_11__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F3_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(1 downto 0),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(3 downto 2),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(1 downto 0),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(3 downto 2),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_0_5__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(1 downto 0),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(3 downto 2),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(1 downto 0),
      DOB(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(3 downto 2),
      DOC(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_0_5__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(13 downto 12),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(15 downto 14),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(13 downto 12),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(15 downto 14),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_12_17__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(13 downto 12),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(15 downto 14),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(13 downto 12),
      DOB(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(15 downto 14),
      DOC(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_12_17__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(19 downto 18),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(21 downto 20),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(19 downto 18),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(21 downto 20),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_18_23__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(19 downto 18),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(21 downto 20),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(19 downto 18),
      DOB(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(21 downto 20),
      DOC(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_18_23__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(25 downto 24),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(27 downto 26),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(25 downto 24),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(27 downto 26),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_24_29__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(25 downto 24),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(27 downto 26),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(25 downto 24),
      DOB(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(27 downto 26),
      DOC(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_24_29__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_30_32\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Ovf\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(31 downto 30),
      DOB(1) => \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOB_UNCONNECTED\(1),
      DOB(0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(32),
      DOC(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_30_32__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \metric_calc_inst0/Write_Latency_Cnt_Ovf\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(31 downto 30),
      DOB(1) => \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32__0_DOB_UNCONNECTED\(1),
      DOB(0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(32),
      DOC(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32__0_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(7 downto 6),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(9 downto 8),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(7 downto 6),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(9 downto 8),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_6_11__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(7 downto 6),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(9 downto 8),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(7 downto 6),
      DOB(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(9 downto 8),
      DOC(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_6_11__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F4_Wr_En\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_137\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_138\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_135\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_136\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_133\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_134\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(1 downto 0),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(3 downto 2),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_266\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_267\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_264\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_265\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_262\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_263\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(1 downto 0),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(3 downto 2),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_125\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_126\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_123\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_124\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_121\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_122\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(13 downto 12),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(15 downto 14),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_254\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_255\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_252\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_253\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_250\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_251\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(13 downto 12),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(15 downto 14),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_119\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_120\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_117\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_118\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_115\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_116\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(19 downto 18),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(21 downto 20),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_248\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_249\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_246\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_247\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_244\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_245\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(19 downto 18),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(21 downto 20),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_113\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_114\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_111\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_112\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_109\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_110\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(25 downto 24),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(27 downto 26),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_242\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_243\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_240\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_241\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_238\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_239\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(25 downto 24),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(27 downto 26),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_30_35\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_107\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_108\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_105\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_106\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_103\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_104\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(31 downto 30),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(33 downto 32),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(35 downto 34),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_236\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_237\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_234\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_235\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_232\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_233\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(31 downto 30),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(33 downto 32),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(35 downto 34),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_36_41\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_101\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_102\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_99\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_100\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_97\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_98\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(37 downto 36),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(39 downto 38),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(41 downto 40),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_230\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_231\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_228\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_229\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_226\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_227\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(37 downto 36),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(39 downto 38),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(41 downto 40),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_42_47\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_95\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_96\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_93\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_94\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_91\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_92\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(43 downto 42),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(45 downto 44),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(47 downto 46),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_224\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_225\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_222\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_223\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_220\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_221\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(43 downto 42),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(45 downto 44),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(47 downto 46),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_48_53\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_89\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_90\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_87\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_88\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_85\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_86\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(49 downto 48),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(51 downto 50),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(53 downto 52),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_218\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_219\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_216\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_217\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_214\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_215\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(49 downto 48),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(51 downto 50),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(53 downto 52),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_54_59\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_83\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_84\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_81\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_82\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_79\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_80\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(55 downto 54),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(57 downto 56),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(59 downto 58),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_212\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_213\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_210\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_211\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_208\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_209\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(55 downto 54),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(57 downto 56),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(59 downto 58),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_60_63\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_77\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_78\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_75\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_76\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(61 downto 60),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(63 downto 62),
      DOC(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_206\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_207\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_204\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_205\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(61 downto 60),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(63 downto 62),
      DOC(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_131\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_132\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_129\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_130\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_127\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_128\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(7 downto 6),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(9 downto 8),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren062_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_260\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_261\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_258\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_259\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_256\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_257\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(7 downto 6),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(9 downto 8),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren062_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_202\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_203\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_200\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_201\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_198\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_199\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(1 downto 0),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(3 downto 2),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_331\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_332\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_329\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_330\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_327\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_328\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(1 downto 0),
      DOB(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(3 downto 2),
      DOC(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_190\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_191\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_188\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_189\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_186\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_187\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(13 downto 12),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(15 downto 14),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_319\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_320\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_317\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_318\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_315\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_316\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(13 downto 12),
      DOB(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(15 downto 14),
      DOC(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_184\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_185\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_182\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_183\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_180\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_181\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(19 downto 18),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(21 downto 20),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_313\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_314\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_311\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_312\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_309\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_310\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(19 downto 18),
      DOB(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(21 downto 20),
      DOC(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_178\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_179\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_176\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_177\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_174\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_175\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(25 downto 24),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(27 downto 26),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_307\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_308\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_305\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_306\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_303\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_304\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(25 downto 24),
      DOB(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(27 downto 26),
      DOC(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_30_31\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(0),
      A1 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(1),
      A2 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(2),
      A3 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(3),
      A4 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(4),
      D => \GEN_Advanced_Mode.adavnced_mode_inst_n_173\,
      DPO => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(30),
      DPRA0 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(0),
      DPRA1 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(1),
      DPRA2 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(2),
      DPRA3 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(3),
      DPRA4 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4),
      SPO => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(0),
      A1 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(1),
      A2 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(2),
      A3 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(3),
      A4 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(4),
      D => \GEN_Advanced_Mode.adavnced_mode_inst_n_172\,
      DPO => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(31),
      DPRA0 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(0),
      DPRA1 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(1),
      DPRA2 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(2),
      DPRA3 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(3),
      DPRA4 => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4),
      SPO => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(0),
      A1 => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(1),
      A2 => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(2),
      A3 => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(3),
      A4 => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4),
      D => \GEN_Advanced_Mode.adavnced_mode_inst_n_302\,
      DPO => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(30),
      DPRA0 => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4),
      SPO => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(0),
      A1 => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(1),
      A2 => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(2),
      A3 => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(3),
      A4 => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4),
      D => \GEN_Advanced_Mode.adavnced_mode_inst_n_301\,
      DPO => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(31),
      DPRA0 => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4),
      SPO => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_196\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_197\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_194\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_195\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_192\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_193\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(7 downto 6),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(9 downto 8),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren058_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_325\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_326\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_323\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_324\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_321\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_322\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(7 downto 6),
      DOB(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(9 downto 8),
      DOC(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren058_out\
    );
\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(4 downto 0),
      DIA(1) => mem_reg_0_31_0_5_i_2_n_0,
      DIA(0) => mem_reg_0_31_0_5_i_3_n_0,
      DIB(1) => '0',
      DIB(0) => mem_reg_0_31_0_5_i_4_n_0,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\(1 downto 0),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\(3 downto 2),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/p_51_in\
    );
\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(4 downto 0),
      DIA(1) => \mem_reg_0_31_0_5__0_i_2_n_0\,
      DIA(0) => \mem_reg_0_31_0_5__0_i_3_n_0\,
      DIB(1) => '0',
      DIB(0) => \mem_reg_0_31_0_5__0_i_4_n_0\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\(1 downto 0),
      DOB(1 downto 0) => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\(3 downto 2),
      DOC(1 downto 0) => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/p_51_in\
    );
\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(0),
      A1 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(1),
      A2 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(2),
      A3 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(3),
      A4 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(4),
      D => '0',
      DPO => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\(6),
      DPRA0 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(0),
      DPRA1 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(1),
      DPRA2 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(2),
      DPRA3 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(3),
      DPRA4 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(4),
      SPO => \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/p_51_in\
    );
\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(0),
      A1 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(1),
      A2 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(2),
      A3 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(3),
      A4 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(4),
      D => '0',
      DPO => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\(7),
      DPRA0 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(0),
      DPRA1 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(1),
      DPRA2 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(2),
      DPRA3 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(3),
      DPRA4 => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(4),
      SPO => \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/p_51_in\
    );
\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(0),
      A1 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(1),
      A2 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(2),
      A3 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(3),
      A4 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(4),
      D => '0',
      DPO => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\(6),
      DPRA0 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(4),
      SPO => \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/p_51_in\
    );
\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(0),
      A1 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(1),
      A2 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(2),
      A3 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(3),
      A4 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(4),
      D => '0',
      DPO => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\(7),
      DPRA0 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(4),
      SPO => \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/p_51_in\
    );
\GEN_Advanced_Mode.adavnced_mode_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_advanced
     port map (
      \Beat_fifo_Wr_data_reg[63]\(63) => \GEN_Advanced_Mode.adavnced_mode_inst_n_75\,
      \Beat_fifo_Wr_data_reg[63]\(62) => \GEN_Advanced_Mode.adavnced_mode_inst_n_76\,
      \Beat_fifo_Wr_data_reg[63]\(61) => \GEN_Advanced_Mode.adavnced_mode_inst_n_77\,
      \Beat_fifo_Wr_data_reg[63]\(60) => \GEN_Advanced_Mode.adavnced_mode_inst_n_78\,
      \Beat_fifo_Wr_data_reg[63]\(59) => \GEN_Advanced_Mode.adavnced_mode_inst_n_79\,
      \Beat_fifo_Wr_data_reg[63]\(58) => \GEN_Advanced_Mode.adavnced_mode_inst_n_80\,
      \Beat_fifo_Wr_data_reg[63]\(57) => \GEN_Advanced_Mode.adavnced_mode_inst_n_81\,
      \Beat_fifo_Wr_data_reg[63]\(56) => \GEN_Advanced_Mode.adavnced_mode_inst_n_82\,
      \Beat_fifo_Wr_data_reg[63]\(55) => \GEN_Advanced_Mode.adavnced_mode_inst_n_83\,
      \Beat_fifo_Wr_data_reg[63]\(54) => \GEN_Advanced_Mode.adavnced_mode_inst_n_84\,
      \Beat_fifo_Wr_data_reg[63]\(53) => \GEN_Advanced_Mode.adavnced_mode_inst_n_85\,
      \Beat_fifo_Wr_data_reg[63]\(52) => \GEN_Advanced_Mode.adavnced_mode_inst_n_86\,
      \Beat_fifo_Wr_data_reg[63]\(51) => \GEN_Advanced_Mode.adavnced_mode_inst_n_87\,
      \Beat_fifo_Wr_data_reg[63]\(50) => \GEN_Advanced_Mode.adavnced_mode_inst_n_88\,
      \Beat_fifo_Wr_data_reg[63]\(49) => \GEN_Advanced_Mode.adavnced_mode_inst_n_89\,
      \Beat_fifo_Wr_data_reg[63]\(48) => \GEN_Advanced_Mode.adavnced_mode_inst_n_90\,
      \Beat_fifo_Wr_data_reg[63]\(47) => \GEN_Advanced_Mode.adavnced_mode_inst_n_91\,
      \Beat_fifo_Wr_data_reg[63]\(46) => \GEN_Advanced_Mode.adavnced_mode_inst_n_92\,
      \Beat_fifo_Wr_data_reg[63]\(45) => \GEN_Advanced_Mode.adavnced_mode_inst_n_93\,
      \Beat_fifo_Wr_data_reg[63]\(44) => \GEN_Advanced_Mode.adavnced_mode_inst_n_94\,
      \Beat_fifo_Wr_data_reg[63]\(43) => \GEN_Advanced_Mode.adavnced_mode_inst_n_95\,
      \Beat_fifo_Wr_data_reg[63]\(42) => \GEN_Advanced_Mode.adavnced_mode_inst_n_96\,
      \Beat_fifo_Wr_data_reg[63]\(41) => \GEN_Advanced_Mode.adavnced_mode_inst_n_97\,
      \Beat_fifo_Wr_data_reg[63]\(40) => \GEN_Advanced_Mode.adavnced_mode_inst_n_98\,
      \Beat_fifo_Wr_data_reg[63]\(39) => \GEN_Advanced_Mode.adavnced_mode_inst_n_99\,
      \Beat_fifo_Wr_data_reg[63]\(38) => \GEN_Advanced_Mode.adavnced_mode_inst_n_100\,
      \Beat_fifo_Wr_data_reg[63]\(37) => \GEN_Advanced_Mode.adavnced_mode_inst_n_101\,
      \Beat_fifo_Wr_data_reg[63]\(36) => \GEN_Advanced_Mode.adavnced_mode_inst_n_102\,
      \Beat_fifo_Wr_data_reg[63]\(35) => \GEN_Advanced_Mode.adavnced_mode_inst_n_103\,
      \Beat_fifo_Wr_data_reg[63]\(34) => \GEN_Advanced_Mode.adavnced_mode_inst_n_104\,
      \Beat_fifo_Wr_data_reg[63]\(33) => \GEN_Advanced_Mode.adavnced_mode_inst_n_105\,
      \Beat_fifo_Wr_data_reg[63]\(32) => \GEN_Advanced_Mode.adavnced_mode_inst_n_106\,
      \Beat_fifo_Wr_data_reg[63]\(31) => \GEN_Advanced_Mode.adavnced_mode_inst_n_107\,
      \Beat_fifo_Wr_data_reg[63]\(30) => \GEN_Advanced_Mode.adavnced_mode_inst_n_108\,
      \Beat_fifo_Wr_data_reg[63]\(29) => \GEN_Advanced_Mode.adavnced_mode_inst_n_109\,
      \Beat_fifo_Wr_data_reg[63]\(28) => \GEN_Advanced_Mode.adavnced_mode_inst_n_110\,
      \Beat_fifo_Wr_data_reg[63]\(27) => \GEN_Advanced_Mode.adavnced_mode_inst_n_111\,
      \Beat_fifo_Wr_data_reg[63]\(26) => \GEN_Advanced_Mode.adavnced_mode_inst_n_112\,
      \Beat_fifo_Wr_data_reg[63]\(25) => \GEN_Advanced_Mode.adavnced_mode_inst_n_113\,
      \Beat_fifo_Wr_data_reg[63]\(24) => \GEN_Advanced_Mode.adavnced_mode_inst_n_114\,
      \Beat_fifo_Wr_data_reg[63]\(23) => \GEN_Advanced_Mode.adavnced_mode_inst_n_115\,
      \Beat_fifo_Wr_data_reg[63]\(22) => \GEN_Advanced_Mode.adavnced_mode_inst_n_116\,
      \Beat_fifo_Wr_data_reg[63]\(21) => \GEN_Advanced_Mode.adavnced_mode_inst_n_117\,
      \Beat_fifo_Wr_data_reg[63]\(20) => \GEN_Advanced_Mode.adavnced_mode_inst_n_118\,
      \Beat_fifo_Wr_data_reg[63]\(19) => \GEN_Advanced_Mode.adavnced_mode_inst_n_119\,
      \Beat_fifo_Wr_data_reg[63]\(18) => \GEN_Advanced_Mode.adavnced_mode_inst_n_120\,
      \Beat_fifo_Wr_data_reg[63]\(17) => \GEN_Advanced_Mode.adavnced_mode_inst_n_121\,
      \Beat_fifo_Wr_data_reg[63]\(16) => \GEN_Advanced_Mode.adavnced_mode_inst_n_122\,
      \Beat_fifo_Wr_data_reg[63]\(15) => \GEN_Advanced_Mode.adavnced_mode_inst_n_123\,
      \Beat_fifo_Wr_data_reg[63]\(14) => \GEN_Advanced_Mode.adavnced_mode_inst_n_124\,
      \Beat_fifo_Wr_data_reg[63]\(13) => \GEN_Advanced_Mode.adavnced_mode_inst_n_125\,
      \Beat_fifo_Wr_data_reg[63]\(12) => \GEN_Advanced_Mode.adavnced_mode_inst_n_126\,
      \Beat_fifo_Wr_data_reg[63]\(11) => \GEN_Advanced_Mode.adavnced_mode_inst_n_127\,
      \Beat_fifo_Wr_data_reg[63]\(10) => \GEN_Advanced_Mode.adavnced_mode_inst_n_128\,
      \Beat_fifo_Wr_data_reg[63]\(9) => \GEN_Advanced_Mode.adavnced_mode_inst_n_129\,
      \Beat_fifo_Wr_data_reg[63]\(8) => \GEN_Advanced_Mode.adavnced_mode_inst_n_130\,
      \Beat_fifo_Wr_data_reg[63]\(7) => \GEN_Advanced_Mode.adavnced_mode_inst_n_131\,
      \Beat_fifo_Wr_data_reg[63]\(6) => \GEN_Advanced_Mode.adavnced_mode_inst_n_132\,
      \Beat_fifo_Wr_data_reg[63]\(5) => \GEN_Advanced_Mode.adavnced_mode_inst_n_133\,
      \Beat_fifo_Wr_data_reg[63]\(4) => \GEN_Advanced_Mode.adavnced_mode_inst_n_134\,
      \Beat_fifo_Wr_data_reg[63]\(3) => \GEN_Advanced_Mode.adavnced_mode_inst_n_135\,
      \Beat_fifo_Wr_data_reg[63]\(2) => \GEN_Advanced_Mode.adavnced_mode_inst_n_136\,
      \Beat_fifo_Wr_data_reg[63]\(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_137\,
      \Beat_fifo_Wr_data_reg[63]\(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_138\,
      \Beat_fifo_Wr_data_reg[63]_0\(63) => \GEN_Advanced_Mode.adavnced_mode_inst_n_204\,
      \Beat_fifo_Wr_data_reg[63]_0\(62) => \GEN_Advanced_Mode.adavnced_mode_inst_n_205\,
      \Beat_fifo_Wr_data_reg[63]_0\(61) => \GEN_Advanced_Mode.adavnced_mode_inst_n_206\,
      \Beat_fifo_Wr_data_reg[63]_0\(60) => \GEN_Advanced_Mode.adavnced_mode_inst_n_207\,
      \Beat_fifo_Wr_data_reg[63]_0\(59) => \GEN_Advanced_Mode.adavnced_mode_inst_n_208\,
      \Beat_fifo_Wr_data_reg[63]_0\(58) => \GEN_Advanced_Mode.adavnced_mode_inst_n_209\,
      \Beat_fifo_Wr_data_reg[63]_0\(57) => \GEN_Advanced_Mode.adavnced_mode_inst_n_210\,
      \Beat_fifo_Wr_data_reg[63]_0\(56) => \GEN_Advanced_Mode.adavnced_mode_inst_n_211\,
      \Beat_fifo_Wr_data_reg[63]_0\(55) => \GEN_Advanced_Mode.adavnced_mode_inst_n_212\,
      \Beat_fifo_Wr_data_reg[63]_0\(54) => \GEN_Advanced_Mode.adavnced_mode_inst_n_213\,
      \Beat_fifo_Wr_data_reg[63]_0\(53) => \GEN_Advanced_Mode.adavnced_mode_inst_n_214\,
      \Beat_fifo_Wr_data_reg[63]_0\(52) => \GEN_Advanced_Mode.adavnced_mode_inst_n_215\,
      \Beat_fifo_Wr_data_reg[63]_0\(51) => \GEN_Advanced_Mode.adavnced_mode_inst_n_216\,
      \Beat_fifo_Wr_data_reg[63]_0\(50) => \GEN_Advanced_Mode.adavnced_mode_inst_n_217\,
      \Beat_fifo_Wr_data_reg[63]_0\(49) => \GEN_Advanced_Mode.adavnced_mode_inst_n_218\,
      \Beat_fifo_Wr_data_reg[63]_0\(48) => \GEN_Advanced_Mode.adavnced_mode_inst_n_219\,
      \Beat_fifo_Wr_data_reg[63]_0\(47) => \GEN_Advanced_Mode.adavnced_mode_inst_n_220\,
      \Beat_fifo_Wr_data_reg[63]_0\(46) => \GEN_Advanced_Mode.adavnced_mode_inst_n_221\,
      \Beat_fifo_Wr_data_reg[63]_0\(45) => \GEN_Advanced_Mode.adavnced_mode_inst_n_222\,
      \Beat_fifo_Wr_data_reg[63]_0\(44) => \GEN_Advanced_Mode.adavnced_mode_inst_n_223\,
      \Beat_fifo_Wr_data_reg[63]_0\(43) => \GEN_Advanced_Mode.adavnced_mode_inst_n_224\,
      \Beat_fifo_Wr_data_reg[63]_0\(42) => \GEN_Advanced_Mode.adavnced_mode_inst_n_225\,
      \Beat_fifo_Wr_data_reg[63]_0\(41) => \GEN_Advanced_Mode.adavnced_mode_inst_n_226\,
      \Beat_fifo_Wr_data_reg[63]_0\(40) => \GEN_Advanced_Mode.adavnced_mode_inst_n_227\,
      \Beat_fifo_Wr_data_reg[63]_0\(39) => \GEN_Advanced_Mode.adavnced_mode_inst_n_228\,
      \Beat_fifo_Wr_data_reg[63]_0\(38) => \GEN_Advanced_Mode.adavnced_mode_inst_n_229\,
      \Beat_fifo_Wr_data_reg[63]_0\(37) => \GEN_Advanced_Mode.adavnced_mode_inst_n_230\,
      \Beat_fifo_Wr_data_reg[63]_0\(36) => \GEN_Advanced_Mode.adavnced_mode_inst_n_231\,
      \Beat_fifo_Wr_data_reg[63]_0\(35) => \GEN_Advanced_Mode.adavnced_mode_inst_n_232\,
      \Beat_fifo_Wr_data_reg[63]_0\(34) => \GEN_Advanced_Mode.adavnced_mode_inst_n_233\,
      \Beat_fifo_Wr_data_reg[63]_0\(33) => \GEN_Advanced_Mode.adavnced_mode_inst_n_234\,
      \Beat_fifo_Wr_data_reg[63]_0\(32) => \GEN_Advanced_Mode.adavnced_mode_inst_n_235\,
      \Beat_fifo_Wr_data_reg[63]_0\(31) => \GEN_Advanced_Mode.adavnced_mode_inst_n_236\,
      \Beat_fifo_Wr_data_reg[63]_0\(30) => \GEN_Advanced_Mode.adavnced_mode_inst_n_237\,
      \Beat_fifo_Wr_data_reg[63]_0\(29) => \GEN_Advanced_Mode.adavnced_mode_inst_n_238\,
      \Beat_fifo_Wr_data_reg[63]_0\(28) => \GEN_Advanced_Mode.adavnced_mode_inst_n_239\,
      \Beat_fifo_Wr_data_reg[63]_0\(27) => \GEN_Advanced_Mode.adavnced_mode_inst_n_240\,
      \Beat_fifo_Wr_data_reg[63]_0\(26) => \GEN_Advanced_Mode.adavnced_mode_inst_n_241\,
      \Beat_fifo_Wr_data_reg[63]_0\(25) => \GEN_Advanced_Mode.adavnced_mode_inst_n_242\,
      \Beat_fifo_Wr_data_reg[63]_0\(24) => \GEN_Advanced_Mode.adavnced_mode_inst_n_243\,
      \Beat_fifo_Wr_data_reg[63]_0\(23) => \GEN_Advanced_Mode.adavnced_mode_inst_n_244\,
      \Beat_fifo_Wr_data_reg[63]_0\(22) => \GEN_Advanced_Mode.adavnced_mode_inst_n_245\,
      \Beat_fifo_Wr_data_reg[63]_0\(21) => \GEN_Advanced_Mode.adavnced_mode_inst_n_246\,
      \Beat_fifo_Wr_data_reg[63]_0\(20) => \GEN_Advanced_Mode.adavnced_mode_inst_n_247\,
      \Beat_fifo_Wr_data_reg[63]_0\(19) => \GEN_Advanced_Mode.adavnced_mode_inst_n_248\,
      \Beat_fifo_Wr_data_reg[63]_0\(18) => \GEN_Advanced_Mode.adavnced_mode_inst_n_249\,
      \Beat_fifo_Wr_data_reg[63]_0\(17) => \GEN_Advanced_Mode.adavnced_mode_inst_n_250\,
      \Beat_fifo_Wr_data_reg[63]_0\(16) => \GEN_Advanced_Mode.adavnced_mode_inst_n_251\,
      \Beat_fifo_Wr_data_reg[63]_0\(15) => \GEN_Advanced_Mode.adavnced_mode_inst_n_252\,
      \Beat_fifo_Wr_data_reg[63]_0\(14) => \GEN_Advanced_Mode.adavnced_mode_inst_n_253\,
      \Beat_fifo_Wr_data_reg[63]_0\(13) => \GEN_Advanced_Mode.adavnced_mode_inst_n_254\,
      \Beat_fifo_Wr_data_reg[63]_0\(12) => \GEN_Advanced_Mode.adavnced_mode_inst_n_255\,
      \Beat_fifo_Wr_data_reg[63]_0\(11) => \GEN_Advanced_Mode.adavnced_mode_inst_n_256\,
      \Beat_fifo_Wr_data_reg[63]_0\(10) => \GEN_Advanced_Mode.adavnced_mode_inst_n_257\,
      \Beat_fifo_Wr_data_reg[63]_0\(9) => \GEN_Advanced_Mode.adavnced_mode_inst_n_258\,
      \Beat_fifo_Wr_data_reg[63]_0\(8) => \GEN_Advanced_Mode.adavnced_mode_inst_n_259\,
      \Beat_fifo_Wr_data_reg[63]_0\(7) => \GEN_Advanced_Mode.adavnced_mode_inst_n_260\,
      \Beat_fifo_Wr_data_reg[63]_0\(6) => \GEN_Advanced_Mode.adavnced_mode_inst_n_261\,
      \Beat_fifo_Wr_data_reg[63]_0\(5) => \GEN_Advanced_Mode.adavnced_mode_inst_n_262\,
      \Beat_fifo_Wr_data_reg[63]_0\(4) => \GEN_Advanced_Mode.adavnced_mode_inst_n_263\,
      \Beat_fifo_Wr_data_reg[63]_0\(3) => \GEN_Advanced_Mode.adavnced_mode_inst_n_264\,
      \Beat_fifo_Wr_data_reg[63]_0\(2) => \GEN_Advanced_Mode.adavnced_mode_inst_n_265\,
      \Beat_fifo_Wr_data_reg[63]_0\(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_266\,
      \Beat_fifo_Wr_data_reg[63]_0\(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_267\,
      Beat_fifo_Wr_en_reg(0) => \GEN_SLOT1.metric_calc_inst1/wren062_out\,
      Beat_fifo_Wr_en_reg_0(0) => \metric_calc_inst0/wren062_out\,
      \Count_Out_i_reg[32]\(32) => \metric_calc_inst0/Write_Latency_Cnt_Ovf\,
      \Count_Out_i_reg[32]\(31 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(31 downto 0),
      D(7 downto 0) => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\(7 downto 0),
      Din(2) => ext_event_1_cnt_start,
      Din(1) => ext_event_1_cnt_stop,
      Din(0) => ext_event_1,
      E(0) => \GEN_SLOT1.metric_calc_inst1/F2_Wr_En\,
      Ext_Trig_Metric_en_reg(0) => \GEN_SLOT1.metric_calc_inst1/F3_Wr_En\,
      Ext_Trig_Metric_en_reg_0(0) => \GEN_SLOT1.metric_calc_inst1/F4_Wr_En\,
      Ext_Trig_Metric_en_reg_1(0) => \GEN_SLOT1.metric_calc_inst1/wren058_out\,
      Ext_Trig_Metric_en_reg_2(0) => \metric_calc_inst0/F3_Wr_En\,
      Ext_Trig_Metric_en_reg_3(0) => \metric_calc_inst0/F4_Wr_En\,
      Ext_Trig_Metric_en_reg_4(0) => \metric_calc_inst0/wren058_out\,
      F1_Wr_Data => \GEN_SLOT1.metric_calc_inst1/F1_Wr_Data\,
      F1_Wr_Data_2 => \metric_calc_inst0/F1_Wr_Data\,
      F1_Wr_En => \GEN_SLOT1.metric_calc_inst1/F1_Wr_En\,
      F1_Wr_En_1 => \metric_calc_inst0/F1_Wr_En\,
      \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\ => capture_event_sync,
      Metrics_Cnt_Reset => Metrics_Cnt_Reset_sync,
      O173(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(4 downto 0),
      O175(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg\(4 downto 0),
      O176(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg\(4 downto 0),
      O177(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg\(4 downto 0),
      O178(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg\(4 downto 0),
      O179(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      O180(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      O181(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      O182(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      O183(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      O184(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      O187(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      O188(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      O189(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg\(4 downto 0),
      O190(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg\(4 downto 0),
      O191(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg\(4 downto 0),
      O192(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg\(4 downto 0),
      O193(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      O194(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      O196(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg\(4 downto 0),
      O197(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg\(4 downto 0),
      O244(4 downto 0) => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg\(4 downto 0),
      O246(4 downto 0) => \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\(4 downto 0),
      O247(4 downto 0) => \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\(4 downto 0),
      O248(4 downto 0) => \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\(4 downto 0),
      O249(4 downto 0) => \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\(4 downto 0),
      O250(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      O251(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      O252(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      O253(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      O254(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      O255(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      O258(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      O259(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      O260(4 downto 0) => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\(4 downto 0),
      O261(4 downto 0) => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\(4 downto 0),
      O262(4 downto 0) => \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\(4 downto 0),
      O263(4 downto 0) => \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\(4 downto 0),
      O264(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      O265(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      O267(4 downto 0) => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\(4 downto 0),
      O268(4 downto 0) => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\(4 downto 0),
      Q(32) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Ovf\,
      Q(31 downto 0) => \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out\(31 downto 0),
      \Rd_Latency_Fifo_Wr_Data_reg[32]\(32 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(32 downto 0),
      \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(32 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(32 downto 0),
      Rd_Latency_Fifo_Wr_En_reg(0) => \GEN_SLOT1.metric_calc_inst1/wren0\,
      Rd_Latency_Fifo_Wr_En_reg_0(0) => \metric_calc_inst0/wren0\,
      SR(0) => reset_event_cdc_sync1_n_0,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(31) => \GEN_Advanced_Mode.adavnced_mode_inst_n_172\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(30) => \GEN_Advanced_Mode.adavnced_mode_inst_n_173\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(29) => \GEN_Advanced_Mode.adavnced_mode_inst_n_174\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(28) => \GEN_Advanced_Mode.adavnced_mode_inst_n_175\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(27) => \GEN_Advanced_Mode.adavnced_mode_inst_n_176\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(26) => \GEN_Advanced_Mode.adavnced_mode_inst_n_177\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(25) => \GEN_Advanced_Mode.adavnced_mode_inst_n_178\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(24) => \GEN_Advanced_Mode.adavnced_mode_inst_n_179\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(23) => \GEN_Advanced_Mode.adavnced_mode_inst_n_180\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(22) => \GEN_Advanced_Mode.adavnced_mode_inst_n_181\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(21) => \GEN_Advanced_Mode.adavnced_mode_inst_n_182\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(20) => \GEN_Advanced_Mode.adavnced_mode_inst_n_183\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(19) => \GEN_Advanced_Mode.adavnced_mode_inst_n_184\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(18) => \GEN_Advanced_Mode.adavnced_mode_inst_n_185\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(17) => \GEN_Advanced_Mode.adavnced_mode_inst_n_186\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(16) => \GEN_Advanced_Mode.adavnced_mode_inst_n_187\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(15) => \GEN_Advanced_Mode.adavnced_mode_inst_n_188\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(14) => \GEN_Advanced_Mode.adavnced_mode_inst_n_189\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(13) => \GEN_Advanced_Mode.adavnced_mode_inst_n_190\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(12) => \GEN_Advanced_Mode.adavnced_mode_inst_n_191\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(11) => \GEN_Advanced_Mode.adavnced_mode_inst_n_192\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(10) => \GEN_Advanced_Mode.adavnced_mode_inst_n_193\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(9) => \GEN_Advanced_Mode.adavnced_mode_inst_n_194\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(8) => \GEN_Advanced_Mode.adavnced_mode_inst_n_195\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(7) => \GEN_Advanced_Mode.adavnced_mode_inst_n_196\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(6) => \GEN_Advanced_Mode.adavnced_mode_inst_n_197\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(5) => \GEN_Advanced_Mode.adavnced_mode_inst_n_198\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(4) => \GEN_Advanced_Mode.adavnced_mode_inst_n_199\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(3) => \GEN_Advanced_Mode.adavnced_mode_inst_n_200\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(2) => \GEN_Advanced_Mode.adavnced_mode_inst_n_201\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_202\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_203\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(31) => \GEN_Advanced_Mode.adavnced_mode_inst_n_301\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(30) => \GEN_Advanced_Mode.adavnced_mode_inst_n_302\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(29) => \GEN_Advanced_Mode.adavnced_mode_inst_n_303\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(28) => \GEN_Advanced_Mode.adavnced_mode_inst_n_304\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(27) => \GEN_Advanced_Mode.adavnced_mode_inst_n_305\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(26) => \GEN_Advanced_Mode.adavnced_mode_inst_n_306\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(25) => \GEN_Advanced_Mode.adavnced_mode_inst_n_307\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(24) => \GEN_Advanced_Mode.adavnced_mode_inst_n_308\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(23) => \GEN_Advanced_Mode.adavnced_mode_inst_n_309\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(22) => \GEN_Advanced_Mode.adavnced_mode_inst_n_310\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(21) => \GEN_Advanced_Mode.adavnced_mode_inst_n_311\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(20) => \GEN_Advanced_Mode.adavnced_mode_inst_n_312\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(19) => \GEN_Advanced_Mode.adavnced_mode_inst_n_313\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(18) => \GEN_Advanced_Mode.adavnced_mode_inst_n_314\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(17) => \GEN_Advanced_Mode.adavnced_mode_inst_n_315\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(16) => \GEN_Advanced_Mode.adavnced_mode_inst_n_316\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(15) => \GEN_Advanced_Mode.adavnced_mode_inst_n_317\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(14) => \GEN_Advanced_Mode.adavnced_mode_inst_n_318\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(13) => \GEN_Advanced_Mode.adavnced_mode_inst_n_319\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(12) => \GEN_Advanced_Mode.adavnced_mode_inst_n_320\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(11) => \GEN_Advanced_Mode.adavnced_mode_inst_n_321\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(10) => \GEN_Advanced_Mode.adavnced_mode_inst_n_322\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(9) => \GEN_Advanced_Mode.adavnced_mode_inst_n_323\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(8) => \GEN_Advanced_Mode.adavnced_mode_inst_n_324\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(7) => \GEN_Advanced_Mode.adavnced_mode_inst_n_325\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(6) => \GEN_Advanced_Mode.adavnced_mode_inst_n_326\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(5) => \GEN_Advanced_Mode.adavnced_mode_inst_n_327\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(4) => \GEN_Advanced_Mode.adavnced_mode_inst_n_328\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(3) => \GEN_Advanced_Mode.adavnced_mode_inst_n_329\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(2) => \GEN_Advanced_Mode.adavnced_mode_inst_n_330\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_331\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_332\,
      Write_iss_going_on_reg(0) => \metric_calc_inst0/F2_Wr_En\,
      arready_i_reg => s_axi_arready,
      awready_i_reg => s_axi_awready,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      dout0(32 downto 0) => \GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0\(32 downto 0),
      dout0_10 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/dout0\,
      dout0_11 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/dout0\,
      dout0_12 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/dout0\,
      dout0_3 => \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/dout0\,
      dout0_4 => \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/dout0\,
      dout0_5 => \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/dout0\,
      dout0_6 => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/dout0\,
      dout0_7 => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/dout0\,
      dout0_8 => \metric_calc_inst0/F1_AWID_MATCH/dout0\,
      dout0_9 => \metric_calc_inst0/F2_FIRST_WRITE/dout0\,
      \dout_reg[31]\(31 downto 0) => \GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0\(31 downto 0),
      \dout_reg[31]_0\(31 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(31 downto 0),
      \dout_reg[32]\(32 downto 0) => \GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0\(32 downto 0),
      \dout_reg[32]_0\(32 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(32 downto 0),
      \dout_reg[32]_1\(32 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(32 downto 0),
      \dout_reg[32]_2\(32 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(32 downto 0),
      \dout_reg[32]_3\(32 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(32 downto 0),
      \dout_reg[63]\(63 downto 0) => \GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0\(63 downto 0),
      \dout_reg[63]_0\(63 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(63 downto 0),
      \dout_reg[7]\(7 downto 0) => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0\(7 downto 0),
      ext_clk_0 => ext_clk_0,
      ext_clk_1 => ext_clk_1,
      ext_rstn_0 => ext_rstn_0,
      ext_rstn_1 => ext_rstn_1,
      \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\(2) => ext_event_0_cnt_start,
      \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\(1) => ext_event_0_cnt_stop,
      \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\(0) => ext_event_0,
      interrupt => interrupt,
      \out\(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(4 downto 0),
      p_0_in => \metric_counters_inst/p_0_in\,
      p_51_in => \GEN_SLOT1.metric_calc_inst1/p_51_in\,
      p_51_in_0 => \metric_calc_inst0/p_51_in\,
      \rptr_reg[4]\(4 downto 0) => \metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg\(4 downto 0),
      rvalid_reg => s_axi_rvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      \s_level_out_bus_d1_cdc_to_reg[1]\(1) => slot_1_ext_trig_stop,
      \s_level_out_bus_d1_cdc_to_reg[1]\(0) => slot_1_ext_trig,
      \s_level_out_bus_d1_cdc_to_reg[1]_0\(1) => slot_0_ext_trig_stop,
      \s_level_out_bus_d1_cdc_to_reg[1]_0\(0) => slot_0_ext_trig,
      slot_0_axi_aclk => slot_0_axi_aclk,
      slot_0_axi_arid(0) => slot_0_axi_arid(0),
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arvalid => slot_0_axi_arvalid,
      slot_0_axi_awid(0) => slot_0_axi_awid(0),
      slot_0_axi_awready => slot_0_axi_awready,
      slot_0_axi_awvalid => slot_0_axi_awvalid,
      slot_0_axi_bid(0) => slot_0_axi_bid(0),
      slot_0_axi_bready => slot_0_axi_bready,
      slot_0_axi_bvalid => slot_0_axi_bvalid,
      slot_0_axi_rid(0) => slot_0_axi_rid(0),
      slot_0_axi_rlast => slot_0_axi_rlast,
      slot_0_axi_rready => slot_0_axi_rready,
      slot_0_axi_rvalid => slot_0_axi_rvalid,
      slot_0_axi_wlast => slot_0_axi_wlast,
      slot_0_axi_wready => slot_0_axi_wready,
      slot_0_axi_wstrb(3 downto 0) => slot_0_axi_wstrb(3 downto 0),
      slot_0_axi_wvalid => slot_0_axi_wvalid,
      slot_1_axi_aclk => slot_1_axi_aclk,
      slot_1_axi_arid(0) => slot_1_axi_arid(0),
      slot_1_axi_arready => slot_1_axi_arready,
      slot_1_axi_arvalid => slot_1_axi_arvalid,
      slot_1_axi_awid(0) => slot_1_axi_awid(0),
      slot_1_axi_awready => slot_1_axi_awready,
      slot_1_axi_awvalid => slot_1_axi_awvalid,
      slot_1_axi_bid(0) => slot_1_axi_bid(0),
      slot_1_axi_bready => slot_1_axi_bready,
      slot_1_axi_bvalid => slot_1_axi_bvalid,
      slot_1_axi_rid(0) => slot_1_axi_rid(0),
      slot_1_axi_rlast => slot_1_axi_rlast,
      slot_1_axi_rready => slot_1_axi_rready,
      slot_1_axi_rvalid => slot_1_axi_rvalid,
      slot_1_axi_wlast => slot_1_axi_wlast,
      slot_1_axi_wready => slot_1_axi_wready,
      slot_1_axi_wstrb(3 downto 0) => slot_1_axi_wstrb(3 downto 0),
      slot_1_axi_wvalid => slot_1_axi_wvalid,
      trigger_in => trigger_in,
      trigger_in_ack => trigger_in_ack
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg\(0),
      A1 => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg\(1),
      A2 => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg\(2),
      A3 => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg\(3),
      A4 => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg\(4),
      D => \GEN_SLOT1.metric_calc_inst1/F1_Wr_Data\,
      DPO => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/dout0\,
      DPRA0 => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg\(0),
      DPRA1 => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg\(1),
      DPRA2 => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg\(2),
      DPRA3 => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg\(3),
      DPRA4 => \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg\(4),
      SPO => \NLW_IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F1_Wr_En\
    );
\IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\(0),
      A1 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\(1),
      A2 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\(2),
      A3 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\(3),
      A4 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\(4),
      D => \metric_calc_inst0/F1_Wr_Data\,
      DPO => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/dout0\,
      DPRA0 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\(4),
      SPO => \NLW_IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F1_Wr_En\
    );
\LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg\(0),
      A1 => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg\(1),
      A2 => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg\(2),
      A3 => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg\(3),
      A4 => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg\(4),
      D => \GEN_SLOT1.metric_calc_inst1/F1_Wr_Data\,
      DPO => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/dout0\,
      DPRA0 => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg\(0),
      DPRA1 => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg\(1),
      DPRA2 => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg\(2),
      DPRA3 => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg\(3),
      DPRA4 => \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg\(4),
      SPO => \NLW_LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/F1_Wr_En\
    );
\LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\(0),
      A1 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\(1),
      A2 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\(2),
      A3 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\(3),
      A4 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\(4),
      D => \metric_calc_inst0/F1_Wr_Data\,
      DPO => \metric_calc_inst0/LAST_CNT_AWID_MATCH/dout0\,
      DPRA0 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\(4),
      SPO => \NLW_LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F1_Wr_En\
    );
ext_sync_flop_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset
     port map (
      capture_event => capture_event,
      core_aclk => core_aclk,
      \out\ => flop_ze_out
    );
ext_sync_flop_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_0
     port map (
      core_aclk => core_aclk,
      \out\ => rst_flop_ze_out,
      reset_event => reset_event
    );
ext_sync_flop_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_1
     port map (
      capture_event => capture_event,
      core_aclk => core_aclk,
      \out\ => flop_fi_out,
      q_reg_0 => flop_ze_out
    );
ext_sync_flop_10: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_2
     port map (
      core_aclk => core_aclk,
      \out\ => rst_flop_fi_out,
      q_reg_0 => rst_flop_ze_out,
      reset_event => reset_event
    );
\mem_reg_0_31_0_5__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => slot_0_axi_arsize(0),
      I1 => slot_0_axi_arsize(1),
      I2 => slot_0_axi_arsize(2),
      O => \mem_reg_0_31_0_5__0_i_2_n_0\
    );
\mem_reg_0_31_0_5__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slot_0_axi_arsize(1),
      I1 => slot_0_axi_arsize(2),
      I2 => slot_0_axi_arsize(0),
      O => \mem_reg_0_31_0_5__0_i_3_n_0\
    );
\mem_reg_0_31_0_5__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => slot_0_axi_arsize(2),
      I1 => slot_0_axi_arsize(1),
      O => \mem_reg_0_31_0_5__0_i_4_n_0\
    );
mem_reg_0_31_0_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => slot_1_axi_arsize(0),
      I1 => slot_1_axi_arsize(1),
      I2 => slot_1_axi_arsize(2),
      O => mem_reg_0_31_0_5_i_2_n_0
    );
mem_reg_0_31_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slot_1_axi_arsize(1),
      I1 => slot_1_axi_arsize(2),
      I2 => slot_1_axi_arsize(0),
      O => mem_reg_0_31_0_5_i_3_n_0
    );
mem_reg_0_31_0_5_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => slot_1_axi_arsize(2),
      I1 => slot_1_axi_arsize(1),
      O => mem_reg_0_31_0_5_i_4_n_0
    );
\rd_latency_fifo_inst/mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(1 downto 0),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(3 downto 2),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(1 downto 0),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(3 downto 2),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_0_5__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(1 downto 0),
      DIB(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(3 downto 2),
      DIC(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(1 downto 0),
      DOB(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(3 downto 2),
      DOC(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_0_5__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(13 downto 12),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(15 downto 14),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(13 downto 12),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(15 downto 14),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_12_17__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(13 downto 12),
      DIB(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(15 downto 14),
      DIC(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(13 downto 12),
      DOB(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(15 downto 14),
      DOC(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(19 downto 18),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(21 downto 20),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(19 downto 18),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(21 downto 20),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_18_23__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(19 downto 18),
      DIB(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(21 downto 20),
      DIC(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(19 downto 18),
      DOB(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(21 downto 20),
      DOC(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_18_23__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(25 downto 24),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(27 downto 26),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(25 downto 24),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(27 downto 26),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_24_29__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(25 downto 24),
      DIB(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(27 downto 26),
      DIC(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(25 downto 24),
      DOB(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(27 downto 26),
      DOC(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_24_29__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_30_32\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(31 downto 30),
      DOB(1) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOB_UNCONNECTED\(1),
      DOB(0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(32),
      DOC(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_30_32__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(31 downto 30),
      DOB(1) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32__0_DOB_UNCONNECTED\(1),
      DOB(0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(32),
      DOC(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32__0_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(7 downto 6),
      DIB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(9 downto 8),
      DIC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(7 downto 6),
      DOB(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(9 downto 8),
      DOC(1 downto 0) => \GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \GEN_SLOT1.metric_calc_inst1/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_6_11__0\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(7 downto 6),
      DIB(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(9 downto 8),
      DIC(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(7 downto 6),
      DOB(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(9 downto 8),
      DOC(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_6_11__0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren0\
    );
reset_event_cdc_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2\
     port map (
      core_aclk => core_aclk,
      \out\ => capture_event_sync,
      p_0_in => \metric_counters_inst/p_0_in\,
      s_level_out_d1_cdc_to_reg_0 => flop_fi_out
    );
reset_event_cdc_sync1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_3\
     port map (
      Metrics_Cnt_Reset => Metrics_Cnt_Reset_sync,
      SR(0) => reset_event_cdc_sync1_n_0,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      \out\ => rst_flop_fi_out,
      p_0_in => \metric_counters_inst/p_0_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    slot_0_axi_aclk : in STD_LOGIC;
    slot_0_axi_aresetn : in STD_LOGIC;
    slot_0_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_0_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_awvalid : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    slot_0_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_wlast : in STD_LOGIC;
    slot_0_axi_wvalid : in STD_LOGIC;
    slot_0_axi_wready : in STD_LOGIC;
    slot_0_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_bvalid : in STD_LOGIC;
    slot_0_axi_bready : in STD_LOGIC;
    slot_0_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_0_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_arvalid : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_rlast : in STD_LOGIC;
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    slot_1_axi_aclk : in STD_LOGIC;
    slot_1_axi_aresetn : in STD_LOGIC;
    slot_1_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_1_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_awvalid : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    slot_1_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_wlast : in STD_LOGIC;
    slot_1_axi_wvalid : in STD_LOGIC;
    slot_1_axi_wready : in STD_LOGIC;
    slot_1_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_bvalid : in STD_LOGIC;
    slot_1_axi_bready : in STD_LOGIC;
    slot_1_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_1_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_arvalid : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_rlast : in STD_LOGIC;
    slot_1_axi_rvalid : in STD_LOGIC;
    slot_1_axi_rready : in STD_LOGIC;
    capture_event : in STD_LOGIC;
    reset_event : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "top_axi_perf_mon_0_0,axi_perf_mon_v5_0_31_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_perf_mon_v5_0_31_top,Vivado 2023.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_offld_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_offld_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_offld_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trigger_in_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal NLW_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_offld_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_s_axi_offld_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_offld_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute COUNTER_LOAD_VALUE : integer;
  attribute COUNTER_LOAD_VALUE of inst : label is 0;
  attribute C_AXI4LITE_CORE_CLK_ASYNC : integer;
  attribute C_AXI4LITE_CORE_CLK_ASYNC of inst : label is 0;
  attribute C_AXIS_DWIDTH_ROUND_TO_32 : integer;
  attribute C_AXIS_DWIDTH_ROUND_TO_32 of inst : label is 64;
  attribute C_ENABLE_ADVANCED : integer;
  attribute C_ENABLE_ADVANCED of inst : label is 1;
  attribute C_ENABLE_EVENT_COUNT : integer;
  attribute C_ENABLE_EVENT_COUNT of inst : label is 1;
  attribute C_ENABLE_EVENT_LOG : integer;
  attribute C_ENABLE_EVENT_LOG of inst : label is 0;
  attribute C_ENABLE_PROFILE : integer;
  attribute C_ENABLE_PROFILE of inst : label is 0;
  attribute C_ENABLE_TRACE : integer;
  attribute C_ENABLE_TRACE of inst : label is 0;
  attribute C_EN_ALL_TRACE : integer;
  attribute C_EN_ALL_TRACE of inst : label is 1;
  attribute C_EN_AXI_DEBUG : integer;
  attribute C_EN_AXI_DEBUG of inst : label is 0;
  attribute C_EN_EXT_EVENTS_FLAG : integer;
  attribute C_EN_EXT_EVENTS_FLAG of inst : label is 0;
  attribute C_EN_FIRST_READ_FLAG : integer;
  attribute C_EN_FIRST_READ_FLAG of inst : label is 1;
  attribute C_EN_FIRST_WRITE_FLAG : integer;
  attribute C_EN_FIRST_WRITE_FLAG of inst : label is 1;
  attribute C_EN_LAST_READ_FLAG : integer;
  attribute C_EN_LAST_READ_FLAG of inst : label is 1;
  attribute C_EN_LAST_WRITE_FLAG : integer;
  attribute C_EN_LAST_WRITE_FLAG of inst : label is 1;
  attribute C_EN_RD_ADD_FLAG : integer;
  attribute C_EN_RD_ADD_FLAG of inst : label is 1;
  attribute C_EN_RESPONSE_FLAG : integer;
  attribute C_EN_RESPONSE_FLAG of inst : label is 1;
  attribute C_EN_SW_REG_WR_FLAG : integer;
  attribute C_EN_SW_REG_WR_FLAG of inst : label is 0;
  attribute C_EN_TRIGGER : integer;
  attribute C_EN_TRIGGER of inst : label is 0;
  attribute C_EN_WR_ADD_FLAG : integer;
  attribute C_EN_WR_ADD_FLAG of inst : label is 1;
  attribute C_EXT_EVENT0_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT0_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT1_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT1_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT2_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT2_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT3_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT3_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT4_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT4_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT5_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT5_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT6_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT6_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT7_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT7_FIFO_ENABLE of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_FIFO_AXIS_DEPTH : integer;
  attribute C_FIFO_AXIS_DEPTH of inst : label is 32;
  attribute C_FIFO_AXIS_SYNC : integer;
  attribute C_FIFO_AXIS_SYNC of inst : label is 0;
  attribute C_FIFO_AXIS_TDATA_WIDTH : integer;
  attribute C_FIFO_AXIS_TDATA_WIDTH of inst : label is 56;
  attribute C_FIFO_AXIS_TID_WIDTH : integer;
  attribute C_FIFO_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_GLOBAL_COUNT_WIDTH : integer;
  attribute C_GLOBAL_COUNT_WIDTH of inst : label is 32;
  attribute C_HAVE_SAMPLED_METRIC_CNT : integer;
  attribute C_HAVE_SAMPLED_METRIC_CNT of inst : label is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of inst : label is "top_axi_perf_mon_0_0";
  attribute C_LITE_ADDRESS_WIDTH : integer;
  attribute C_LITE_ADDRESS_WIDTH of inst : label is 16;
  attribute C_LOG_DATA_OFFLD : integer;
  attribute C_LOG_DATA_OFFLD of inst : label is 0;
  attribute C_METRICS_SAMPLE_COUNT_WIDTH : integer;
  attribute C_METRICS_SAMPLE_COUNT_WIDTH of inst : label is 32;
  attribute C_METRIC_COUNT_SCALE : integer;
  attribute C_METRIC_COUNT_SCALE of inst : label is 1;
  attribute C_METRIC_COUNT_WIDTH : integer;
  attribute C_METRIC_COUNT_WIDTH of inst : label is 32;
  attribute C_NUM_MONITOR_SLOTS : integer;
  attribute C_NUM_MONITOR_SLOTS of inst : label is 2;
  attribute C_NUM_OF_COUNTERS : integer;
  attribute C_NUM_OF_COUNTERS of inst : label is 3;
  attribute C_REG_ALL_MONITOR_SIGNALS : integer;
  attribute C_REG_ALL_MONITOR_SIGNALS of inst : label is 0;
  attribute C_SHOW_AXIS_TDEST : integer;
  attribute C_SHOW_AXIS_TDEST of inst : label is 0;
  attribute C_SHOW_AXIS_TID : integer;
  attribute C_SHOW_AXIS_TID of inst : label is 0;
  attribute C_SHOW_AXIS_TUSER : integer;
  attribute C_SHOW_AXIS_TUSER of inst : label is 0;
  attribute C_SHOW_AXI_IDS : integer;
  attribute C_SHOW_AXI_IDS of inst : label is 0;
  attribute C_SHOW_AXI_LEN : integer;
  attribute C_SHOW_AXI_LEN of inst : label is 0;
  attribute C_SLOT_0_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_0_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_0_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_0_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_0_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_0_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_0_AXI_AWLEN : integer;
  attribute C_SLOT_0_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_0_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_0_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_0_AXI_ID_WIDTH : integer;
  attribute C_SLOT_0_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_0_AXI_LOCK : integer;
  attribute C_SLOT_0_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_0_AXI_PROTOCOL : string;
  attribute C_SLOT_0_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_0_FIFO_ENABLE : integer;
  attribute C_SLOT_0_FIFO_ENABLE of inst : label is 0;
  attribute C_SLOT_1_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_1_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_1_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_1_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_1_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_1_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_1_AXI_AWLEN : integer;
  attribute C_SLOT_1_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_1_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_1_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_1_AXI_ID_WIDTH : integer;
  attribute C_SLOT_1_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_1_AXI_LOCK : integer;
  attribute C_SLOT_1_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_1_AXI_PROTOCOL : string;
  attribute C_SLOT_1_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_1_FIFO_ENABLE : integer;
  attribute C_SLOT_1_FIFO_ENABLE of inst : label is 0;
  attribute C_SLOT_2_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_2_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_2_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_2_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_2_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_2_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_2_AXI_AWLEN : integer;
  attribute C_SLOT_2_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_2_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_2_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_2_AXI_ID_WIDTH : integer;
  attribute C_SLOT_2_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_2_AXI_LOCK : integer;
  attribute C_SLOT_2_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_2_AXI_PROTOCOL : string;
  attribute C_SLOT_2_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_2_FIFO_ENABLE : integer;
  attribute C_SLOT_2_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_3_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_3_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_3_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_3_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_3_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_3_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_3_AXI_AWLEN : integer;
  attribute C_SLOT_3_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_3_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_3_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_3_AXI_ID_WIDTH : integer;
  attribute C_SLOT_3_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_3_AXI_LOCK : integer;
  attribute C_SLOT_3_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_3_AXI_PROTOCOL : string;
  attribute C_SLOT_3_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_3_FIFO_ENABLE : integer;
  attribute C_SLOT_3_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_4_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_4_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_4_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_4_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_4_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_4_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_4_AXI_AWLEN : integer;
  attribute C_SLOT_4_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_4_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_4_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_4_AXI_ID_WIDTH : integer;
  attribute C_SLOT_4_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_4_AXI_LOCK : integer;
  attribute C_SLOT_4_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_4_AXI_PROTOCOL : string;
  attribute C_SLOT_4_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_4_FIFO_ENABLE : integer;
  attribute C_SLOT_4_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_5_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_5_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_5_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_5_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_5_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_5_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_5_AXI_AWLEN : integer;
  attribute C_SLOT_5_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_5_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_5_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_5_AXI_ID_WIDTH : integer;
  attribute C_SLOT_5_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_5_AXI_LOCK : integer;
  attribute C_SLOT_5_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_5_AXI_PROTOCOL : string;
  attribute C_SLOT_5_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_5_FIFO_ENABLE : integer;
  attribute C_SLOT_5_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_6_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_6_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_6_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_6_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_6_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_6_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_6_AXI_AWLEN : integer;
  attribute C_SLOT_6_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_6_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_6_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_6_AXI_ID_WIDTH : integer;
  attribute C_SLOT_6_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_6_AXI_LOCK : integer;
  attribute C_SLOT_6_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_6_AXI_PROTOCOL : string;
  attribute C_SLOT_6_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_6_FIFO_ENABLE : integer;
  attribute C_SLOT_6_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_7_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_7_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_7_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_7_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_7_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_7_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_7_AXI_AWLEN : integer;
  attribute C_SLOT_7_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_7_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_7_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_7_AXI_ID_WIDTH : integer;
  attribute C_SLOT_7_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_7_AXI_LOCK : integer;
  attribute C_SLOT_7_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_7_AXI_PROTOCOL : string;
  attribute C_SLOT_7_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_7_FIFO_ENABLE : integer;
  attribute C_SLOT_7_FIFO_ENABLE of inst : label is 1;
  attribute C_SUPPORT_ID_REFLECTION : integer;
  attribute C_SUPPORT_ID_REFLECTION of inst : label is 0;
  attribute C_S_AXI4_BASEADDR : integer;
  attribute C_S_AXI4_BASEADDR of inst : label is -1;
  attribute C_S_AXI4_HIGHADDR : integer;
  attribute C_S_AXI4_HIGHADDR of inst : label is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 16;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of inst : label is 1;
  attribute C_S_AXI_PROTOCOL : string;
  attribute C_S_AXI_PROTOCOL of inst : label is "AXI4LITE";
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute ENABLE_EXT_EVENTS : integer;
  attribute ENABLE_EXT_EVENTS of inst : label is 0;
  attribute SLOT_0_AXI_PROTOCOL : string;
  attribute SLOT_0_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_0_AXI_SUB_PROTOCOL : string;
  attribute SLOT_0_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_1_AXI_PROTOCOL : string;
  attribute SLOT_1_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_1_AXI_SUB_PROTOCOL : string;
  attribute SLOT_1_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_2_AXI_PROTOCOL : string;
  attribute SLOT_2_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_2_AXI_SUB_PROTOCOL : string;
  attribute SLOT_2_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_3_AXI_PROTOCOL : string;
  attribute SLOT_3_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_3_AXI_SUB_PROTOCOL : string;
  attribute SLOT_3_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_4_AXI_PROTOCOL : string;
  attribute SLOT_4_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_4_AXI_SUB_PROTOCOL : string;
  attribute SLOT_4_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_5_AXI_PROTOCOL : string;
  attribute SLOT_5_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_5_AXI_SUB_PROTOCOL : string;
  attribute SLOT_5_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_6_AXI_PROTOCOL : string;
  attribute SLOT_6_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_6_AXI_SUB_PROTOCOL : string;
  attribute SLOT_6_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_7_AXI_PROTOCOL : string;
  attribute SLOT_7_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_7_AXI_SUB_PROTOCOL : string;
  attribute SLOT_7_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute S_AXI_OFFLD_ID_WIDTH : integer;
  attribute S_AXI_OFFLD_ID_WIDTH of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of core_aclk : signal is "xilinx.com:signal:clock:1.0 CORE_ACLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of core_aclk : signal is "XIL_INTERFACENAME CORE_ACLK, ASSOCIATED_RESET core_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of core_aresetn : signal is "xilinx.com:signal:reset:1.0 CORE_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of core_aresetn : signal is "XIL_INTERFACENAME CORE_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 INTR INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME INTR, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_RESET s_axi_aresetn, ASSOCIATED_BUSIF S_AXI, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of slot_0_axi_aclk : signal is "xilinx.com:signal:clock:1.0 slot0_axi_clk CLK";
  attribute X_INTERFACE_PARAMETER of slot_0_axi_aclk : signal is "XIL_INTERFACENAME slot0_axi_clk, ASSOCIATED_BUSIF SLOT_0_AXI:SLOT_0_AXI4LITE, ASSOCIATED_RESET slot_0_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of slot_0_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 SLOT0_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of slot_0_axi_aresetn : signal is "XIL_INTERFACENAME SLOT0_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of slot_0_axi_arready : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARREADY";
  attribute X_INTERFACE_INFO of slot_0_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARVALID";
  attribute X_INTERFACE_INFO of slot_0_axi_awready : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWREADY";
  attribute X_INTERFACE_INFO of slot_0_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWVALID";
  attribute X_INTERFACE_INFO of slot_0_axi_bready : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BREADY";
  attribute X_INTERFACE_INFO of slot_0_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BVALID";
  attribute X_INTERFACE_INFO of slot_0_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RLAST";
  attribute X_INTERFACE_INFO of slot_0_axi_rready : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of slot_0_axi_rready : signal is "XIL_INTERFACENAME SLOT_0_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 2, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of slot_0_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RVALID";
  attribute X_INTERFACE_INFO of slot_0_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WLAST";
  attribute X_INTERFACE_INFO of slot_0_axi_wready : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WREADY";
  attribute X_INTERFACE_INFO of slot_0_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WVALID";
  attribute X_INTERFACE_INFO of slot_1_axi_aclk : signal is "xilinx.com:signal:clock:1.0 SLOT1_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of slot_1_axi_aclk : signal is "XIL_INTERFACENAME SLOT1_AXI_CLK, ASSOCIATED_BUSIF SLOT_1_AXI:SLOT_1_AXI4LITE, ASSOCIATED_RESET slot_1_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of slot_1_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 SLOT1_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of slot_1_axi_aresetn : signal is "XIL_INTERFACENAME SLOT1_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of slot_1_axi_arready : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARREADY";
  attribute X_INTERFACE_INFO of slot_1_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARVALID";
  attribute X_INTERFACE_INFO of slot_1_axi_awready : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWREADY";
  attribute X_INTERFACE_INFO of slot_1_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWVALID";
  attribute X_INTERFACE_INFO of slot_1_axi_bready : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BREADY";
  attribute X_INTERFACE_INFO of slot_1_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BVALID";
  attribute X_INTERFACE_INFO of slot_1_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RLAST";
  attribute X_INTERFACE_INFO of slot_1_axi_rready : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of slot_1_axi_rready : signal is "XIL_INTERFACENAME SLOT_1_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 2, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of slot_1_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RVALID";
  attribute X_INTERFACE_INFO of slot_1_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WLAST";
  attribute X_INTERFACE_INFO of slot_1_axi_wready : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WREADY";
  attribute X_INTERFACE_INFO of slot_1_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
  attribute X_INTERFACE_INFO of slot_0_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARADDR";
  attribute X_INTERFACE_INFO of slot_0_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARBURST";
  attribute X_INTERFACE_INFO of slot_0_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARCACHE";
  attribute X_INTERFACE_INFO of slot_0_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARLEN";
  attribute X_INTERFACE_INFO of slot_0_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARLOCK";
  attribute X_INTERFACE_INFO of slot_0_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARPROT";
  attribute X_INTERFACE_INFO of slot_0_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARSIZE";
  attribute X_INTERFACE_INFO of slot_0_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWADDR";
  attribute X_INTERFACE_INFO of slot_0_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWBURST";
  attribute X_INTERFACE_INFO of slot_0_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWCACHE";
  attribute X_INTERFACE_INFO of slot_0_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWLEN";
  attribute X_INTERFACE_INFO of slot_0_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWLOCK";
  attribute X_INTERFACE_INFO of slot_0_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWPROT";
  attribute X_INTERFACE_INFO of slot_0_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWSIZE";
  attribute X_INTERFACE_INFO of slot_0_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BRESP";
  attribute X_INTERFACE_INFO of slot_0_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RDATA";
  attribute X_INTERFACE_INFO of slot_0_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RRESP";
  attribute X_INTERFACE_INFO of slot_0_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WDATA";
  attribute X_INTERFACE_INFO of slot_0_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WSTRB";
  attribute X_INTERFACE_INFO of slot_1_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARADDR";
  attribute X_INTERFACE_INFO of slot_1_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARBURST";
  attribute X_INTERFACE_INFO of slot_1_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARCACHE";
  attribute X_INTERFACE_INFO of slot_1_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARLEN";
  attribute X_INTERFACE_INFO of slot_1_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARLOCK";
  attribute X_INTERFACE_INFO of slot_1_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARPROT";
  attribute X_INTERFACE_INFO of slot_1_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARSIZE";
  attribute X_INTERFACE_INFO of slot_1_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWADDR";
  attribute X_INTERFACE_INFO of slot_1_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWBURST";
  attribute X_INTERFACE_INFO of slot_1_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWCACHE";
  attribute X_INTERFACE_INFO of slot_1_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWLEN";
  attribute X_INTERFACE_INFO of slot_1_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWLOCK";
  attribute X_INTERFACE_INFO of slot_1_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWPROT";
  attribute X_INTERFACE_INFO of slot_1_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWSIZE";
  attribute X_INTERFACE_INFO of slot_1_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BRESP";
  attribute X_INTERFACE_INFO of slot_1_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RDATA";
  attribute X_INTERFACE_INFO of slot_1_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RRESP";
  attribute X_INTERFACE_INFO of slot_1_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WDATA";
  attribute X_INTERFACE_INFO of slot_1_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top
     port map (
      capture_event => capture_event,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      ext_clk_0 => '0',
      ext_clk_1 => '0',
      ext_clk_2 => '0',
      ext_clk_3 => '0',
      ext_clk_4 => '0',
      ext_clk_5 => '0',
      ext_clk_6 => '0',
      ext_clk_7 => '0',
      ext_event_0 => '0',
      ext_event_0_cnt_start => '0',
      ext_event_0_cnt_stop => '0',
      ext_event_1 => '0',
      ext_event_1_cnt_start => '0',
      ext_event_1_cnt_stop => '0',
      ext_event_2 => '0',
      ext_event_2_cnt_start => '0',
      ext_event_2_cnt_stop => '0',
      ext_event_3 => '0',
      ext_event_3_cnt_start => '0',
      ext_event_3_cnt_stop => '0',
      ext_event_4 => '0',
      ext_event_4_cnt_start => '0',
      ext_event_4_cnt_stop => '0',
      ext_event_5 => '0',
      ext_event_5_cnt_start => '0',
      ext_event_5_cnt_stop => '0',
      ext_event_6 => '0',
      ext_event_6_cnt_start => '0',
      ext_event_6_cnt_stop => '0',
      ext_event_7 => '0',
      ext_event_7_cnt_start => '0',
      ext_event_7_cnt_stop => '0',
      ext_rstn_0 => '1',
      ext_rstn_1 => '1',
      ext_rstn_2 => '1',
      ext_rstn_3 => '1',
      ext_rstn_4 => '1',
      ext_rstn_5 => '1',
      ext_rstn_6 => '1',
      ext_rstn_7 => '1',
      interrupt => interrupt,
      m_axis_aclk => '0',
      m_axis_aresetn => '1',
      m_axis_tdata(55 downto 0) => NLW_inst_m_axis_tdata_UNCONNECTED(55 downto 0),
      m_axis_tid(0) => NLW_inst_m_axis_tid_UNCONNECTED(0),
      m_axis_tready => '0',
      m_axis_tstrb(6 downto 0) => NLW_inst_m_axis_tstrb_UNCONNECTED(6 downto 0),
      m_axis_tvalid => NLW_inst_m_axis_tvalid_UNCONNECTED,
      reset_event => reset_event,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arid(0) => '0',
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awid(0) => '0',
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_offld_aclk => '0',
      s_axi_offld_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_offld_aresetn => '1',
      s_axi_offld_arid(0) => '0',
      s_axi_offld_arlen(7 downto 0) => B"00000000",
      s_axi_offld_arready => NLW_inst_s_axi_offld_arready_UNCONNECTED,
      s_axi_offld_arvalid => '0',
      s_axi_offld_rdata(31 downto 0) => NLW_inst_s_axi_offld_rdata_UNCONNECTED(31 downto 0),
      s_axi_offld_rid(0) => NLW_inst_s_axi_offld_rid_UNCONNECTED(0),
      s_axi_offld_rlast => NLW_inst_s_axi_offld_rlast_UNCONNECTED,
      s_axi_offld_rready => '0',
      s_axi_offld_rresp(1 downto 0) => NLW_inst_s_axi_offld_rresp_UNCONNECTED(1 downto 0),
      s_axi_offld_rvalid => NLW_inst_s_axi_offld_rvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      slot_0_axi_aclk => slot_0_axi_aclk,
      slot_0_axi_araddr(31 downto 0) => slot_0_axi_araddr(31 downto 0),
      slot_0_axi_arburst(1 downto 0) => slot_0_axi_arburst(1 downto 0),
      slot_0_axi_arcache(3 downto 0) => slot_0_axi_arcache(3 downto 0),
      slot_0_axi_aresetn => slot_0_axi_aresetn,
      slot_0_axi_arid(0) => '0',
      slot_0_axi_arlen(7 downto 0) => slot_0_axi_arlen(7 downto 0),
      slot_0_axi_arlock(0) => slot_0_axi_arlock(0),
      slot_0_axi_arprot(2 downto 0) => slot_0_axi_arprot(2 downto 0),
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arsize(2 downto 0) => slot_0_axi_arsize(2 downto 0),
      slot_0_axi_arvalid => slot_0_axi_arvalid,
      slot_0_axi_awaddr(31 downto 0) => slot_0_axi_awaddr(31 downto 0),
      slot_0_axi_awburst(1 downto 0) => slot_0_axi_awburst(1 downto 0),
      slot_0_axi_awcache(3 downto 0) => slot_0_axi_awcache(3 downto 0),
      slot_0_axi_awid(0) => '0',
      slot_0_axi_awlen(7 downto 0) => slot_0_axi_awlen(7 downto 0),
      slot_0_axi_awlock(0) => slot_0_axi_awlock(0),
      slot_0_axi_awprot(2 downto 0) => slot_0_axi_awprot(2 downto 0),
      slot_0_axi_awready => slot_0_axi_awready,
      slot_0_axi_awsize(2 downto 0) => slot_0_axi_awsize(2 downto 0),
      slot_0_axi_awvalid => slot_0_axi_awvalid,
      slot_0_axi_bid(0) => '0',
      slot_0_axi_bready => slot_0_axi_bready,
      slot_0_axi_bresp(1 downto 0) => slot_0_axi_bresp(1 downto 0),
      slot_0_axi_bvalid => slot_0_axi_bvalid,
      slot_0_axi_rdata(31 downto 0) => slot_0_axi_rdata(31 downto 0),
      slot_0_axi_rid(0) => '0',
      slot_0_axi_rlast => slot_0_axi_rlast,
      slot_0_axi_rready => slot_0_axi_rready,
      slot_0_axi_rresp(1 downto 0) => slot_0_axi_rresp(1 downto 0),
      slot_0_axi_rvalid => slot_0_axi_rvalid,
      slot_0_axi_wdata(31 downto 0) => slot_0_axi_wdata(31 downto 0),
      slot_0_axi_wlast => slot_0_axi_wlast,
      slot_0_axi_wready => slot_0_axi_wready,
      slot_0_axi_wstrb(3 downto 0) => slot_0_axi_wstrb(3 downto 0),
      slot_0_axi_wvalid => slot_0_axi_wvalid,
      slot_0_axis_aclk => '0',
      slot_0_axis_aresetn => '1',
      slot_0_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_0_axis_tdest(0) => '0',
      slot_0_axis_tid(0) => '0',
      slot_0_axis_tkeep(3 downto 0) => B"1111",
      slot_0_axis_tlast => '0',
      slot_0_axis_tready => '0',
      slot_0_axis_tstrb(3 downto 0) => B"1111",
      slot_0_axis_tuser(0) => '0',
      slot_0_axis_tvalid => '0',
      slot_0_ext_trig => '0',
      slot_0_ext_trig_stop => '0',
      slot_1_axi_aclk => slot_1_axi_aclk,
      slot_1_axi_araddr(31 downto 0) => slot_1_axi_araddr(31 downto 0),
      slot_1_axi_arburst(1 downto 0) => slot_1_axi_arburst(1 downto 0),
      slot_1_axi_arcache(3 downto 0) => slot_1_axi_arcache(3 downto 0),
      slot_1_axi_aresetn => slot_1_axi_aresetn,
      slot_1_axi_arid(0) => '0',
      slot_1_axi_arlen(7 downto 0) => slot_1_axi_arlen(7 downto 0),
      slot_1_axi_arlock(0) => slot_1_axi_arlock(0),
      slot_1_axi_arprot(2 downto 0) => slot_1_axi_arprot(2 downto 0),
      slot_1_axi_arready => slot_1_axi_arready,
      slot_1_axi_arsize(2 downto 0) => slot_1_axi_arsize(2 downto 0),
      slot_1_axi_arvalid => slot_1_axi_arvalid,
      slot_1_axi_awaddr(31 downto 0) => slot_1_axi_awaddr(31 downto 0),
      slot_1_axi_awburst(1 downto 0) => slot_1_axi_awburst(1 downto 0),
      slot_1_axi_awcache(3 downto 0) => slot_1_axi_awcache(3 downto 0),
      slot_1_axi_awid(0) => '0',
      slot_1_axi_awlen(7 downto 0) => slot_1_axi_awlen(7 downto 0),
      slot_1_axi_awlock(0) => slot_1_axi_awlock(0),
      slot_1_axi_awprot(2 downto 0) => slot_1_axi_awprot(2 downto 0),
      slot_1_axi_awready => slot_1_axi_awready,
      slot_1_axi_awsize(2 downto 0) => slot_1_axi_awsize(2 downto 0),
      slot_1_axi_awvalid => slot_1_axi_awvalid,
      slot_1_axi_bid(0) => '0',
      slot_1_axi_bready => slot_1_axi_bready,
      slot_1_axi_bresp(1 downto 0) => slot_1_axi_bresp(1 downto 0),
      slot_1_axi_bvalid => slot_1_axi_bvalid,
      slot_1_axi_rdata(31 downto 0) => slot_1_axi_rdata(31 downto 0),
      slot_1_axi_rid(0) => '0',
      slot_1_axi_rlast => slot_1_axi_rlast,
      slot_1_axi_rready => slot_1_axi_rready,
      slot_1_axi_rresp(1 downto 0) => slot_1_axi_rresp(1 downto 0),
      slot_1_axi_rvalid => slot_1_axi_rvalid,
      slot_1_axi_wdata(31 downto 0) => slot_1_axi_wdata(31 downto 0),
      slot_1_axi_wlast => slot_1_axi_wlast,
      slot_1_axi_wready => slot_1_axi_wready,
      slot_1_axi_wstrb(3 downto 0) => slot_1_axi_wstrb(3 downto 0),
      slot_1_axi_wvalid => slot_1_axi_wvalid,
      slot_1_axis_aclk => '0',
      slot_1_axis_aresetn => '1',
      slot_1_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_1_axis_tdest(0) => '0',
      slot_1_axis_tid(0) => '0',
      slot_1_axis_tkeep(3 downto 0) => B"1111",
      slot_1_axis_tlast => '0',
      slot_1_axis_tready => '0',
      slot_1_axis_tstrb(3 downto 0) => B"1111",
      slot_1_axis_tuser(0) => '0',
      slot_1_axis_tvalid => '0',
      slot_1_ext_trig => '0',
      slot_1_ext_trig_stop => '0',
      slot_2_axi_aclk => '0',
      slot_2_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_2_axi_arburst(1 downto 0) => B"00",
      slot_2_axi_arcache(3 downto 0) => B"0000",
      slot_2_axi_aresetn => '1',
      slot_2_axi_arid(0) => '0',
      slot_2_axi_arlen(7 downto 0) => B"00000000",
      slot_2_axi_arlock(0) => '0',
      slot_2_axi_arprot(2 downto 0) => B"000",
      slot_2_axi_arready => '0',
      slot_2_axi_arsize(2 downto 0) => B"000",
      slot_2_axi_arvalid => '0',
      slot_2_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_2_axi_awburst(1 downto 0) => B"00",
      slot_2_axi_awcache(3 downto 0) => B"0000",
      slot_2_axi_awid(0) => '0',
      slot_2_axi_awlen(7 downto 0) => B"00000000",
      slot_2_axi_awlock(0) => '0',
      slot_2_axi_awprot(2 downto 0) => B"000",
      slot_2_axi_awready => '0',
      slot_2_axi_awsize(2 downto 0) => B"000",
      slot_2_axi_awvalid => '0',
      slot_2_axi_bid(0) => '0',
      slot_2_axi_bready => '0',
      slot_2_axi_bresp(1 downto 0) => B"00",
      slot_2_axi_bvalid => '0',
      slot_2_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_2_axi_rid(0) => '0',
      slot_2_axi_rlast => '0',
      slot_2_axi_rready => '0',
      slot_2_axi_rresp(1 downto 0) => B"00",
      slot_2_axi_rvalid => '0',
      slot_2_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_2_axi_wlast => '0',
      slot_2_axi_wready => '0',
      slot_2_axi_wstrb(3 downto 0) => B"0000",
      slot_2_axi_wvalid => '0',
      slot_2_axis_aclk => '0',
      slot_2_axis_aresetn => '1',
      slot_2_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_2_axis_tdest(0) => '0',
      slot_2_axis_tid(0) => '0',
      slot_2_axis_tkeep(3 downto 0) => B"1111",
      slot_2_axis_tlast => '0',
      slot_2_axis_tready => '0',
      slot_2_axis_tstrb(3 downto 0) => B"1111",
      slot_2_axis_tuser(0) => '0',
      slot_2_axis_tvalid => '0',
      slot_2_ext_trig => '0',
      slot_2_ext_trig_stop => '0',
      slot_3_axi_aclk => '0',
      slot_3_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axi_arburst(1 downto 0) => B"00",
      slot_3_axi_arcache(3 downto 0) => B"0000",
      slot_3_axi_aresetn => '1',
      slot_3_axi_arid(0) => '0',
      slot_3_axi_arlen(7 downto 0) => B"00000000",
      slot_3_axi_arlock(0) => '0',
      slot_3_axi_arprot(2 downto 0) => B"000",
      slot_3_axi_arready => '0',
      slot_3_axi_arsize(2 downto 0) => B"000",
      slot_3_axi_arvalid => '0',
      slot_3_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axi_awburst(1 downto 0) => B"00",
      slot_3_axi_awcache(3 downto 0) => B"0000",
      slot_3_axi_awid(0) => '0',
      slot_3_axi_awlen(7 downto 0) => B"00000000",
      slot_3_axi_awlock(0) => '0',
      slot_3_axi_awprot(2 downto 0) => B"000",
      slot_3_axi_awready => '0',
      slot_3_axi_awsize(2 downto 0) => B"000",
      slot_3_axi_awvalid => '0',
      slot_3_axi_bid(0) => '0',
      slot_3_axi_bready => '0',
      slot_3_axi_bresp(1 downto 0) => B"00",
      slot_3_axi_bvalid => '0',
      slot_3_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axi_rid(0) => '0',
      slot_3_axi_rlast => '0',
      slot_3_axi_rready => '0',
      slot_3_axi_rresp(1 downto 0) => B"00",
      slot_3_axi_rvalid => '0',
      slot_3_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axi_wlast => '0',
      slot_3_axi_wready => '0',
      slot_3_axi_wstrb(3 downto 0) => B"0000",
      slot_3_axi_wvalid => '0',
      slot_3_axis_aclk => '0',
      slot_3_axis_aresetn => '1',
      slot_3_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axis_tdest(0) => '0',
      slot_3_axis_tid(0) => '0',
      slot_3_axis_tkeep(3 downto 0) => B"1111",
      slot_3_axis_tlast => '0',
      slot_3_axis_tready => '0',
      slot_3_axis_tstrb(3 downto 0) => B"1111",
      slot_3_axis_tuser(0) => '0',
      slot_3_axis_tvalid => '0',
      slot_3_ext_trig => '0',
      slot_3_ext_trig_stop => '0',
      slot_4_axi_aclk => '0',
      slot_4_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axi_arburst(1 downto 0) => B"00",
      slot_4_axi_arcache(3 downto 0) => B"0000",
      slot_4_axi_aresetn => '1',
      slot_4_axi_arid(0) => '0',
      slot_4_axi_arlen(7 downto 0) => B"00000000",
      slot_4_axi_arlock(0) => '0',
      slot_4_axi_arprot(2 downto 0) => B"000",
      slot_4_axi_arready => '0',
      slot_4_axi_arsize(2 downto 0) => B"000",
      slot_4_axi_arvalid => '0',
      slot_4_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axi_awburst(1 downto 0) => B"00",
      slot_4_axi_awcache(3 downto 0) => B"0000",
      slot_4_axi_awid(0) => '0',
      slot_4_axi_awlen(7 downto 0) => B"00000000",
      slot_4_axi_awlock(0) => '0',
      slot_4_axi_awprot(2 downto 0) => B"000",
      slot_4_axi_awready => '0',
      slot_4_axi_awsize(2 downto 0) => B"000",
      slot_4_axi_awvalid => '0',
      slot_4_axi_bid(0) => '0',
      slot_4_axi_bready => '0',
      slot_4_axi_bresp(1 downto 0) => B"00",
      slot_4_axi_bvalid => '0',
      slot_4_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axi_rid(0) => '0',
      slot_4_axi_rlast => '0',
      slot_4_axi_rready => '0',
      slot_4_axi_rresp(1 downto 0) => B"00",
      slot_4_axi_rvalid => '0',
      slot_4_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axi_wlast => '0',
      slot_4_axi_wready => '0',
      slot_4_axi_wstrb(3 downto 0) => B"0000",
      slot_4_axi_wvalid => '0',
      slot_4_axis_aclk => '0',
      slot_4_axis_aresetn => '1',
      slot_4_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axis_tdest(0) => '0',
      slot_4_axis_tid(0) => '0',
      slot_4_axis_tkeep(3 downto 0) => B"1111",
      slot_4_axis_tlast => '0',
      slot_4_axis_tready => '0',
      slot_4_axis_tstrb(3 downto 0) => B"1111",
      slot_4_axis_tuser(0) => '0',
      slot_4_axis_tvalid => '0',
      slot_4_ext_trig => '0',
      slot_4_ext_trig_stop => '0',
      slot_5_axi_aclk => '0',
      slot_5_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axi_arburst(1 downto 0) => B"00",
      slot_5_axi_arcache(3 downto 0) => B"0000",
      slot_5_axi_aresetn => '0',
      slot_5_axi_arid(0) => '0',
      slot_5_axi_arlen(7 downto 0) => B"00000000",
      slot_5_axi_arlock(0) => '0',
      slot_5_axi_arprot(2 downto 0) => B"000",
      slot_5_axi_arready => '0',
      slot_5_axi_arsize(2 downto 0) => B"000",
      slot_5_axi_arvalid => '0',
      slot_5_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axi_awburst(1 downto 0) => B"00",
      slot_5_axi_awcache(3 downto 0) => B"0000",
      slot_5_axi_awid(0) => '0',
      slot_5_axi_awlen(7 downto 0) => B"00000000",
      slot_5_axi_awlock(0) => '0',
      slot_5_axi_awprot(2 downto 0) => B"000",
      slot_5_axi_awready => '0',
      slot_5_axi_awsize(2 downto 0) => B"000",
      slot_5_axi_awvalid => '0',
      slot_5_axi_bid(0) => '0',
      slot_5_axi_bready => '0',
      slot_5_axi_bresp(1 downto 0) => B"00",
      slot_5_axi_bvalid => '0',
      slot_5_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axi_rid(0) => '0',
      slot_5_axi_rlast => '0',
      slot_5_axi_rready => '0',
      slot_5_axi_rresp(1 downto 0) => B"00",
      slot_5_axi_rvalid => '0',
      slot_5_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axi_wlast => '0',
      slot_5_axi_wready => '0',
      slot_5_axi_wstrb(3 downto 0) => B"0000",
      slot_5_axi_wvalid => '0',
      slot_5_axis_aclk => '0',
      slot_5_axis_aresetn => '1',
      slot_5_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axis_tdest(0) => '0',
      slot_5_axis_tid(0) => '0',
      slot_5_axis_tkeep(3 downto 0) => B"1111",
      slot_5_axis_tlast => '0',
      slot_5_axis_tready => '0',
      slot_5_axis_tstrb(3 downto 0) => B"1111",
      slot_5_axis_tuser(0) => '0',
      slot_5_axis_tvalid => '0',
      slot_5_ext_trig => '0',
      slot_5_ext_trig_stop => '0',
      slot_6_axi_aclk => '0',
      slot_6_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axi_arburst(1 downto 0) => B"00",
      slot_6_axi_arcache(3 downto 0) => B"0000",
      slot_6_axi_aresetn => '1',
      slot_6_axi_arid(0) => '0',
      slot_6_axi_arlen(7 downto 0) => B"00000000",
      slot_6_axi_arlock(0) => '0',
      slot_6_axi_arprot(2 downto 0) => B"000",
      slot_6_axi_arready => '0',
      slot_6_axi_arsize(2 downto 0) => B"000",
      slot_6_axi_arvalid => '0',
      slot_6_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axi_awburst(1 downto 0) => B"00",
      slot_6_axi_awcache(3 downto 0) => B"0000",
      slot_6_axi_awid(0) => '0',
      slot_6_axi_awlen(7 downto 0) => B"00000000",
      slot_6_axi_awlock(0) => '0',
      slot_6_axi_awprot(2 downto 0) => B"000",
      slot_6_axi_awready => '0',
      slot_6_axi_awsize(2 downto 0) => B"000",
      slot_6_axi_awvalid => '0',
      slot_6_axi_bid(0) => '0',
      slot_6_axi_bready => '0',
      slot_6_axi_bresp(1 downto 0) => B"00",
      slot_6_axi_bvalid => '0',
      slot_6_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axi_rid(0) => '0',
      slot_6_axi_rlast => '0',
      slot_6_axi_rready => '0',
      slot_6_axi_rresp(1 downto 0) => B"00",
      slot_6_axi_rvalid => '0',
      slot_6_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axi_wlast => '0',
      slot_6_axi_wready => '0',
      slot_6_axi_wstrb(3 downto 0) => B"0000",
      slot_6_axi_wvalid => '0',
      slot_6_axis_aclk => '0',
      slot_6_axis_aresetn => '1',
      slot_6_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axis_tdest(0) => '0',
      slot_6_axis_tid(0) => '0',
      slot_6_axis_tkeep(3 downto 0) => B"1111",
      slot_6_axis_tlast => '0',
      slot_6_axis_tready => '0',
      slot_6_axis_tstrb(3 downto 0) => B"1111",
      slot_6_axis_tuser(0) => '0',
      slot_6_axis_tvalid => '0',
      slot_6_ext_trig => '0',
      slot_6_ext_trig_stop => '0',
      slot_7_axi_aclk => '0',
      slot_7_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axi_arburst(1 downto 0) => B"00",
      slot_7_axi_arcache(3 downto 0) => B"0000",
      slot_7_axi_aresetn => '1',
      slot_7_axi_arid(0) => '0',
      slot_7_axi_arlen(7 downto 0) => B"00000000",
      slot_7_axi_arlock(0) => '0',
      slot_7_axi_arprot(2 downto 0) => B"000",
      slot_7_axi_arready => '0',
      slot_7_axi_arsize(2 downto 0) => B"000",
      slot_7_axi_arvalid => '0',
      slot_7_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axi_awburst(1 downto 0) => B"00",
      slot_7_axi_awcache(3 downto 0) => B"0000",
      slot_7_axi_awid(0) => '0',
      slot_7_axi_awlen(7 downto 0) => B"00000000",
      slot_7_axi_awlock(0) => '0',
      slot_7_axi_awprot(2 downto 0) => B"000",
      slot_7_axi_awready => '0',
      slot_7_axi_awsize(2 downto 0) => B"000",
      slot_7_axi_awvalid => '0',
      slot_7_axi_bid(0) => '0',
      slot_7_axi_bready => '0',
      slot_7_axi_bresp(1 downto 0) => B"00",
      slot_7_axi_bvalid => '0',
      slot_7_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axi_rid(0) => '0',
      slot_7_axi_rlast => '0',
      slot_7_axi_rready => '0',
      slot_7_axi_rresp(1 downto 0) => B"00",
      slot_7_axi_rvalid => '0',
      slot_7_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axi_wlast => '0',
      slot_7_axi_wready => '0',
      slot_7_axi_wstrb(3 downto 0) => B"0000",
      slot_7_axi_wvalid => '0',
      slot_7_axis_aclk => '0',
      slot_7_axis_aresetn => '1',
      slot_7_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axis_tdest(0) => '0',
      slot_7_axis_tid(0) => '0',
      slot_7_axis_tkeep(3 downto 0) => B"1111",
      slot_7_axis_tlast => '0',
      slot_7_axis_tready => '0',
      slot_7_axis_tstrb(3 downto 0) => B"1111",
      slot_7_axis_tuser(0) => '0',
      slot_7_axis_tvalid => '0',
      slot_7_ext_trig => '0',
      slot_7_ext_trig_stop => '0',
      trigger_in => '0',
      trigger_in_ack => NLW_inst_trigger_in_ack_UNCONNECTED
    );
end STRUCTURE;
