$date
	Fri Sep 17 09:47:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " enable $end
$var reg 1 # t $end
$scope module T1 $end
$var wire 1 " enable $end
$var wire 1 # t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
0!
$end
#5
1#
0"
#10
1!
1"
#13
0#
#23
0!
1#
#28
0#
#33
1!
1#
#38
0#
#43
