0.7
2020.2
May 22 2025
00:13:55
C:/intelliFPGA/Datapath.sv,1753760233,systemVerilog,,C:/intelliFPGA/FSM_unit.sv,,Datapath,,uvm,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/intelliFPGA/FSM_unit.sv,1753759936,systemVerilog,,C:/intelliFPGA/Top_mod.sv,,FSM_unit,,uvm,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/intelliFPGA/Top_mod.sv,1753759846,systemVerilog,,C:/intelliFPGA/tb_top.sv,,Top_mod,,uvm,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/intelliFPGA/sort_project/sort_project.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/intelliFPGA/tb_top.sv,1753758489,systemVerilog,,,,Top_mod_tb,,uvm,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
