// Seed: 2868826003
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    output supply0 id_3
);
  wire id_5, id_6;
  wire id_7;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    output tri1 id_4,
    output supply1 id_5,
    input wor id_6
);
  uwire id_8 = 1'd0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_6,
      id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    output uwire id_3,
    input uwire id_4
);
  reg id_6;
  always id_6 <= 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3
  );
endmodule
