

#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
0 instances converted, 3 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type                Fanout     Sample Instance
--------------------------------------------------------------------------------------------------
@K:CKID0002       andor_MSS_0         clock definition on hierarchy     2          myandor_0.Q1   
==================================================================================================
======================================================================= Gated/Generated Clocks ========================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        Explanation                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       myandor_0.Q1        DFN1                   3          myandor_0.count[0]     No generated or derived clock directive on output of sequential instance
=======================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

