#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[37].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                                  1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                                0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                      1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                                     0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                                   1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                                0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                                 1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                                0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                                 1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                                0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                                 1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                                0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                                 1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                                0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                                 1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                              0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                       1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                      0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                                   1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                                0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                                 1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                                0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                                 1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                                0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                                 1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                                0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                                1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                               0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                                1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                               0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                                1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                               0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                                1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                               0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                                1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                               0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                                1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                               0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                                1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                               0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                                1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                               0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                                1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                               0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                                1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                               0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                                1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                               0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                                1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                               0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                                1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                               0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                                1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                               0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                                1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                               0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                                1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                               0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                                1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry)                               0.050    47.983
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry)                                1.519    49.502
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry)                               0.050    49.552
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry)                                1.519    51.071
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry)                               0.050    51.121
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry)                                1.519    52.640
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry)                               0.050    52.690
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry)                                1.519    54.209
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry)                               0.050    54.259
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry)                                1.519    55.777
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry)                               0.050    55.827
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry)                                1.519    57.346
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry)                               0.050    57.396
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry)                                1.519    58.915
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry)                               0.050    58.965
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry)                                1.519    60.484
$auto$alumacc.cc:485:replace_alu$33.C[34].cout[0] (adder_carry)                               0.050    60.534
$auto$alumacc.cc:485:replace_alu$33.C[35].cin[0] (adder_carry)                                1.519    62.053
$auto$alumacc.cc:485:replace_alu$33.C[35].cout[0] (adder_carry)                               0.050    62.103
$auto$alumacc.cc:485:replace_alu$33.C[36].cin[0] (adder_carry)                                1.519    63.621
$auto$alumacc.cc:485:replace_alu$33.C[36].cout[0] (adder_carry)                               0.050    63.671
$abc$1141$auto$alumacc.cc:485:replace_alu$33.co.cin[0] (adder_carry)                          1.519    65.190
$abc$1141$auto$alumacc.cc:485:replace_alu$33.co.sumout[0] (adder_carry)                       0.050    65.240
$abc$3156$new_new_n340__.in[1] (.names)                                                       1.519    66.759
$abc$3156$new_new_n340__.out[0] (.names)                                                      0.220    66.979
$abc$1403$li57_li57.in[0] (.names)                                                            1.519    68.498
$abc$1403$li57_li57.out[0] (.names)                                                           0.320    68.818
P[37].D[0] (dffsre)                                                                           1.519    70.337
data arrival time                                                                                      70.337

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
P[37].C[0] (dffsre)                                                                           1.519     1.519
clock uncertainty                                                                             0.000     1.519
cell setup time                                                                              -0.063     1.455
data required time                                                                                      1.455
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      1.455
data arrival time                                                                                     -70.337
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -68.881


#Path 2
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[36].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                                  1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                                0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                      1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                                     0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                                   1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                                0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                                 1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                                0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                                 1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                                0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                                 1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                                0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                                 1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                                0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                                 1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                              0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                       1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                      0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                                   1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                                0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                                 1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                                0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                                 1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                                0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                                 1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                                0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                                1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                               0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                                1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                               0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                                1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                               0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                                1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                               0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                                1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                               0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                                1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                               0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                                1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                               0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                                1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                               0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                                1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                               0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                                1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                               0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                                1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                               0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                                1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                               0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                                1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                               0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                                1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                               0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                                1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                               0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                                1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                               0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                                1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry)                               0.050    47.983
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry)                                1.519    49.502
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry)                               0.050    49.552
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry)                                1.519    51.071
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry)                               0.050    51.121
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry)                                1.519    52.640
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry)                               0.050    52.690
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry)                                1.519    54.209
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry)                               0.050    54.259
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry)                                1.519    55.777
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry)                               0.050    55.827
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry)                                1.519    57.346
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry)                               0.050    57.396
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry)                                1.519    58.915
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry)                               0.050    58.965
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry)                                1.519    60.484
$auto$alumacc.cc:485:replace_alu$33.C[34].cout[0] (adder_carry)                               0.050    60.534
$auto$alumacc.cc:485:replace_alu$33.C[35].cin[0] (adder_carry)                                1.519    62.053
$auto$alumacc.cc:485:replace_alu$33.C[35].cout[0] (adder_carry)                               0.050    62.103
$auto$alumacc.cc:485:replace_alu$33.C[36].cin[0] (adder_carry)                                1.519    63.621
$auto$alumacc.cc:485:replace_alu$33.C[36].cout[0] (adder_carry)                               0.050    63.671
$abc$1141$auto$alumacc.cc:485:replace_alu$33.co.cin[0] (adder_carry)                          1.519    65.190
$abc$1141$auto$alumacc.cc:485:replace_alu$33.co.sumout[0] (adder_carry)                       0.050    65.240
$abc$1403$li56_li56.in[1] (.names)                                                            1.519    66.759
$abc$1403$li56_li56.out[0] (.names)                                                           0.260    67.019
P[36].D[0] (dffsre)                                                                           1.519    68.538
data arrival time                                                                                      68.538

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
P[36].C[0] (dffsre)                                                                           1.519     1.519
clock uncertainty                                                                             0.000     1.519
cell setup time                                                                              -0.063     1.455
data required time                                                                                      1.455
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      1.455
data arrival time                                                                                     -68.538
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -67.082


#Path 3
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[35].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                         0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                          1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                         0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                          1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry)                         0.050    47.983
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry)                          1.519    49.502
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry)                         0.050    49.552
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry)                          1.519    51.071
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry)                         0.050    51.121
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry)                          1.519    52.640
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry)                         0.050    52.690
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry)                          1.519    54.209
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry)                         0.050    54.259
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry)                          1.519    55.777
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry)                         0.050    55.827
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry)                          1.519    57.346
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry)                         0.050    57.396
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry)                          1.519    58.915
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry)                         0.050    58.965
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry)                          1.519    60.484
$auto$alumacc.cc:485:replace_alu$33.C[34].cout[0] (adder_carry)                         0.050    60.534
$auto$alumacc.cc:485:replace_alu$33.C[35].cin[0] (adder_carry)                          1.519    62.053
$auto$alumacc.cc:485:replace_alu$33.C[35].cout[0] (adder_carry)                         0.050    62.103
$auto$alumacc.cc:485:replace_alu$33.C[36].cin[0] (adder_carry)                          1.519    63.621
$auto$alumacc.cc:485:replace_alu$33.C[36].sumout[0] (adder_carry)                       0.050    63.671
$abc$1403$li55_li55.in[0] (.names)                                                      1.519    65.190
$abc$1403$li55_li55.out[0] (.names)                                                     0.240    65.430
P[35].D[0] (dffsre)                                                                     1.519    66.949
data arrival time                                                                                66.949

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[35].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -66.949
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -65.494


#Path 4
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[34].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                         0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                          1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                         0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                          1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry)                         0.050    47.983
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry)                          1.519    49.502
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry)                         0.050    49.552
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry)                          1.519    51.071
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry)                         0.050    51.121
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry)                          1.519    52.640
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry)                         0.050    52.690
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry)                          1.519    54.209
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry)                         0.050    54.259
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry)                          1.519    55.777
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry)                         0.050    55.827
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry)                          1.519    57.346
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry)                         0.050    57.396
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry)                          1.519    58.915
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry)                         0.050    58.965
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry)                          1.519    60.484
$auto$alumacc.cc:485:replace_alu$33.C[34].cout[0] (adder_carry)                         0.050    60.534
$auto$alumacc.cc:485:replace_alu$33.C[35].cin[0] (adder_carry)                          1.519    62.053
$auto$alumacc.cc:485:replace_alu$33.C[35].sumout[0] (adder_carry)                       0.050    62.103
$abc$1403$li54_li54.in[0] (.names)                                                      1.519    63.621
$abc$1403$li54_li54.out[0] (.names)                                                     0.240    63.861
P[34].D[0] (dffsre)                                                                     1.519    65.380
data arrival time                                                                                65.380

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[34].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -65.380
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -63.925


#Path 5
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[33].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                         0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                          1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                         0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                          1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry)                         0.050    47.983
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry)                          1.519    49.502
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry)                         0.050    49.552
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry)                          1.519    51.071
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry)                         0.050    51.121
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry)                          1.519    52.640
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry)                         0.050    52.690
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry)                          1.519    54.209
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry)                         0.050    54.259
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry)                          1.519    55.777
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry)                         0.050    55.827
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry)                          1.519    57.346
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry)                         0.050    57.396
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry)                          1.519    58.915
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry)                         0.050    58.965
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry)                          1.519    60.484
$auto$alumacc.cc:485:replace_alu$33.C[34].sumout[0] (adder_carry)                       0.050    60.534
$abc$1403$li53_li53.in[0] (.names)                                                      1.519    62.053
$abc$1403$li53_li53.out[0] (.names)                                                     0.240    62.293
P[33].D[0] (dffsre)                                                                     1.519    63.811
data arrival time                                                                                63.811

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[33].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -63.811
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -62.356


#Path 6
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[32].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                         0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                          1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                         0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                          1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry)                         0.050    47.983
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry)                          1.519    49.502
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry)                         0.050    49.552
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry)                          1.519    51.071
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry)                         0.050    51.121
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry)                          1.519    52.640
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry)                         0.050    52.690
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry)                          1.519    54.209
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry)                         0.050    54.259
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry)                          1.519    55.777
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry)                         0.050    55.827
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry)                          1.519    57.346
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry)                         0.050    57.396
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry)                          1.519    58.915
$auto$alumacc.cc:485:replace_alu$33.C[33].sumout[0] (adder_carry)                       0.050    58.965
$abc$1403$li52_li52.in[0] (.names)                                                      1.519    60.484
$abc$1403$li52_li52.out[0] (.names)                                                     0.240    60.724
P[32].D[0] (dffsre)                                                                     1.519    62.243
data arrival time                                                                                62.243

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[32].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -62.243
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -60.787


#Path 7
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[31].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                         0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                          1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                         0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                          1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry)                         0.050    47.983
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry)                          1.519    49.502
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry)                         0.050    49.552
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry)                          1.519    51.071
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry)                         0.050    51.121
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry)                          1.519    52.640
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry)                         0.050    52.690
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry)                          1.519    54.209
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry)                         0.050    54.259
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry)                          1.519    55.777
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry)                         0.050    55.827
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry)                          1.519    57.346
$auto$alumacc.cc:485:replace_alu$33.C[32].sumout[0] (adder_carry)                       0.050    57.396
$abc$1403$li51_li51.in[0] (.names)                                                      1.519    58.915
$abc$1403$li51_li51.out[0] (.names)                                                     0.240    59.155
P[31].D[0] (dffsre)                                                                     1.519    60.674
data arrival time                                                                                60.674

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[31].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -60.674
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -59.218


#Path 8
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[30].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                         0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                          1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                         0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                          1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry)                         0.050    47.983
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry)                          1.519    49.502
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry)                         0.050    49.552
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry)                          1.519    51.071
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry)                         0.050    51.121
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry)                          1.519    52.640
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry)                         0.050    52.690
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry)                          1.519    54.209
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry)                         0.050    54.259
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry)                          1.519    55.777
$auto$alumacc.cc:485:replace_alu$33.C[31].sumout[0] (adder_carry)                       0.050    55.827
$abc$1403$li50_li50.in[0] (.names)                                                      1.519    57.346
$abc$1403$li50_li50.out[0] (.names)                                                     0.240    57.586
P[30].D[0] (dffsre)                                                                     1.519    59.105
data arrival time                                                                                59.105

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[30].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -59.105
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -57.650


#Path 9
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[29].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                         0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                          1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                         0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                          1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry)                         0.050    47.983
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry)                          1.519    49.502
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry)                         0.050    49.552
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry)                          1.519    51.071
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry)                         0.050    51.121
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry)                          1.519    52.640
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry)                         0.050    52.690
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry)                          1.519    54.209
$auto$alumacc.cc:485:replace_alu$33.C[30].sumout[0] (adder_carry)                       0.050    54.259
$abc$1403$li49_li49.in[0] (.names)                                                      1.519    55.777
$abc$1403$li49_li49.out[0] (.names)                                                     0.240    56.017
P[29].D[0] (dffsre)                                                                     1.519    57.536
data arrival time                                                                                57.536

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[29].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -57.536
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -56.081


#Path 10
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[28].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                         0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                          1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                         0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                          1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry)                         0.050    47.983
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry)                          1.519    49.502
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry)                         0.050    49.552
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry)                          1.519    51.071
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry)                         0.050    51.121
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry)                          1.519    52.640
$auto$alumacc.cc:485:replace_alu$33.C[29].sumout[0] (adder_carry)                       0.050    52.690
$abc$1403$li48_li48.in[0] (.names)                                                      1.519    54.209
$abc$1403$li48_li48.out[0] (.names)                                                     0.240    54.449
P[28].D[0] (dffsre)                                                                     1.519    55.967
data arrival time                                                                                55.967

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[28].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -55.967
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -54.512


#Path 11
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[27].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                         0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                          1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                         0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                          1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry)                         0.050    47.983
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry)                          1.519    49.502
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry)                         0.050    49.552
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry)                          1.519    51.071
$auto$alumacc.cc:485:replace_alu$33.C[28].sumout[0] (adder_carry)                       0.050    51.121
$abc$1403$li47_li47.in[0] (.names)                                                      1.519    52.640
$abc$1403$li47_li47.out[0] (.names)                                                     0.240    52.880
P[27].D[0] (dffsre)                                                                     1.519    54.399
data arrival time                                                                                54.399

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[27].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -54.399
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -52.943


#Path 12
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[26].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                         0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                          1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                         0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                          1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry)                         0.050    47.983
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry)                          1.519    49.502
$auto$alumacc.cc:485:replace_alu$33.C[27].sumout[0] (adder_carry)                       0.050    49.552
$abc$1403$li46_li46.in[0] (.names)                                                      1.519    51.071
$abc$1403$li46_li46.out[0] (.names)                                                     0.240    51.311
P[26].D[0] (dffsre)                                                                     1.519    52.830
data arrival time                                                                                52.830

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[26].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -52.830
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -51.374


#Path 13
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[25].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                         0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                          1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry)                         0.050    46.415
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry)                          1.519    47.933
$auto$alumacc.cc:485:replace_alu$33.C[26].sumout[0] (adder_carry)                       0.050    47.983
$abc$1403$li45_li45.in[0] (.names)                                                      1.519    49.502
$abc$1403$li45_li45.out[0] (.names)                                                     0.240    49.742
P[25].D[0] (dffsre)                                                                     1.519    51.261
data arrival time                                                                                51.261

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[25].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -51.261
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -49.806


#Path 14
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[24].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry)                         0.050    44.846
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry)                          1.519    46.365
$auto$alumacc.cc:485:replace_alu$33.C[25].sumout[0] (adder_carry)                       0.050    46.415
$abc$1403$li44_li44.in[0] (.names)                                                      1.519    47.933
$abc$1403$li44_li44.out[0] (.names)                                                     0.240    48.173
P[24].D[0] (dffsre)                                                                     1.519    49.692
data arrival time                                                                                49.692

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[24].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -49.692
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -48.237


#Path 15
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[23].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry)                         0.050    43.277
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry)                          1.519    44.796
$auto$alumacc.cc:485:replace_alu$33.C[24].sumout[0] (adder_carry)                       0.050    44.846
$abc$1403$li43_li43.in[0] (.names)                                                      1.519    46.365
$abc$1403$li43_li43.out[0] (.names)                                                     0.240    46.605
P[23].D[0] (dffsre)                                                                     1.519    48.123
data arrival time                                                                                48.123

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[23].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -48.123
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -46.668


#Path 16
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[22].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry)                         0.050    41.708
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry)                          1.519    43.227
$auto$alumacc.cc:485:replace_alu$33.C[23].sumout[0] (adder_carry)                       0.050    43.277
$abc$1403$li42_li42.in[0] (.names)                                                      1.519    44.796
$abc$1403$li42_li42.out[0] (.names)                                                     0.240    45.036
P[22].D[0] (dffsre)                                                                     1.519    46.555
data arrival time                                                                                46.555

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[22].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -46.555
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -45.099


#Path 17
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[21].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry)                         0.050    40.139
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry)                          1.519    41.658
$auto$alumacc.cc:485:replace_alu$33.C[22].sumout[0] (adder_carry)                       0.050    41.708
$abc$1403$li41_li41.in[0] (.names)                                                      1.519    43.227
$abc$1403$li41_li41.out[0] (.names)                                                     0.240    43.467
P[21].D[0] (dffsre)                                                                     1.519    44.986
data arrival time                                                                                44.986

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[21].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -44.986
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -43.530


#Path 18
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[20].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry)                         0.050    38.571
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry)                          1.519    40.089
$auto$alumacc.cc:485:replace_alu$33.C[21].sumout[0] (adder_carry)                       0.050    40.139
$abc$1403$li40_li40.in[0] (.names)                                                      1.519    41.658
$abc$1403$li40_li40.out[0] (.names)                                                     0.240    41.898
P[20].D[0] (dffsre)                                                                     1.519    43.417
data arrival time                                                                                43.417

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[20].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -43.417
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -41.962


#Path 19
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[19].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry)                         0.050    37.002
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry)                          1.519    38.521
$auto$alumacc.cc:485:replace_alu$33.C[20].sumout[0] (adder_carry)                       0.050    38.571
$abc$1403$li39_li39.in[0] (.names)                                                      1.519    40.089
$abc$1403$li39_li39.out[0] (.names)                                                     0.240    40.329
P[19].D[0] (dffsre)                                                                     1.519    41.848
data arrival time                                                                                41.848

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[19].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -41.848
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -40.393


#Path 20
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[18].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry)                         0.050    35.433
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry)                          1.519    36.952
$auto$alumacc.cc:485:replace_alu$33.C[19].sumout[0] (adder_carry)                       0.050    37.002
$abc$1403$li38_li38.in[0] (.names)                                                      1.519    38.521
$abc$1403$li38_li38.out[0] (.names)                                                     0.240    38.761
P[18].D[0] (dffsre)                                                                     1.519    40.279
data arrival time                                                                                40.279

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[18].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -40.279
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -38.824


#Path 21
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[17].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry)                         0.050    33.864
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry)                          1.519    35.383
$auto$alumacc.cc:485:replace_alu$33.C[18].sumout[0] (adder_carry)                       0.050    35.433
$abc$1403$li37_li37.in[0] (.names)                                                      1.519    36.952
$abc$1403$li37_li37.out[0] (.names)                                                     0.240    37.192
P[17].D[0] (dffsre)                                                                     1.519    38.711
data arrival time                                                                                38.711

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[17].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -38.711
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -37.255


#Path 22
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[16].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry)                         0.050    32.295
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry)                          1.519    33.814
$auto$alumacc.cc:485:replace_alu$33.C[17].sumout[0] (adder_carry)                       0.050    33.864
$abc$1403$li36_li36.in[0] (.names)                                                      1.519    35.383
$abc$1403$li36_li36.out[0] (.names)                                                     0.240    35.623
P[16].D[0] (dffsre)                                                                     1.519    37.142
data arrival time                                                                                37.142

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[16].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -37.142
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -35.686


#Path 23
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[15].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry)                         0.050    30.727
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry)                          1.519    32.245
$auto$alumacc.cc:485:replace_alu$33.C[16].sumout[0] (adder_carry)                       0.050    32.295
$abc$1403$li35_li35.in[0] (.names)                                                      1.519    33.814
$abc$1403$li35_li35.out[0] (.names)                                                     0.240    34.054
P[15].D[0] (dffsre)                                                                     1.519    35.573
data arrival time                                                                                35.573

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[15].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -35.573
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -34.118


#Path 24
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[14].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry)                         0.050    29.158
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry)                          1.519    30.677
$auto$alumacc.cc:485:replace_alu$33.C[15].sumout[0] (adder_carry)                       0.050    30.727
$abc$1403$li34_li34.in[0] (.names)                                                      1.519    32.245
$abc$1403$li34_li34.out[0] (.names)                                                     0.240    32.485
P[14].D[0] (dffsre)                                                                     1.519    34.004
data arrival time                                                                                34.004

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[14].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -34.004
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -32.549


#Path 25
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[13].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry)                         0.050    27.589
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry)                          1.519    29.108
$auto$alumacc.cc:485:replace_alu$33.C[14].sumout[0] (adder_carry)                       0.050    29.158
$abc$1403$li33_li33.in[0] (.names)                                                      1.519    30.677
$abc$1403$li33_li33.out[0] (.names)                                                     0.240    30.917
P[13].D[0] (dffsre)                                                                     1.519    32.435
data arrival time                                                                                32.435

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[13].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -32.435
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -30.980


#Path 26
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[12].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry)                         0.050    26.020
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry)                          1.519    27.539
$auto$alumacc.cc:485:replace_alu$33.C[13].sumout[0] (adder_carry)                       0.050    27.589
$abc$1403$li32_li32.in[0] (.names)                                                      1.519    29.108
$abc$1403$li32_li32.out[0] (.names)                                                     0.240    29.348
P[12].D[0] (dffsre)                                                                     1.519    30.867
data arrival time                                                                                30.867

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[12].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -30.867
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -29.411


#Path 27
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[11].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry)                         0.050    24.451
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry)                          1.519    25.970
$auto$alumacc.cc:485:replace_alu$33.C[12].sumout[0] (adder_carry)                       0.050    26.020
$abc$1403$li31_li31.in[0] (.names)                                                      1.519    27.539
$abc$1403$li31_li31.out[0] (.names)                                                     0.240    27.779
P[11].D[0] (dffsre)                                                                     1.519    29.298
data arrival time                                                                                29.298

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[11].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -29.298
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -27.842


#Path 28
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[10].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry)                         0.050    22.883
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry)                          1.519    24.401
$auto$alumacc.cc:485:replace_alu$33.C[11].sumout[0] (adder_carry)                       0.050    24.451
$abc$1403$li30_li30.in[0] (.names)                                                      1.519    25.970
$abc$1403$li30_li30.out[0] (.names)                                                     0.240    26.210
P[10].D[0] (dffsre)                                                                     1.519    27.729
data arrival time                                                                                27.729

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[10].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -27.729
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -26.274


#Path 29
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[9].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                            1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                          0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                        0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                 1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                                0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                             1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                          0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                           1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                          0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                           1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                          0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                           1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry)                          0.050    21.314
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry)                          1.519    22.833
$auto$alumacc.cc:485:replace_alu$33.C[10].sumout[0] (adder_carry)                       0.050    22.883
$abc$1403$li29_li29.in[0] (.names)                                                      1.519    24.401
$abc$1403$li29_li29.out[0] (.names)                                                     0.240    24.641
P[9].D[0] (dffsre)                                                                      1.519    26.160
data arrival time                                                                                26.160

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[9].C[0] (dffsre)                                                                      1.519     1.519
clock uncertainty                                                                       0.000     1.519
cell setup time                                                                        -0.063     1.455
data required time                                                                                1.455
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.455
data arrival time                                                                               -26.160
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -24.705


#Path 30
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[8].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                           1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                               1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                              0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                         0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                          1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                         0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                          1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                         0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                          1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                         0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                          1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                         0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                          1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                       0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                               0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                            1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                         0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                          1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                         0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                          1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry)                         0.050    19.745
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry)                          1.519    21.264
$auto$alumacc.cc:485:replace_alu$33.C[9].sumout[0] (adder_carry)                       0.050    21.314
$abc$1403$li28_li28.in[0] (.names)                                                     1.519    22.833
$abc$1403$li28_li28.out[0] (.names)                                                    0.240    23.073
P[8].D[0] (dffsre)                                                                     1.519    24.591
data arrival time                                                                               24.591

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[8].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                      0.000     1.519
cell setup time                                                                       -0.063     1.455
data required time                                                                               1.455
------------------------------------------------------------------------------------------------------
data required time                                                                               1.455
data arrival time                                                                              -24.591
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -23.136


#Path 31
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[7].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                           1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                               1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                              0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                         0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                          1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                         0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                          1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                         0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                          1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                         0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                          1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                         0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                          1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                       0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                               0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                            1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                         0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                          1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry)                         0.050    18.176
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry)                          1.519    19.695
$auto$alumacc.cc:485:replace_alu$33.C[8].sumout[0] (adder_carry)                       0.050    19.745
$abc$1403$li27_li27.in[0] (.names)                                                     1.519    21.264
$abc$1403$li27_li27.out[0] (.names)                                                    0.240    21.504
P[7].D[0] (dffsre)                                                                     1.519    23.023
data arrival time                                                                               23.023

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[7].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                      0.000     1.519
cell setup time                                                                       -0.063     1.455
data required time                                                                               1.455
------------------------------------------------------------------------------------------------------
data required time                                                                               1.455
data arrival time                                                                              -23.023
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -21.567


#Path 32
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[6].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                           1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                               1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                              0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                         0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                          1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                         0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                          1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                         0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                          1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                         0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                          1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                         0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                          1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                       0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                               0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                            1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry)                         0.050    16.607
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry)                          1.519    18.126
$auto$alumacc.cc:485:replace_alu$33.C[7].sumout[0] (adder_carry)                       0.050    18.176
$abc$1403$li26_li26.in[0] (.names)                                                     1.519    19.695
$abc$1403$li26_li26.out[0] (.names)                                                    0.240    19.935
P[6].D[0] (dffsre)                                                                     1.519    21.454
data arrival time                                                                               21.454

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[6].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                      0.000     1.519
cell setup time                                                                       -0.063     1.455
data required time                                                                               1.455
------------------------------------------------------------------------------------------------------
data required time                                                                               1.455
data arrival time                                                                              -21.454
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -19.998


#Path 33
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[5].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                           1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                               1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                              0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry)                         0.050     5.556
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry)                          1.519     7.075
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry)                         0.050     7.125
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry)                          1.519     8.643
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry)                         0.050     8.693
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry)                          1.519    10.212
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry)                         0.050    10.262
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry)                          1.519    11.781
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry)                         0.050    11.831
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry)                          1.519    13.350
$auto$alumacc.cc:485:replace_alu$30.C[6].sumout[0] (adder_carry)                       0.050    13.400
$auto$alumacc.cc:485:replace_alu$33.S[5].in[2] (.names)                                1.519    14.919
$auto$alumacc.cc:485:replace_alu$33.S[5].out[0] (.names)                               0.120    15.039
$auto$alumacc.cc:485:replace_alu$33.C[6].p[0] (adder_carry)                            1.519    16.557
$auto$alumacc.cc:485:replace_alu$33.C[6].sumout[0] (adder_carry)                       0.050    16.607
$abc$1403$li25_li25.in[0] (.names)                                                     1.519    18.126
$abc$1403$li25_li25.out[0] (.names)                                                    0.240    18.366
P[5].D[0] (dffsre)                                                                     1.519    19.885
data arrival time                                                                               19.885

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[5].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                      0.000     1.519
cell setup time                                                                       -0.063     1.455
data required time                                                                               1.455
------------------------------------------------------------------------------------------------------
data required time                                                                               1.455
data arrival time                                                                              -19.885
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -18.430


#Path 34
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[4].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                           1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                               1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                              0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].sumout[0] (adder_carry)                       0.050     5.556
$auto$alumacc.cc:485:replace_alu$33.S[0].in[2] (.names)                                1.519     7.075
$auto$alumacc.cc:485:replace_alu$33.S[0].out[0] (.names)                               0.120     7.195
$auto$alumacc.cc:485:replace_alu$33.C[1].p[0] (adder_carry)                            1.519     8.713
$auto$alumacc.cc:485:replace_alu$33.C[1].cout[0] (adder_carry)                         0.050     8.763
$auto$alumacc.cc:485:replace_alu$33.C[2].cin[0] (adder_carry)                          1.519    10.282
$auto$alumacc.cc:485:replace_alu$33.C[2].cout[0] (adder_carry)                         0.050    10.332
$auto$alumacc.cc:485:replace_alu$33.C[3].cin[0] (adder_carry)                          1.519    11.851
$auto$alumacc.cc:485:replace_alu$33.C[3].cout[0] (adder_carry)                         0.050    11.901
$auto$alumacc.cc:485:replace_alu$33.C[4].cin[0] (adder_carry)                          1.519    13.420
$auto$alumacc.cc:485:replace_alu$33.C[4].cout[0] (adder_carry)                         0.050    13.470
$auto$alumacc.cc:485:replace_alu$33.C[5].cin[0] (adder_carry)                          1.519    14.989
$auto$alumacc.cc:485:replace_alu$33.C[5].sumout[0] (adder_carry)                       0.050    15.039
$abc$1403$li24_li24.in[0] (.names)                                                     1.519    16.557
$abc$1403$li24_li24.out[0] (.names)                                                    0.240    16.797
P[4].D[0] (dffsre)                                                                     1.519    18.316
data arrival time                                                                               18.316

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[4].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                      0.000     1.519
cell setup time                                                                       -0.063     1.455
data required time                                                                               1.455
------------------------------------------------------------------------------------------------------
data required time                                                                               1.455
data arrival time                                                                              -18.316
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -16.861


#Path 35
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[3].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                           1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                               1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                              0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].sumout[0] (adder_carry)                       0.050     5.556
$auto$alumacc.cc:485:replace_alu$33.S[0].in[2] (.names)                                1.519     7.075
$auto$alumacc.cc:485:replace_alu$33.S[0].out[0] (.names)                               0.120     7.195
$auto$alumacc.cc:485:replace_alu$33.C[1].p[0] (adder_carry)                            1.519     8.713
$auto$alumacc.cc:485:replace_alu$33.C[1].cout[0] (adder_carry)                         0.050     8.763
$auto$alumacc.cc:485:replace_alu$33.C[2].cin[0] (adder_carry)                          1.519    10.282
$auto$alumacc.cc:485:replace_alu$33.C[2].cout[0] (adder_carry)                         0.050    10.332
$auto$alumacc.cc:485:replace_alu$33.C[3].cin[0] (adder_carry)                          1.519    11.851
$auto$alumacc.cc:485:replace_alu$33.C[3].cout[0] (adder_carry)                         0.050    11.901
$auto$alumacc.cc:485:replace_alu$33.C[4].cin[0] (adder_carry)                          1.519    13.420
$auto$alumacc.cc:485:replace_alu$33.C[4].sumout[0] (adder_carry)                       0.050    13.470
$abc$1403$li23_li23.in[0] (.names)                                                     1.519    14.989
$abc$1403$li23_li23.out[0] (.names)                                                    0.240    15.229
P[3].D[0] (dffsre)                                                                     1.519    16.747
data arrival time                                                                               16.747

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[3].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                      0.000     1.519
cell setup time                                                                       -0.063     1.455
data required time                                                                               1.455
------------------------------------------------------------------------------------------------------
data required time                                                                               1.455
data arrival time                                                                              -16.747
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -15.292


#Path 36
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[2].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                           1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                               1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                              0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].sumout[0] (adder_carry)                       0.050     5.556
$auto$alumacc.cc:485:replace_alu$33.S[0].in[2] (.names)                                1.519     7.075
$auto$alumacc.cc:485:replace_alu$33.S[0].out[0] (.names)                               0.120     7.195
$auto$alumacc.cc:485:replace_alu$33.C[1].p[0] (adder_carry)                            1.519     8.713
$auto$alumacc.cc:485:replace_alu$33.C[1].cout[0] (adder_carry)                         0.050     8.763
$auto$alumacc.cc:485:replace_alu$33.C[2].cin[0] (adder_carry)                          1.519    10.282
$auto$alumacc.cc:485:replace_alu$33.C[2].cout[0] (adder_carry)                         0.050    10.332
$auto$alumacc.cc:485:replace_alu$33.C[3].cin[0] (adder_carry)                          1.519    11.851
$auto$alumacc.cc:485:replace_alu$33.C[3].sumout[0] (adder_carry)                       0.050    11.901
$abc$1403$li22_li22.in[0] (.names)                                                     1.519    13.420
$abc$1403$li22_li22.out[0] (.names)                                                    0.240    13.660
P[2].D[0] (dffsre)                                                                     1.519    15.179
data arrival time                                                                               15.179

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[2].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                      0.000     1.519
cell setup time                                                                       -0.063     1.455
data required time                                                                               1.455
------------------------------------------------------------------------------------------------------
data required time                                                                               1.455
data arrival time                                                                              -15.179
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -13.723


#Path 37
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[1].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                           1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                               1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                              0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].sumout[0] (adder_carry)                       0.050     5.556
$auto$alumacc.cc:485:replace_alu$33.S[0].in[2] (.names)                                1.519     7.075
$auto$alumacc.cc:485:replace_alu$33.S[0].out[0] (.names)                               0.120     7.195
$auto$alumacc.cc:485:replace_alu$33.C[1].p[0] (adder_carry)                            1.519     8.713
$auto$alumacc.cc:485:replace_alu$33.C[1].cout[0] (adder_carry)                         0.050     8.763
$auto$alumacc.cc:485:replace_alu$33.C[2].cin[0] (adder_carry)                          1.519    10.282
$auto$alumacc.cc:485:replace_alu$33.C[2].sumout[0] (adder_carry)                       0.050    10.332
$abc$1403$li21_li21.in[0] (.names)                                                     1.519    11.851
$abc$1403$li21_li21.out[0] (.names)                                                    0.240    12.091
P[1].D[0] (dffsre)                                                                     1.519    13.610
data arrival time                                                                               13.610

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[1].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                      0.000     1.519
cell setup time                                                                       -0.063     1.455
data required time                                                                               1.455
------------------------------------------------------------------------------------------------------
data required time                                                                               1.455
data arrival time                                                                              -13.610
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -12.154


#Path 38
Startpoint: $abc$1403$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : P[0].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                                           1.519     1.519
$abc$1403$lo00.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names)                               1.519     3.747
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names)                              0.240     3.987
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$30.C[1].sumout[0] (adder_carry)                       0.050     5.556
$auto$alumacc.cc:485:replace_alu$33.S[0].in[2] (.names)                                1.519     7.075
$auto$alumacc.cc:485:replace_alu$33.S[0].out[0] (.names)                               0.120     7.195
$auto$alumacc.cc:485:replace_alu$33.C[1].p[0] (adder_carry)                            1.519     8.713
$auto$alumacc.cc:485:replace_alu$33.C[1].sumout[0] (adder_carry)                       0.050     8.763
$abc$1403$li20_li20.in[0] (.names)                                                     1.519    10.282
$abc$1403$li20_li20.out[0] (.names)                                                    0.240    10.522
P[0].D[0] (dffsre)                                                                     1.519    12.041
data arrival time                                                                               12.041

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[0].C[0] (dffsre)                                                                     1.519     1.519
clock uncertainty                                                                      0.000     1.519
cell setup time                                                                       -0.063     1.455
data required time                                                                               1.455
------------------------------------------------------------------------------------------------------
data required time                                                                               1.455
data arrival time                                                                              -12.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -10.586


#Path 39
Startpoint: P[1].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[1].C[0] (dffsre)                                               1.519     1.519
P[1].Q[0] (dffsre) [clock-to-output]                             0.709     2.228
out:P[1].outpad[0] (.output)                                     1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 40
Startpoint: P[14].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[14].C[0] (dffsre)                                              1.519     1.519
P[14].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[14].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 41
Startpoint: P[28].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[28].C[0] (dffsre)                                              1.519     1.519
P[28].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[28].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 42
Startpoint: P[27].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[27].C[0] (dffsre)                                              1.519     1.519
P[27].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[27].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 43
Startpoint: P[26].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[26].C[0] (dffsre)                                              1.519     1.519
P[26].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[26].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 44
Startpoint: P[25].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[25].C[0] (dffsre)                                              1.519     1.519
P[25].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[25].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 45
Startpoint: P[24].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[24].C[0] (dffsre)                                              1.519     1.519
P[24].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[24].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 46
Startpoint: P[23].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[23].C[0] (dffsre)                                              1.519     1.519
P[23].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[23].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 47
Startpoint: P[22].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[22].C[0] (dffsre)                                              1.519     1.519
P[22].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[22].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 48
Startpoint: P[21].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[21].C[0] (dffsre)                                              1.519     1.519
P[21].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[21].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 49
Startpoint: P[20].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[20].C[0] (dffsre)                                              1.519     1.519
P[20].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[20].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 50
Startpoint: P[19].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[19].C[0] (dffsre)                                              1.519     1.519
P[19].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[19].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 51
Startpoint: P[18].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[18].C[0] (dffsre)                                              1.519     1.519
P[18].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[18].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 52
Startpoint: P[17].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[17].C[0] (dffsre)                                              1.519     1.519
P[17].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[17].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 53
Startpoint: P[16].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[16].C[0] (dffsre)                                              1.519     1.519
P[16].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[16].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 54
Startpoint: P[15].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[15].C[0] (dffsre)                                              1.519     1.519
P[15].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[15].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 55
Startpoint: P[29].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[29].C[0] (dffsre)                                              1.519     1.519
P[29].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[29].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 56
Startpoint: P[13].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[13].C[0] (dffsre)                                              1.519     1.519
P[13].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[13].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 57
Startpoint: P[12].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[12].C[0] (dffsre)                                              1.519     1.519
P[12].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[12].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 58
Startpoint: P[11].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[11].C[0] (dffsre)                                              1.519     1.519
P[11].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[11].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 59
Startpoint: P[10].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[10].C[0] (dffsre)                                              1.519     1.519
P[10].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[10].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 60
Startpoint: P[9].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[9].C[0] (dffsre)                                               1.519     1.519
P[9].Q[0] (dffsre) [clock-to-output]                             0.709     2.228
out:P[9].outpad[0] (.output)                                     1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 61
Startpoint: P[8].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[8].C[0] (dffsre)                                               1.519     1.519
P[8].Q[0] (dffsre) [clock-to-output]                             0.709     2.228
out:P[8].outpad[0] (.output)                                     1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 62
Startpoint: P[7].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[7].C[0] (dffsre)                                               1.519     1.519
P[7].Q[0] (dffsre) [clock-to-output]                             0.709     2.228
out:P[7].outpad[0] (.output)                                     1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 63
Startpoint: P[6].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[6].C[0] (dffsre)                                               1.519     1.519
P[6].Q[0] (dffsre) [clock-to-output]                             0.709     2.228
out:P[6].outpad[0] (.output)                                     1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 64
Startpoint: P[5].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[5].C[0] (dffsre)                                               1.519     1.519
P[5].Q[0] (dffsre) [clock-to-output]                             0.709     2.228
out:P[5].outpad[0] (.output)                                     1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 65
Startpoint: P[4].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[4].C[0] (dffsre)                                               1.519     1.519
P[4].Q[0] (dffsre) [clock-to-output]                             0.709     2.228
out:P[4].outpad[0] (.output)                                     1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 66
Startpoint: P[3].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[3].C[0] (dffsre)                                               1.519     1.519
P[3].Q[0] (dffsre) [clock-to-output]                             0.709     2.228
out:P[3].outpad[0] (.output)                                     1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 67
Startpoint: P[2].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[2].C[0] (dffsre)                                               1.519     1.519
P[2].Q[0] (dffsre) [clock-to-output]                             0.709     2.228
out:P[2].outpad[0] (.output)                                     1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 68
Startpoint: P[0].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[0].C[0] (dffsre)                                               1.519     1.519
P[0].Q[0] (dffsre) [clock-to-output]                             0.709     2.228
out:P[0].outpad[0] (.output)                                     1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 69
Startpoint: P[30].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[30].C[0] (dffsre)                                              1.519     1.519
P[30].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[30].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 70
Startpoint: P[31].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[31].C[0] (dffsre)                                              1.519     1.519
P[31].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[31].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 71
Startpoint: P[32].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[32].C[0] (dffsre)                                              1.519     1.519
P[32].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[32].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 72
Startpoint: P[33].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[33].C[0] (dffsre)                                              1.519     1.519
P[33].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[33].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 73
Startpoint: P[34].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[34].C[0] (dffsre)                                              1.519     1.519
P[34].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[34].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 74
Startpoint: P[35].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[35].C[0] (dffsre)                                              1.519     1.519
P[35].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[35].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 75
Startpoint: P[36].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[36].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[36].C[0] (dffsre)                                              1.519     1.519
P[36].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[36].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 76
Startpoint: P[37].Q[0] (dffsre clocked by clk)
Endpoint  : out:P[37].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[37].C[0] (dffsre)                                              1.519     1.519
P[37].Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:P[37].outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.747


#Path 77
Startpoint: A[10].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo10.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[10].inpad[0] (.input)                                          0.000     0.000
$abc$1403$li10_li10.in[0] (.names)                               1.519     1.519
$abc$1403$li10_li10.out[0] (.names)                              0.240     1.759
$abc$1403$lo10.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo10.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 78
Startpoint: A[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo02.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[2].inpad[0] (.input)                                           0.000     0.000
$abc$1403$li02_li02.in[0] (.names)                               1.519     1.519
$abc$1403$li02_li02.out[0] (.names)                              0.240     1.759
$abc$1403$lo02.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo02.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 79
Startpoint: A[9].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo09.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[9].inpad[0] (.input)                                           0.000     0.000
$abc$1403$li09_li09.in[0] (.names)                               1.519     1.519
$abc$1403$li09_li09.out[0] (.names)                              0.240     1.759
$abc$1403$lo09.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo09.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 80
Startpoint: A[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo08.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[8].inpad[0] (.input)                                           0.000     0.000
$abc$1403$li08_li08.in[0] (.names)                               1.519     1.519
$abc$1403$li08_li08.out[0] (.names)                              0.240     1.759
$abc$1403$lo08.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo08.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 81
Startpoint: A[7].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo07.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[7].inpad[0] (.input)                                           0.000     0.000
$abc$1403$li07_li07.in[0] (.names)                               1.519     1.519
$abc$1403$li07_li07.out[0] (.names)                              0.240     1.759
$abc$1403$lo07.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo07.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 82
Startpoint: A[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo06.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[6].inpad[0] (.input)                                           0.000     0.000
$abc$1403$li06_li06.in[0] (.names)                               1.519     1.519
$abc$1403$li06_li06.out[0] (.names)                              0.240     1.759
$abc$1403$lo06.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo06.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 83
Startpoint: A[5].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo05.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[5].inpad[0] (.input)                                           0.000     0.000
$abc$1403$li05_li05.in[0] (.names)                               1.519     1.519
$abc$1403$li05_li05.out[0] (.names)                              0.240     1.759
$abc$1403$lo05.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo05.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 84
Startpoint: A[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo04.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[4].inpad[0] (.input)                                           0.000     0.000
$abc$1403$li04_li04.in[0] (.names)                               1.519     1.519
$abc$1403$li04_li04.out[0] (.names)                              0.240     1.759
$abc$1403$lo04.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo04.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 85
Startpoint: A[3].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo03.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[3].inpad[0] (.input)                                           0.000     0.000
$abc$1403$li03_li03.in[0] (.names)                               1.519     1.519
$abc$1403$li03_li03.out[0] (.names)                              0.240     1.759
$abc$1403$lo03.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo03.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 86
Startpoint: A[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo01.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[1].inpad[0] (.input)                                           0.000     0.000
$abc$1403$li01_li01.in[0] (.names)                               1.519     1.519
$abc$1403$li01_li01.out[0] (.names)                              0.240     1.759
$abc$1403$lo01.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo01.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 87
Startpoint: A[11].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo11.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[11].inpad[0] (.input)                                          0.000     0.000
$abc$1403$li11_li11.in[0] (.names)                               1.519     1.519
$abc$1403$li11_li11.out[0] (.names)                              0.240     1.759
$abc$1403$lo11.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo11.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 88
Startpoint: A[12].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo12.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[12].inpad[0] (.input)                                          0.000     0.000
$abc$1403$li12_li12.in[0] (.names)                               1.519     1.519
$abc$1403$li12_li12.out[0] (.names)                              0.240     1.759
$abc$1403$lo12.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo12.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 89
Startpoint: A[13].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo13.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[13].inpad[0] (.input)                                          0.000     0.000
$abc$1403$li13_li13.in[0] (.names)                               1.519     1.519
$abc$1403$li13_li13.out[0] (.names)                              0.240     1.759
$abc$1403$lo13.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo13.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 90
Startpoint: A[14].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo14.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[14].inpad[0] (.input)                                          0.000     0.000
$abc$1403$li14_li14.in[0] (.names)                               1.519     1.519
$abc$1403$li14_li14.out[0] (.names)                              0.240     1.759
$abc$1403$lo14.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo14.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 91
Startpoint: A[15].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo15.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[15].inpad[0] (.input)                                          0.000     0.000
$abc$1403$li15_li15.in[0] (.names)                               1.519     1.519
$abc$1403$li15_li15.out[0] (.names)                              0.240     1.759
$abc$1403$lo15.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo15.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 92
Startpoint: A[16].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo16.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[16].inpad[0] (.input)                                          0.000     0.000
$abc$1403$li16_li16.in[0] (.names)                               1.519     1.519
$abc$1403$li16_li16.out[0] (.names)                              0.240     1.759
$abc$1403$lo16.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo16.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 93
Startpoint: A[17].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo17.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[17].inpad[0] (.input)                                          0.000     0.000
$abc$1403$li17_li17.in[0] (.names)                               1.519     1.519
$abc$1403$li17_li17.out[0] (.names)                              0.240     1.759
$abc$1403$lo17.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo17.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 94
Startpoint: A[18].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo18.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[18].inpad[0] (.input)                                          0.000     0.000
$abc$1403$li18_li18.in[0] (.names)                               1.519     1.519
$abc$1403$li18_li18.out[0] (.names)                              0.240     1.759
$abc$1403$lo18.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo18.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 95
Startpoint: A[19].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo19.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[19].inpad[0] (.input)                                          0.000     0.000
$abc$1403$li19_li19.in[0] (.names)                               1.519     1.519
$abc$1403$li19_li19.out[0] (.names)                              0.240     1.759
$abc$1403$lo19.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo19.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#Path 96
Startpoint: A[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1403$lo00.D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[0].inpad[0] (.input)                                           0.000     0.000
$abc$1403$li00_li00.in[0] (.names)                               1.519     1.519
$abc$1403$li00_li00.out[0] (.names)                              0.240     1.759
$abc$1403$lo00.D[0] (dffsre)                                     1.519     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1403$lo00.C[0] (dffsre)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.063     1.455
data required time                                                         1.455
--------------------------------------------------------------------------------
data required time                                                         1.455
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.822


#End of timing report
