#Build: Synplify Pro L-2016.09L, Build 077R, Dec  2 2016
#install: C:\lscc\diamond\3.9\synpbase
#OS: Windows 8 6.2
#Hostname: DUSHYANT

# Mon Mar 13 13:33:42 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.9\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.9\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.9\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.9\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.9\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.9\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.9\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.9\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.9\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_la0_trig_gen.v" (library work)
@I::"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_la0_gen.v" (library work)
@I::"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_rvl.v" (library work)
Verilog syntax check successful!
Selecting top level module up_down_counter
@N: CG364 :"C:\lscc\diamond\3.9\synpbase\lib\lucent\machxo3l.v":1759:7:1759:10|Synthesizing module OSCH in library work.

@N: CG364 :"C:\lscc\diamond\3.9\synpbase\lib\lucent\machxo3l.v":1120:7:1120:9|Synthesizing module VHI in library work.







@N: CG364 :"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_la0_trig_gen.v":11:7:11:30|Synthesizing module up_down_counter_la0_trig in library work.



@N: CG364 :"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_la0_gen.v":12:7:12:25|Synthesizing module up_down_counter_la0 in library work.

@N: CG364 :"C:\lscc\diamond\3.9\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.

@N: CG364 :"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.

@W: CG360 :"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_rvl.v":15:29:15:39|Removing wire trigger_out, as there is no assignment to it.
@N: CG364 :"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_rvl.v":51:7:51:21|Synthesizing module up_down_counter in library work.

@W: CL260 :"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_rvl.v":83:4:83:9|Pruning register bit 6 of count[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_rvl.v":83:4:83:9|Register bit count[5] is always 0.
@W: CL260 :"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_rvl.v":83:4:83:9|Pruning register bit 5 of count[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_la0_gen.v":62:7:62:16|Input trigger_en is unused.

At c_ver Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 88MB)

Process took 0h:00m:06s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 13 13:33:52 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:05s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 13 13:34:00 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:17s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 13 13:34:00 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 13 13:34:02 2017

###########################################################]
Pre-mapping Report

# Mon Mar 13 13:34:11 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\rvl_test_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\rvl_test_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=240  set on top level netlist up_down_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                      Clock                     Clock
Clock                                     Frequency     Period        Type                                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
System                                    343.4 MHz     2.912         system                                     system_clkgroup           0    
reveal_coretop|jtck_inferred_clock[0]     207.4 MHz     4.822         inferred                                   Autoconstr_clkgroup_1     167  
up_down_counter|clk_derived_clock         16.6 MHz      60.132        derived (from up_down_counter|osc_clk)     Autoconstr_clkgroup_0     8    
up_down_counter|osc_clk                   16.6 MHz      60.132        inferred                                   Autoconstr_clkgroup_0     149  
================================================================================================================================================


Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 143MB)

Process took 0h:00m:21s realtime, 0h:00m:01s cputime
# Mon Mar 13 13:34:32 2017

###########################################################]
Map & Optimize Report

# Mon Mar 13 13:34:33 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

@N: MF578 :"c:\users\sec29\desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_rvl.v":68:4:68:9|Incompatible asynchronous control logic preventing generated clock conversion of out[7] (in view: work.up_down_counter(verilog)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 147MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:02s; Memory used current: 155MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.32ns		 405 /       308
   2		0h:00m:02s		    -2.32ns		 400 /       308
   3		0h:00m:02s		    -2.32ns		 400 /       308
   4		0h:00m:02s		    -2.40ns		 400 /       308
Timing driven replication report
Added 9 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   5		0h:00m:03s		    -1.80ns		 432 /       317
   6		0h:00m:03s		    -1.47ns		 433 /       317
   7		0h:00m:03s		    -1.90ns		 436 /       317
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication


   8		0h:00m:03s		    -1.69ns		 435 /       318

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 159MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Warning: Forcing use of GSR for flip-flops and
latches that do not specify sets or resets
   capture_dr_d4 (in view: work.rvl_jtag_int_7s_1s_0s_0s_3s_7s_7s(verilog))
   capture_dr_d5 (in view: work.rvl_jtag_int_7s_1s_0s_0s_3s_7s_7s(verilog))
   out[7] (in view: work.up_down_counter(verilog))
   out[6] (in view: work.up_down_counter(verilog))
   out[5] (in view: work.up_down_counter(verilog))
   out[4] (in view: work.up_down_counter(verilog))
   out[3] (in view: work.up_down_counter(verilog))
   out[2] (in view: work.up_down_counter(verilog))
   out[1] (in view: work.up_down_counter(verilog))
   out[0] (in view: work.up_down_counter(verilog))
   te_precnt_val[15] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[14] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[13] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[12] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[11] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[10] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[9] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[8] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[7] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[6] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[5] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[4] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[3] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[2] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[1] (in view: work.rvl_te_Z1(verilog))
   te_precnt_val[0] (in view: work.rvl_te_Z1(verilog))


Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 159MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 318 clock pin(s) of sequential element(s)
0 instances converted, 318 sequential instances remain driven by gated/generated clocks

============================================================================================================================================================== Gated/Generated Clocks ==============================================================================================================================================================
Clock Tree ID     Driving Element                                               Drive Element Type     Fanout     Sample Instance                                                                                     Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       up_down_counter_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16             162        up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.addr_15               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       OSCH_inst                                                     OSCH                   148        up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.trig_u.te_0.te_precnt_val[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       clk                                                           FD1S3DX                8          out[0]                                                                                              No gated clock conversion method for cell cell:LUCENT.FD1S3IX                                                                 
====================================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:04s; Memory used current: 117MB peak: 159MB)

Writing Analyst data base C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\synwork\rvl_test_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:04s; Memory used current: 151MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\rvl_test_impl1.edi
L-2016.09L
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:05s; Memory used current: 155MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:05s; Memory used current: 154MB peak: 159MB)

@W: MT246 :"c:\users\sec29\desktop\i2s_iot\rvl_test\impl1\reveal_workspace\tmpreveal\up_down_counter_rvl.v":36:15:36:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.9\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.9\module\reveal\src\ertl\ertl.v":2159:8:2159:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock up_down_counter|clk_derived_clock with period 7.11ns 
@W: MT420 |Found inferred clock up_down_counter|osc_clk with period 60.13ns. Please declare a user-defined clock on object "n:osc_clk"
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 6.23ns. Please declare a user-defined clock on object "n:up_down_counter_reveal_coretop_instance.jtck[0]"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 13 13:34:50 2017
#


Top view:               up_down_counter
Requested Frequency:    16.6 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.099

                                          Requested     Estimated     Requested     Estimated                Clock                                      Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type                                       Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
reveal_coretop|jtck_inferred_clock[0]     160.5 MHz     136.5 MHz     6.229         7.328         -1.099     inferred                                   Autoconstr_clkgroup_1
up_down_counter|clk_derived_clock         140.6 MHz     422.4 MHz     7.114         2.368         9.492      derived (from up_down_counter|osc_clk)     Autoconstr_clkgroup_0
up_down_counter|osc_clk                   16.6 MHz      119.5 MHz     60.132        8.369         28.773     inferred                                   Autoconstr_clkgroup_0
System                                    262.8 MHz     223.4 MHz     3.805         4.476         -0.671     system                                     system_clkgroup      
=============================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  3.805       -0.671  |  No paths    -       |  No paths    -      |  No paths    -     
System                                 up_down_counter|osc_clk                |  60.132      57.899  |  No paths    -       |  No paths    -      |  No paths    -     
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  6.229       0.280  |  No paths    -     
up_down_counter|osc_clk                System                                 |  60.132      54.052  |  No paths    -       |  No paths    -      |  No paths    -     
up_down_counter|osc_clk                up_down_counter|osc_clk                |  60.132      51.763  |  60.132      56.183  |  No paths    -      |  30.066      28.773
up_down_counter|osc_clk                reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -     
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -       |  No paths    -       |  No paths    -      |  6.229       -0.179
reveal_coretop|jtck_inferred_clock[0]  up_down_counter|osc_clk                |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -     
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  6.229       -1.099  |  No paths    -      |  No paths    -     
up_down_counter|clk_derived_clock      up_down_counter|clk_derived_clock      |  7.114       9.492   |  No paths    -       |  No paths    -      |  No paths    -     
=======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                                                     Starting                                                                             Arrival           
Instance                                                                                             Reference                                 Type        Pin     Net                    Time        Slack 
                                                                                                     Clock                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.shift_reg[24]          reveal_coretop|jtck_inferred_clock[0]     FD1P3AX     Q       addr[8]                1.252       -1.099
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.shift_reg[26]          reveal_coretop|jtck_inferred_clock[0]     FD1P3AX     Q       addr[10]               1.108       -0.955
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.shift_reg[27]          reveal_coretop|jtck_inferred_clock[0]     FD1P3AX     Q       addr[11]               1.108       -0.955
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.shift_reg_fast[16]     reveal_coretop|jtck_inferred_clock[0]     FD1P3AX     Q       shift_reg_fast[16]     1.108       -0.911
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.shift_reg_fast[17]     reveal_coretop|jtck_inferred_clock[0]     FD1P3AX     Q       shift_reg_fast[17]     1.108       -0.911
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.shift_reg_fast[18]     reveal_coretop|jtck_inferred_clock[0]     FD1P3AX     Q       shift_reg_fast[18]     1.108       -0.911
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.jshift_d1_fast         reveal_coretop|jtck_inferred_clock[0]     FD1P3AX     Q       jshift_d1_fast         1.180       -0.900
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.bit_cnt[0]             reveal_coretop|jtck_inferred_clock[0]     FD1P3AX     Q       bit_cnt[0]             1.180       -0.849
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.bit_cnt[1]             reveal_coretop|jtck_inferred_clock[0]     FD1P3AX     Q       bit_cnt[1]             1.180       -0.849
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.bit_cnt[3]             reveal_coretop|jtck_inferred_clock[0]     FD1P3AX     Q       bit_cnt[3]             1.180       -0.849
============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                              Starting                                                                               Required           
Instance                                                                                      Reference                                 Type           Pin         Net               Time         Slack 
                                                                                              Clock                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc     reveal_coretop|jtck_inferred_clock[0]     FD1P3AX        D           parity_calc_5     6.317        -1.099
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[0]       reveal_coretop|jtck_inferred_clock[0]     FD1P3AY        D           tm_crc_7[0]       6.317        -0.707
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                     reveal_coretop|jtck_inferred_clock[0]     jtagconn16     er2_tdo     er2_tdo[0]        6.229        -0.179
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[0]       reveal_coretop|jtck_inferred_clock[0]     FD1P3AY        SP          un1_jtdo_4_i      5.757        -0.058
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[1]       reveal_coretop|jtck_inferred_clock[0]     FD1P3AY        SP          un1_jtdo_4_i      5.757        -0.058
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[2]       reveal_coretop|jtck_inferred_clock[0]     FD1P3AY        SP          un1_jtdo_4_i      5.757        -0.058
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[3]       reveal_coretop|jtck_inferred_clock[0]     FD1P3AY        SP          un1_jtdo_4_i      5.757        -0.058
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[4]       reveal_coretop|jtck_inferred_clock[0]     FD1P3AY        SP          un1_jtdo_4_i      5.757        -0.058
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[5]       reveal_coretop|jtck_inferred_clock[0]     FD1P3AY        SP          un1_jtdo_4_i      5.757        -0.058
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[6]       reveal_coretop|jtck_inferred_clock[0]     FD1P3AY        SP          un1_jtdo_4_i      5.757        -0.058
========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.229
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.317

    - Propagation time:                      7.417
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.099

    Number of logic level(s):                6
    Starting point:                          up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.shift_reg[24] / Q
    Ending point:                            up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.shift_reg[24]            FD1P3AX      Q        Out     1.252     1.252       -         
addr[8]                                                                                                Net          -        -       -         -           13        
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     A        In      0.000     1.252       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     Z        Out     1.193     2.445       -         
un5_jtdo_first_bit_4                                                                                   Net          -        -       -         -           4         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     D        In      0.000     2.445       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     Z        Out     1.305     3.749       -         
un5_jtdo_first_bit_sn                                                                                  Net          -        -       -         -           15        
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_13       ORCALUT4     D        In      0.000     3.749       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_13       ORCALUT4     Z        Out     1.017     4.766       -         
N_13                                                                                                   Net          -        -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_9        ORCALUT4     A        In      0.000     4.766       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_9        ORCALUT4     Z        Out     1.017     5.783       -         
g2_1                                                                                                   Net          -        -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_3        ORCALUT4     C        In      0.000     5.783       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_3        ORCALUT4     Z        Out     1.017     6.800       -         
g3                                                                                                     Net          -        -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     D        In      0.000     6.800       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     Z        Out     0.617     7.417       -         
parity_calc_5                                                                                          Net          -        -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc              FD1P3AX      D        In      0.000     7.417       -         
=====================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      6.229
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.317

    - Propagation time:                      7.273
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.955

    Number of logic level(s):                6
    Starting point:                          up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.shift_reg[26] / Q
    Ending point:                            up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.shift_reg[26]            FD1P3AX      Q        Out     1.108     1.108       -         
addr[10]                                                                                               Net          -        -       -         -           3         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     B        In      0.000     1.108       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     Z        Out     1.193     2.301       -         
un5_jtdo_first_bit_4                                                                                   Net          -        -       -         -           4         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     D        In      0.000     2.301       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     Z        Out     1.305     3.605       -         
un5_jtdo_first_bit_sn                                                                                  Net          -        -       -         -           15        
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_13       ORCALUT4     D        In      0.000     3.605       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_13       ORCALUT4     Z        Out     1.017     4.622       -         
N_13                                                                                                   Net          -        -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_9        ORCALUT4     A        In      0.000     4.622       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_9        ORCALUT4     Z        Out     1.017     5.639       -         
g2_1                                                                                                   Net          -        -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_3        ORCALUT4     C        In      0.000     5.639       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_3        ORCALUT4     Z        Out     1.017     6.656       -         
g3                                                                                                     Net          -        -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     D        In      0.000     6.656       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     Z        Out     0.617     7.273       -         
parity_calc_5                                                                                          Net          -        -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc              FD1P3AX      D        In      0.000     7.273       -         
=====================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      6.229
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.317

    - Propagation time:                      7.273
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.955

    Number of logic level(s):                6
    Starting point:                          up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.shift_reg[27] / Q
    Ending point:                            up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.shift_reg[27]            FD1P3AX      Q        Out     1.108     1.108       -         
addr[11]                                                                                               Net          -        -       -         -           3         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     C        In      0.000     1.108       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     Z        Out     1.193     2.301       -         
un5_jtdo_first_bit_4                                                                                   Net          -        -       -         -           4         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     D        In      0.000     2.301       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     Z        Out     1.305     3.605       -         
un5_jtdo_first_bit_sn                                                                                  Net          -        -       -         -           15        
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_13       ORCALUT4     D        In      0.000     3.605       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_13       ORCALUT4     Z        Out     1.017     4.622       -         
N_13                                                                                                   Net          -        -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_9        ORCALUT4     A        In      0.000     4.622       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_9        ORCALUT4     Z        Out     1.017     5.639       -         
g2_1                                                                                                   Net          -        -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_3        ORCALUT4     C        In      0.000     5.639       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO_3        ORCALUT4     Z        Out     1.017     6.656       -         
g3                                                                                                     Net          -        -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     D        In      0.000     6.656       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     Z        Out     0.617     7.273       -         
parity_calc_5                                                                                          Net          -        -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc              FD1P3AX      D        In      0.000     7.273       -         
=====================================================================================================================================================================




====================================
Detailed Report for Clock: up_down_counter|clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                               Arrival           
Instance     Reference                             Type        Pin     Net          Time        Slack 
             Clock                                                                                    
------------------------------------------------------------------------------------------------------
out[0]       up_down_counter|clk_derived_clock     FD1S3IX     Q       out_c[0]     1.108       9.492 
out[1]       up_down_counter|clk_derived_clock     FD1S3IX     Q       out_c[1]     1.044       9.699 
out[2]       up_down_counter|clk_derived_clock     FD1S3IX     Q       out_c[2]     1.044       9.699 
out[3]       up_down_counter|clk_derived_clock     FD1S3IX     Q       out_c[3]     1.044       9.841 
out[4]       up_down_counter|clk_derived_clock     FD1S3IX     Q       out_c[4]     1.044       9.841 
out[5]       up_down_counter|clk_derived_clock     FD1S3IX     Q       out_c[5]     1.044       9.984 
out[6]       up_down_counter|clk_derived_clock     FD1S3IX     Q       out_c[6]     1.044       9.984 
out[7]       up_down_counter|clk_derived_clock     FD1S3IX     Q       out_c[7]     1.044       11.868
======================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                         Required           
Instance     Reference                             Type        Pin     Net                    Time         Slack 
             Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------
out[7]       up_down_counter|clk_derived_clock     FD1S3IX     D       un2_out_s_7_0_S0       14.122       9.492 
out[5]       up_down_counter|clk_derived_clock     FD1S3IX     D       un2_out_cry_5_0_S0     14.122       9.635 
out[6]       up_down_counter|clk_derived_clock     FD1S3IX     D       un2_out_cry_5_0_S1     14.122       9.635 
out[3]       up_down_counter|clk_derived_clock     FD1S3IX     D       un2_out_cry_3_0_S0     14.122       9.777 
out[4]       up_down_counter|clk_derived_clock     FD1S3IX     D       un2_out_cry_3_0_S1     14.122       9.777 
out[1]       up_down_counter|clk_derived_clock     FD1S3IX     D       un2_out_cry_1_0_S0     14.122       9.920 
out[2]       up_down_counter|clk_derived_clock     FD1S3IX     D       un2_out_cry_1_0_S1     14.122       9.920 
out[0]       up_down_counter|clk_derived_clock     FD1S3IX     D       out_c_i[0]             14.122       12.446
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.227
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.122

    - Propagation time:                      4.630
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.492

    Number of logic level(s):                5
    Starting point:                          out[0] / Q
    Ending point:                            out[7] / D
    The start point is clocked by            up_down_counter|clk_derived_clock [rising] on pin CK
    The end   point is clocked by            up_down_counter|clk_derived_clock [rising] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:up_down_counter|clk_derived_clock to c:up_down_counter|clk_derived_clock)

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
out[0]               FD1S3IX     Q        Out     1.108     1.108       -         
out_c[0]             Net         -        -       -         -           3         
un2_out_cry_0_0      CCU2D       A1       In      0.000     1.108       -         
un2_out_cry_0_0      CCU2D       COUT     Out     1.545     2.652       -         
un2_out_cry_0        Net         -        -       -         -           1         
un2_out_cry_1_0      CCU2D       CIN      In      0.000     2.652       -         
un2_out_cry_1_0      CCU2D       COUT     Out     0.143     2.795       -         
un2_out_cry_2        Net         -        -       -         -           1         
un2_out_cry_3_0      CCU2D       CIN      In      0.000     2.795       -         
un2_out_cry_3_0      CCU2D       COUT     Out     0.143     2.938       -         
un2_out_cry_4        Net         -        -       -         -           1         
un2_out_cry_5_0      CCU2D       CIN      In      0.000     2.938       -         
un2_out_cry_5_0      CCU2D       COUT     Out     0.143     3.081       -         
un2_out_cry_6        Net         -        -       -         -           1         
un2_out_s_7_0        CCU2D       CIN      In      0.000     3.081       -         
un2_out_s_7_0        CCU2D       S0       Out     1.549     4.630       -         
un2_out_s_7_0_S0     Net         -        -       -         -           1         
out[7]               FD1S3IX     D        In      0.000     4.630       -         
==================================================================================


Path information for path number 2: 
      Requested Period:                      14.227
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.122

    - Propagation time:                      4.487
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.635

    Number of logic level(s):                4
    Starting point:                          out[0] / Q
    Ending point:                            out[5] / D
    The start point is clocked by            up_down_counter|clk_derived_clock [rising] on pin CK
    The end   point is clocked by            up_down_counter|clk_derived_clock [rising] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:up_down_counter|clk_derived_clock to c:up_down_counter|clk_derived_clock)

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
out[0]                 FD1S3IX     Q        Out     1.108     1.108       -         
out_c[0]               Net         -        -       -         -           3         
un2_out_cry_0_0        CCU2D       A1       In      0.000     1.108       -         
un2_out_cry_0_0        CCU2D       COUT     Out     1.545     2.652       -         
un2_out_cry_0          Net         -        -       -         -           1         
un2_out_cry_1_0        CCU2D       CIN      In      0.000     2.652       -         
un2_out_cry_1_0        CCU2D       COUT     Out     0.143     2.795       -         
un2_out_cry_2          Net         -        -       -         -           1         
un2_out_cry_3_0        CCU2D       CIN      In      0.000     2.795       -         
un2_out_cry_3_0        CCU2D       COUT     Out     0.143     2.938       -         
un2_out_cry_4          Net         -        -       -         -           1         
un2_out_cry_5_0        CCU2D       CIN      In      0.000     2.938       -         
un2_out_cry_5_0        CCU2D       S0       Out     1.549     4.487       -         
un2_out_cry_5_0_S0     Net         -        -       -         -           1         
out[5]                 FD1S3IX     D        In      0.000     4.487       -         
====================================================================================


Path information for path number 3: 
      Requested Period:                      14.227
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.122

    - Propagation time:                      4.487
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.635

    Number of logic level(s):                4
    Starting point:                          out[0] / Q
    Ending point:                            out[6] / D
    The start point is clocked by            up_down_counter|clk_derived_clock [rising] on pin CK
    The end   point is clocked by            up_down_counter|clk_derived_clock [rising] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:up_down_counter|clk_derived_clock to c:up_down_counter|clk_derived_clock)

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
out[0]                 FD1S3IX     Q        Out     1.108     1.108       -         
out_c[0]               Net         -        -       -         -           3         
un2_out_cry_0_0        CCU2D       A1       In      0.000     1.108       -         
un2_out_cry_0_0        CCU2D       COUT     Out     1.545     2.652       -         
un2_out_cry_0          Net         -        -       -         -           1         
un2_out_cry_1_0        CCU2D       CIN      In      0.000     2.652       -         
un2_out_cry_1_0        CCU2D       COUT     Out     0.143     2.795       -         
un2_out_cry_2          Net         -        -       -         -           1         
un2_out_cry_3_0        CCU2D       CIN      In      0.000     2.795       -         
un2_out_cry_3_0        CCU2D       COUT     Out     0.143     2.938       -         
un2_out_cry_4          Net         -        -       -         -           1         
un2_out_cry_5_0        CCU2D       CIN      In      0.000     2.938       -         
un2_out_cry_5_0        CCU2D       S1       Out     1.549     4.487       -         
un2_out_cry_5_0_S1     Net         -        -       -         -           1         
out[6]                 FD1S3IX     D        In      0.000     4.487       -         
====================================================================================




====================================
Detailed Report for Clock: up_down_counter|osc_clk
====================================



Starting Points with Worst Slack
********************************

                                                                                              Starting                                                              Arrival           
Instance                                                                                      Reference                   Type        Pin     Net                   Time        Slack 
                                                                                              Clock                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
count[0]                                                                                      up_down_counter|osc_clk     FD1S3DX     Q       count[0]              1.188       28.773
count[1]                                                                                      up_down_counter|osc_clk     FD1S3DX     Q       count[1]              1.180       28.781
count[2]                                                                                      up_down_counter|osc_clk     FD1S3DX     Q       count[2]              1.148       28.813
count[3]                                                                                      up_down_counter|osc_clk     FD1S3DX     Q       count[3]              1.148       28.813
count[4]                                                                                      up_down_counter|osc_clk     FD1S3DX     Q       count[4]              1.108       28.853
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.capture               up_down_counter|osc_clk     FD1P3DX     Q       capture               1.188       51.763
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.post_trig_cntr[0]     up_down_counter|osc_clk     FD1P3DX     Q       post_trig_cntr[0]     1.044       51.907
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.post_trig_cntr[1]     up_down_counter|osc_clk     FD1P3DX     Q       post_trig_cntr[1]     1.044       51.907
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.post_trig_cntr[2]     up_down_counter|osc_clk     FD1P3DX     Q       post_trig_cntr[2]     1.044       51.907
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.post_trig_cntr[3]     up_down_counter|osc_clk     FD1P3DX     Q       post_trig_cntr[3]     1.044       51.907
======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                               Starting                                                                 Required           
Instance                                                                                       Reference                   Type        Pin     Net                      Time         Slack 
                                                                                               Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.trace_din_d[0]         up_down_counter|osc_clk     FD1S3DX     D       trace_din[0]             29.961       28.773
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.trace_din_d[1]         up_down_counter|osc_clk     FD1S3DX     D       trace_din[1]             29.961       28.781
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.trace_din_d[2]         up_down_counter|osc_clk     FD1S3DX     D       trace_din[2]             29.961       28.813
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.trace_din_d[3]         up_down_counter|osc_clk     FD1S3DX     D       trace_din[3]             29.961       28.813
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.trace_din_d[4]         up_down_counter|osc_clk     FD1S3DX     D       trace_din[4]             29.961       28.853
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.post_trig_cntr[7]      up_down_counter|osc_clk     FD1P3DX     D       post_trig_cntr_s[7]      60.027       51.763
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.pre_trig_cntr[7]       up_down_counter|osc_clk     FD1P3DX     D       pre_trig_cntr_s[7]       60.027       51.763
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.tm_wr_addr_cntr[7]     up_down_counter|osc_clk     FD1P3DX     D       tm_wr_addr_cntr_s[7]     60.027       51.763
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.post_trig_cntr[5]      up_down_counter|osc_clk     FD1P3DX     D       post_trig_cntr_s[5]      60.027       51.906
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.post_trig_cntr[6]      up_down_counter|osc_clk     FD1P3DX     D       post_trig_cntr_s[6]      60.027       51.906
===========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      30.066
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.961

    - Propagation time:                      1.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 28.773

    Number of logic level(s):                0
    Starting point:                          count[0] / Q
    Ending point:                            up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.trace_din_d[0] / D
    The start point is clocked by            up_down_counter|osc_clk [falling] on pin CK
    The end   point is clocked by            up_down_counter|osc_clk [rising] on pin CK

Instance / Net                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
count[0]                                                                                   FD1S3DX     Q        Out     1.188     1.188       -         
count[0]                                                                                   Net         -        -       -         -           6         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.trace_din_d[0]     FD1S3DX     D        In      0.000     1.188       -         
========================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      30.066
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.961

    - Propagation time:                      1.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 28.781

    Number of logic level(s):                0
    Starting point:                          count[1] / Q
    Ending point:                            up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.trace_din_d[1] / D
    The start point is clocked by            up_down_counter|osc_clk [falling] on pin CK
    The end   point is clocked by            up_down_counter|osc_clk [rising] on pin CK

Instance / Net                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
count[1]                                                                                   FD1S3DX     Q        Out     1.180     1.180       -         
count[1]                                                                                   Net         -        -       -         -           5         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.trace_din_d[1]     FD1S3DX     D        In      0.000     1.180       -         
========================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      30.066
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.961

    - Propagation time:                      1.148
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 28.813

    Number of logic level(s):                0
    Starting point:                          count[2] / Q
    Ending point:                            up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.trace_din_d[2] / D
    The start point is clocked by            up_down_counter|osc_clk [falling] on pin CK
    The end   point is clocked by            up_down_counter|osc_clk [rising] on pin CK

Instance / Net                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
count[2]                                                                                   FD1S3DX     Q        Out     1.148     1.148       -         
count[2]                                                                                   Net         -        -       -         -           4         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.trace_din_d[2]     FD1S3DX     D        In      0.000     1.148       -         
========================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                            Starting                                                            Arrival           
Instance                                                                                    Reference     Type              Pin           Net                   Time        Slack 
                                                                                            Clock                                                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                   System        jtagconn16        jce2          jce2[0]               0.000       -0.671
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                   System        jtagconn16        jshift        jshift[0]             0.000       -0.671
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                   System        jtagconn16        ip_enable     ip_enable[0]          0.000       -0.471
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                   System        jtagconn16        jrstn         jrstn[0]              0.000       2.788 
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                   System        jtagconn16        jtdi          jtdi[0]               0.000       4.684 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[0]          trace_dout_int[0]     0.000       6.123 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[1]          trace_dout_int[1]     0.000       6.123 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[2]          trace_dout_int[2]     0.000       6.123 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[3]          trace_dout_int[3]     0.000       6.123 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[4]          trace_dout_int[4]     0.000       6.123 
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                     Starting                                                               Required           
Instance                                                                                             Reference     Type           Pin         Net                           Time         Slack 
                                                                                                     Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                            System        jtagconn16     er2_tdo     er2_tdo[0]                    3.805        -0.671
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.parity_calc            System        FD1P3AX        D           parity_calc_5                 6.317        0.280 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[0]              System        FD1P3AY        D           tm_crc_7[0]                   6.317        1.225 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[1]     System        FD1S3AX        D           tr_dout_bit_cnt_8_iv_i[1]     6.317        2.338 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[2]     System        FD1S3AX        D           tr_dout_bit_cnt_8[2]          6.317        2.338 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[0]              System        FD1P3AY        SP          un1_jtdo_4_i                  5.757        2.411 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[1]              System        FD1P3AY        SP          un1_jtdo_4_i                  5.757        2.411 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[2]              System        FD1P3AY        SP          un1_jtdo_4_i                  5.757        2.411 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[3]              System        FD1P3AY        SP          un1_jtdo_4_i                  5.757        2.411 
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.tm_crc[4]              System        FD1P3AY        SP          un1_jtdo_4_i                  5.757        2.411 
===============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.805
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.805

    - Propagation time:                      4.476
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.671

    Number of logic level(s):                4
    Starting point:                          up_down_counter_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            up_down_counter_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                                                       Type           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                                  jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                    Net            -           -       -         -           15        
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.capture_dr                   ORCALUT4       A           In      0.000     0.000       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.capture_dr                   ORCALUT4       Z           Out     1.354     1.354       -         
capture_dr                                                                                                 Net            -           -       -         -           28        
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.bit_cnt_RNIAAF71[1]          ORCALUT4       B           In      0.000     1.354       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.bit_cnt_RNIAAF71[1]          ORCALUT4       Z           Out     1.017     2.370       -         
g2_0_5                                                                                                     Net            -           -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.r_w_RNIA1SD6                 ORCALUT4       D           In      0.000     2.370       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.r_w_RNIA1SD6                 ORCALUT4       Z           Out     1.017     3.387       -         
g0_1                                                                                                       Net            -           -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.rd_dout_trig_RNIUO86C[0]     ORCALUT4       B           In      0.000     3.387       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.rd_dout_trig_RNIUO86C[0]     ORCALUT4       Z           Out     1.089     4.476       -         
jtdo                                                                                                       Net            -           -       -         -           2         
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                                  jtagconn16     er2_tdo     In      0.000     4.476       -         
==============================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.805
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.805

    - Propagation time:                      4.476
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.671

    Number of logic level(s):                4
    Starting point:                          up_down_counter_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            up_down_counter_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                                                       Type           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                                  jtagconn16     jshift      Out     0.000     0.000       -         
jshift[0]                                                                                                  Net            -           -       -         -           34        
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.capture_dr                   ORCALUT4       B           In      0.000     0.000       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.capture_dr                   ORCALUT4       Z           Out     1.354     1.354       -         
capture_dr                                                                                                 Net            -           -       -         -           28        
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.bit_cnt_RNIAAF71[1]          ORCALUT4       B           In      0.000     1.354       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.bit_cnt_RNIAAF71[1]          ORCALUT4       Z           Out     1.017     2.370       -         
g2_0_5                                                                                                     Net            -           -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.r_w_RNIA1SD6                 ORCALUT4       D           In      0.000     2.370       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.r_w_RNIA1SD6                 ORCALUT4       Z           Out     1.017     3.387       -         
g0_1                                                                                                       Net            -           -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.rd_dout_trig_RNIUO86C[0]     ORCALUT4       B           In      0.000     3.387       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.rd_dout_trig_RNIUO86C[0]     ORCALUT4       Z           Out     1.089     4.476       -         
jtdo                                                                                                       Net            -           -       -         -           2         
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                                  jtagconn16     er2_tdo     In      0.000     4.476       -         
==============================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.805
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.805

    - Propagation time:                      4.476
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.671

    Number of logic level(s):                4
    Starting point:                          up_down_counter_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            up_down_counter_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                                                       Type           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                                  jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                    Net            -           -       -         -           15        
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.capture_dr                   ORCALUT4       A           In      0.000     0.000       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.capture_dr                   ORCALUT4       Z           Out     1.354     1.354       -         
capture_dr                                                                                                 Net            -           -       -         -           28        
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.r_w_RNIPFBN2_1               ORCALUT4       B           In      0.000     1.354       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.r_w_RNIPFBN2_1               ORCALUT4       Z           Out     1.017     2.370       -         
r_w_RNIPFBN2_1                                                                                             Net            -           -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.r_w_RNIA1SD6                 ORCALUT4       B           In      0.000     2.370       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.r_w_RNIA1SD6                 ORCALUT4       Z           Out     1.017     3.387       -         
g0_1                                                                                                       Net            -           -       -         -           1         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.rd_dout_trig_RNIUO86C[0]     ORCALUT4       B           In      0.000     3.387       -         
up_down_counter_reveal_coretop_instance.up_down_counter_la0_inst_0.jtag_int_u.rd_dout_trig_RNIUO86C[0]     ORCALUT4       Z           Out     1.089     4.476       -         
jtdo                                                                                                       Net            -           -       -         -           2         
up_down_counter_reveal_coretop_instance.jtagconn16_inst_0                                                  jtagconn16     er2_tdo     In      0.000     4.476       -         
==============================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:05s; Memory used current: 154MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:05s; Memory used current: 154MB peak: 159MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 318 of 54912 (1%)
PIC Latch:       0
I/O cells:       9


Details:
CCU2D:          38
FD1P3AX:        138
FD1P3AY:        32
FD1P3BX:        1
FD1P3DX:        95
FD1S3AX:        8
FD1S3BX:        1
FD1S3DX:        34
FD1S3IX:        9
GSR:            2
IB:             1
INV:            12
L6MUX21:        1
OB:             8
ORCALUT4:       417
OSCH:           1
PFUMX:          20
PUR:            1
VHI:            10
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:05s; Memory used current: 34MB peak: 159MB)

Process took 0h:00m:18s realtime, 0h:00m:05s cputime
# Mon Mar 13 13:34:51 2017

###########################################################]
