// Seed: 1113147870
module module_0 (
    input  wor   id_0,
    output wire  id_1
    , id_4,
    output uwire id_2
);
  wire id_5;
  assign id_1 = id_5 || ~id_5;
endmodule
module module_1 #(
    parameter id_34 = 32'd91,
    parameter id_41 = 32'd40
) (
    input wire id_0,
    output uwire id_1,
    output tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    output wand id_5,
    output tri id_6,
    input uwire id_7,
    inout tri0 id_8,
    output wire id_9
    , _id_41,
    output tri0 id_10,
    output uwire id_11,
    output supply0 id_12,
    input wor id_13,
    input wire id_14,
    input supply0 id_15,
    output wire id_16,
    input uwire id_17,
    input wand id_18,
    input wand id_19,
    input tri1 id_20,
    input supply1 id_21,
    input uwire id_22,
    input wire id_23,
    input wire id_24,
    output wor id_25,
    output tri1 id_26,
    output supply0 id_27,
    input uwire id_28,
    output uwire id_29,
    input supply1 id_30,
    input tri id_31,
    output supply1 id_32,
    output wand id_33,
    input wire _id_34,
    output supply1 id_35,
    output supply1 id_36,
    input tri1 id_37,
    output wire id_38,
    output wand id_39
);
  assign id_12 = id_41;
  module_0 modCall_1 (
      id_19,
      id_16,
      id_36
  );
  assign modCall_1.id_1 = 0;
  logic id_42;
  wire [id_34 : -1] id_43;
  always @(posedge id_42[id_41 : (1)]) begin : LABEL_0
    if (1 && 1 == 1) begin : LABEL_1
      if (-1 && 1) assert (id_24);
    end else id_44(id_31);
  end
endmodule
