Flow report for SYS_REST
Tue May 16 17:12:27 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Flow Summary                                                            ;
+---------------------------+---------------------------------------------+
; Flow Status               ; Successful - Tue May 16 17:12:26 2017       ;
; Quartus II 64-Bit Version ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name             ; SYS_REST                                    ;
; Top-level Entity Name     ; SYS_REST                                    ;
; Family                    ; MAX V                                       ;
; Total logic elements      ; 14 / 40 ( 35 % )                            ;
; Total pins                ; 4 / 30 ( 13 % )                             ;
; Total virtual pins        ; 0                                           ;
; UFM blocks                ; 0 / 1 ( 0 % )                               ;
; Device                    ; 5M40ZM64C4                                  ;
; Timing Models             ; Final                                       ;
+---------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/16/2017 17:09:29 ;
; Main task         ; Compilation         ;
; Revision Name     ; SYS_REST            ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                         ;
+--------------------------+--------------------------------+---------------+-------------+----------------+
; Assignment Name          ; Value                          ; Default Value ; Entity Name ; Section Id     ;
+--------------------------+--------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID    ; 70787613494069.149494376901372 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT   ; Verilog Hdl                    ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL      ; ModelSim-Altera (Verilog)      ; <None>        ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY ; output_files                   ; --            ; --          ; --             ;
+--------------------------+--------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:07     ; 1.0                     ; 409 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:20     ; 1.0                     ; 954 MB              ; 00:00:03                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 363 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:16     ; 1.0                     ; 397 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 355 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:05     ; 1.0                     ; 366 MB              ; 00:00:01                           ;
; Total                     ; 00:00:53     ; --                      ; --                  ; 00:00:08                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Ilnitsky         ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; Ilnitsky         ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; Ilnitsky         ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; Ilnitsky         ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Ilnitsky         ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Ilnitsky         ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off SYS_REST -c SYS_REST
quartus_fit --read_settings_files=off --write_settings_files=off SYS_REST -c SYS_REST
quartus_asm --read_settings_files=off --write_settings_files=off SYS_REST -c SYS_REST
quartus_sta SYS_REST -c SYS_REST
quartus_eda --read_settings_files=off --write_settings_files=off SYS_REST -c SYS_REST
quartus_eda --read_settings_files=on --write_settings_files=off SYS_REST -c SYS_REST --gen_testbench



