{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747191405632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747191405633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 22:56:45 2025 " "Processing started: Tue May 13 22:56:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747191405633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747191405633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747191405633 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747191405708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747191406298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747191406298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191406327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191406327 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "71 " "The Timing Analyzer is analyzing 71 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1747191406800 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1747191406935 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191406935 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747191406962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " "create_clock -period 1.000 -name debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747191406962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name current_instruction\[0\] current_instruction\[0\] " "create_clock -period 1.000 -name current_instruction\[0\] current_instruction\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747191406962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mem_addr\[0\] mem_addr\[0\] " "create_clock -period 1.000 -name mem_addr\[0\] mem_addr\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747191406962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debug:debug1\|Y_coord\[0\] debug:debug1\|Y_coord\[0\] " "create_clock -period 1.000 -name debug:debug1\|Y_coord\[0\] debug:debug1\|Y_coord\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747191406962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debug:debug1\|X_coord\[0\] debug:debug1\|X_coord\[0\] " "create_clock -period 1.000 -name debug:debug1\|X_coord\[0\] debug:debug1\|X_coord\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747191406962 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747191406962 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux0~1\|combout " "Node \"debug1\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406971 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux0~1\|dataa " "Node \"debug1\|Mux0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406971 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747191406971 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux3~1\|combout " "Node \"debug1\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406971 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux3~1\|datad " "Node \"debug1\|Mux3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406971 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747191406971 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux1~1\|combout " "Node \"debug1\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406971 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux1~1\|dataa " "Node \"debug1\|Mux1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406971 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747191406971 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux2~1\|combout " "Node \"debug1\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406971 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux2~1\|datab " "Node \"debug1\|Mux2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406971 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747191406971 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux4~1\|combout " "Node \"debug1\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406973 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux4~1\|datab " "Node \"debug1\|Mux4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406973 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747191406973 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Selector88~18\|combout " "Node \"debug1\|Selector88~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406974 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Selector88~3\|dataa " "Node \"debug1\|Selector88~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406974 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Selector88~3\|combout " "Node \"debug1\|Selector88~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406974 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Selector88~18\|dataa " "Node \"debug1\|Selector88~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747191406974 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 132 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747191406974 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory1\|Selector124~0  from: datae  to: combout " "Cell: memory1\|Selector124~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747191406990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory1\|Selector3~0  from: datad  to: combout " "Cell: memory1\|Selector3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747191406990 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747191406990 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747191407005 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747191407008 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747191407009 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747191407018 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747191407887 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747191407887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -67.140 " "Worst-case setup slack is -67.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191407891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191407891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -67.140          -70592.172 CLOCK_50  " "  -67.140          -70592.172 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191407891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -64.597            -255.474 debug:debug1\|X_coord\[0\]  " "  -64.597            -255.474 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191407891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.787            -324.157 debug:debug1\|Y_coord\[0\]  " "  -11.787            -324.157 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191407891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.809            -206.091 mem_addr\[0\]  " "   -7.809            -206.091 mem_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191407891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.267             -26.171 current_instruction\[0\]  " "   -7.267             -26.171 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191407891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.834             -96.620 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -2.834             -96.620 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191407891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191407891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.126 " "Worst-case hold slack is -1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.126             -10.411 CLOCK_50  " "   -1.126             -10.411 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920              -2.074 debug:debug1\|Y_coord\[0\]  " "   -0.920              -2.074 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.456               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650               0.000 mem_addr\[0\]  " "    0.650               0.000 mem_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058               0.000 debug:debug1\|X_coord\[0\]  " "    1.058               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.188               0.000 current_instruction\[0\]  " "    1.188               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191408011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747191408014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747191408017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -36959.250 CLOCK_50  " "   -2.174          -36959.250 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.555            -129.842 debug:debug1\|Y_coord\[0\]  " "   -1.555            -129.842 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -19.964 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -0.394             -19.964 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.121 mem_addr\[0\]  " "   -0.064              -0.121 mem_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 current_instruction\[0\]  " "    0.138               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 debug:debug1\|X_coord\[0\]  " "    0.270               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191408020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191408020 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747191408184 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747191408184 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747191408189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747191408215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747191409717 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory1\|Selector124~0  from: datae  to: combout " "Cell: memory1\|Selector124~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747191410022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory1\|Selector3~0  from: datad  to: combout " "Cell: memory1\|Selector3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747191410022 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747191410022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747191410024 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747191410275 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747191410275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -69.125 " "Worst-case setup slack is -69.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -69.125          -66898.667 CLOCK_50  " "  -69.125          -66898.667 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -66.968            -265.010 debug:debug1\|X_coord\[0\]  " "  -66.968            -265.010 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.702            -322.899 debug:debug1\|Y_coord\[0\]  " "  -11.702            -322.899 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.792            -206.947 mem_addr\[0\]  " "   -7.792            -206.947 mem_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.187             -26.032 current_instruction\[0\]  " "   -7.187             -26.032 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.840             -95.096 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -2.840             -95.096 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191410278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.293 " "Worst-case hold slack is -1.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.293             -12.429 CLOCK_50  " "   -1.293             -12.429 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.913              -2.482 debug:debug1\|Y_coord\[0\]  " "   -0.913              -2.482 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.469               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 mem_addr\[0\]  " "    0.598               0.000 mem_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 debug:debug1\|X_coord\[0\]  " "    0.891               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 current_instruction\[0\]  " "    0.969               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191410389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747191410392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747191410394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -36941.314 CLOCK_50  " "   -2.174          -36941.314 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.525            -123.743 debug:debug1\|Y_coord\[0\]  " "   -1.525            -123.743 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -19.996 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -0.394             -19.996 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.071 mem_addr\[0\]  " "   -0.071              -0.071 mem_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 current_instruction\[0\]  " "    0.166               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 debug:debug1\|X_coord\[0\]  " "    0.247               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191410398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191410398 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747191410567 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747191410567 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747191410572 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747191410658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747191412100 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory1\|Selector124~0  from: datae  to: combout " "Cell: memory1\|Selector124~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747191412414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory1\|Selector3~0  from: datad  to: combout " "Cell: memory1\|Selector3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747191412414 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747191412414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747191412416 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747191412525 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747191412525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.311 " "Worst-case setup slack is -37.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.311          -44951.075 CLOCK_50  " "  -37.311          -44951.075 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.067            -138.375 debug:debug1\|X_coord\[0\]  " "  -35.067            -138.375 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.000            -187.634 debug:debug1\|Y_coord\[0\]  " "   -7.000            -187.634 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.329            -111.516 mem_addr\[0\]  " "   -4.329            -111.516 mem_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.204             -14.277 current_instruction\[0\]  " "   -4.204             -14.277 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.441             -45.525 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -1.441             -45.525 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191412530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.673 " "Worst-case hold slack is -0.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673              -6.008 CLOCK_50  " "   -0.673              -6.008 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490              -1.078 debug:debug1\|Y_coord\[0\]  " "   -0.490              -1.078 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.168               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 mem_addr\[0\]  " "    0.335               0.000 mem_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 debug:debug1\|X_coord\[0\]  " "    0.569               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.886               0.000 current_instruction\[0\]  " "    0.886               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191412643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747191412645 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747191412647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -36113.761 CLOCK_50  " "   -2.174          -36113.761 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.810             -40.231 debug:debug1\|Y_coord\[0\]  " "   -0.810             -40.231 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.091 mem_addr\[0\]  " "   -0.038              -0.091 mem_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.084               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 current_instruction\[0\]  " "    0.111               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 debug:debug1\|X_coord\[0\]  " "    0.316               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191412652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191412652 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747191412819 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747191412819 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747191412824 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory1\|Selector124~0  from: datae  to: combout " "Cell: memory1\|Selector124~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747191413075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory1\|Selector3~0  from: datad  to: combout " "Cell: memory1\|Selector3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747191413075 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747191413075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747191413078 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747191413196 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747191413196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -34.040 " "Worst-case setup slack is -34.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.040          -37696.872 CLOCK_50  " "  -34.040          -37696.872 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.295            -127.497 debug:debug1\|X_coord\[0\]  " "  -32.295            -127.497 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.335            -171.533 debug:debug1\|Y_coord\[0\]  " "   -6.335            -171.533 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.002            -104.499 mem_addr\[0\]  " "   -4.002            -104.499 mem_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.800             -13.012 current_instruction\[0\]  " "   -3.800             -13.012 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.280             -39.932 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -1.280             -39.932 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191413200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.816 " "Worst-case hold slack is -0.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.816              -7.739 CLOCK_50  " "   -0.816              -7.739 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439              -1.126 debug:debug1\|Y_coord\[0\]  " "   -0.439              -1.126 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.157               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 mem_addr\[0\]  " "    0.310               0.000 mem_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 debug:debug1\|X_coord\[0\]  " "    0.519               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 current_instruction\[0\]  " "    0.713               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191413315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747191413317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747191413319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -36135.555 CLOCK_50  " "   -2.174          -36135.555 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642             -29.457 debug:debug1\|Y_coord\[0\]  " "   -0.642             -29.457 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 mem_addr\[0\]  " "    0.070               0.000 mem_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.105               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 current_instruction\[0\]  " "    0.188               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 debug:debug1\|X_coord\[0\]  " "    0.335               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747191413324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747191413324 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747191413511 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747191413511 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747191414290 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747191414292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5517 " "Peak virtual memory: 5517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747191414363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 22:56:54 2025 " "Processing ended: Tue May 13 22:56:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747191414363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747191414363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747191414363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747191414363 ""}
