{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607792543478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607792543479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 14:02:23 2020 " "Processing started: Sat Dec 12 14:02:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607792543479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607792543479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calcRev1 -c calcRev1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calcRev1 -c calcRev1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607792543479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607792544196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcrev1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcrev1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcRev1-teste_calcRev1 " "Found design unit 1: calcRev1-teste_calcRev1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544911 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcRev1 " "Found entity 1: calcRev1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792544911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apostila6pag5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file apostila6pag5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apostila6pag5-testeapostila6pag5 " "Found design unit 1: apostila6pag5-testeapostila6pag5" {  } { { "apostila6pag5.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/apostila6pag5.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544916 ""} { "Info" "ISGN_ENTITY_NAME" "1 apostila6pag5 " "Found entity 1: apostila6pag5" {  } { { "apostila6pag5.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/apostila6pag5.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792544916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apostila6pag6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file apostila6pag6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apostila6pag6-testeapostila6pag6 " "Found design unit 1: apostila6pag6-testeapostila6pag6" {  } { { "apostila6pag6.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/apostila6pag6.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544921 ""} { "Info" "ISGN_ENTITY_NAME" "1 apostila6pag6 " "Found entity 1: apostila6pag6" {  } { { "apostila6pag6.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/apostila6pag6.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792544921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7segsomaunid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7segsomaunid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7segSomaUnid-teste_decod7segSomaUnid " "Found design unit 1: decod7segSomaUnid-teste_decod7segSomaUnid" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544927 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7segSomaUnid " "Found entity 1: decod7segSomaUnid" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792544927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7segsomadez2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7segsomadez2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7segSomaDez2-teste_decod7segSomaDez2 " "Found design unit 1: decod7segSomaDez2-teste_decod7segSomaDez2" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544932 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7segSomaDez2 " "Found entity 1: decod7segSomaDez2" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792544932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicacao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicacao-SYN " "Found design unit 1: multiplicacao-SYN" {  } { { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544937 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicacao " "Found entity 1: multiplicacao" {  } { { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792544937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfrequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorfrequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorFrequencia-teste_divisorFrequencia " "Found design unit 1: divisorFrequencia-teste_divisorFrequencia" {  } { { "divisorFrequencia.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/divisorFrequencia.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544942 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorFrequencia " "Found entity 1: divisorFrequencia" {  } { { "divisorFrequencia.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/divisorFrequencia.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792544942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block4 " "Found entity 1: Block4" {  } { { "Block4.bdf" "" { Schematic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/Block4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792544946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792544946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calcRev1 " "Elaborating entity \"calcRev1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607792545138 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflow calcRev1.vhd(16) " "VHDL Signal Declaration warning at calcRev1.vhd(16): used implicit default value for signal \"overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1607792545141 "|calcRev1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow_soma calcRev1.vhd(64) " "Verilog HDL or VHDL warning at calcRev1.vhd(64): object \"overflow_soma\" assigned a value but never read" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607792545141 "|calcRev1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acompanha calcRev1.vhd(78) " "VHDL Process Statement warning at calcRev1.vhd(78): inferring latch(es) for signal or variable \"acompanha\", which holds its previous value in one or more paths through the process" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607792545143 "|calcRev1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res_negativo calcRev1.vhd(78) " "VHDL Process Statement warning at calcRev1.vhd(78): inferring latch(es) for signal or variable \"res_negativo\", which holds its previous value in one or more paths through the process" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607792545143 "|calcRev1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resto calcRev1.vhd(161) " "VHDL Process Statement warning at calcRev1.vhd(161): signal \"resto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607792545144 "|calcRev1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acompanha calcRev1.vhd(169) " "VHDL Process Statement warning at calcRev1.vhd(169): signal \"acompanha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607792545145 "|calcRev1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_soma_bin calcRev1.vhd(169) " "VHDL Process Statement warning at calcRev1.vhd(169): signal \"res_soma_bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607792545145 "|calcRev1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_multi calcRev1.vhd(170) " "VHDL Process Statement warning at calcRev1.vhd(170): signal \"res_multi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607792545145 "|calcRev1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_divi_quo calcRev1.vhd(171) " "VHDL Process Statement warning at calcRev1.vhd(171): signal \"res_divi_quo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607792545145 "|calcRev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_negativo calcRev1.vhd(78) " "Inferred latch for \"res_negativo\" at calcRev1.vhd(78)" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545147 "|calcRev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acompanha\[0\] calcRev1.vhd(78) " "Inferred latch for \"acompanha\[0\]\" at calcRev1.vhd(78)" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545147 "|calcRev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acompanha\[1\] calcRev1.vhd(78) " "Inferred latch for \"acompanha\[1\]\" at calcRev1.vhd(78)" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545148 "|calcRev1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apostila6pag6 apostila6pag6:soma " "Elaborating entity \"apostila6pag6\" for hierarchy \"apostila6pag6:soma\"" {  } { { "calcRev1.vhd" "soma" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apostila6pag5 apostila6pag6:soma\|apostila6pag5:x0 " "Elaborating entity \"apostila6pag5\" for hierarchy \"apostila6pag6:soma\|apostila6pag5:x0\"" {  } { { "apostila6pag6.vhd" "x0" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/apostila6pag6.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacao multiplicacao:multi " "Elaborating entity \"multiplicacao\" for hierarchy \"multiplicacao:multi\"" {  } { { "calcRev1.vhd" "multi" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "multiplicacao.vhd" "lpm_mult_component" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792545270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplicacao:multi\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"multiplicacao:multi\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 3 " "Parameter \"lpm_widtha\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 3 " "Parameter \"lpm_widthb\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 6 " "Parameter \"lpm_widthp\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545271 ""}  } { { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607792545271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545331 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\", which is child of megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545411 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_07h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_07h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_07h " "Found entity 1: add_sub_07h" {  } { { "db/add_sub_07h.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/add_sub_07h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792545499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792545499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_07h multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_07h:auto_generated " "Elaborating entity \"add_sub_07h\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_07h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_17h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_17h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_17h " "Found entity 1: add_sub_17h" {  } { { "db/add_sub_17h.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/add_sub_17h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792545612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792545612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_17h multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_17h:auto_generated " "Elaborating entity \"add_sub_17h\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_17h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift multiplicacao:multi\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplicacao:multi\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7segSomaUnid decod7segSomaUnid:u_u " "Elaborating entity \"decod7segSomaUnid\" for hierarchy \"decod7segSomaUnid:u_u\"" {  } { { "calcRev1.vhd" "u_u" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545649 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segmentos decod7segSomaUnid.vhd(16) " "VHDL Process Statement warning at decod7segSomaUnid.vhd(16): inferring latch(es) for signal or variable \"segmentos\", which holds its previous value in one or more paths through the process" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607792545651 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[6\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[6\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545651 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[5\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[5\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545651 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[4\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[4\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545651 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[3\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[3\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545651 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[2\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[2\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545651 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[1\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[1\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545651 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[0\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[0\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545651 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7segSomaDez2 decod7segSomaDez2:u_d " "Elaborating entity \"decod7segSomaDez2\" for hierarchy \"decod7segSomaDez2:u_d\"" {  } { { "calcRev1.vhd" "u_d" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792545653 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segmentos decod7segSomaDez2.vhd(16) " "VHDL Process Statement warning at decod7segSomaDez2.vhd(16): inferring latch(es) for signal or variable \"segmentos\", which holds its previous value in one or more paths through the process" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607792545655 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[6\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[6\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545655 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[5\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[5\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545655 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[4\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[4\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545655 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[3\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[3\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545655 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[2\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[2\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545655 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[1\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[1\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545655 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[0\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[0\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792545655 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "calcRev1.vhd" "Div0" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792546399 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "calcRev1.vhd" "Mod0" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792546399 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1607792546399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792546465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792546465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792546465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792546465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792546465 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607792546465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792546549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792546549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792546573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792546573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/alt_u_div_sve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792546604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792546604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792546692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792546692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792546776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792546776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792546791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792546791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792546791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792546791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792546791 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607792546791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792546871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792546871 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decod7segSomaDez2:u_d\|segmentos\[3\] decod7segSomaDez2:u_d\|segmentos\[0\] " "Duplicate LATCH primitive \"decod7segSomaDez2:u_d\|segmentos\[3\]\" merged with LATCH primitive \"decod7segSomaDez2:u_d\|segmentos\[0\]\"" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792547265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "acompanha\[1\] acompanha\[0\] " "Duplicate LATCH primitive \"acompanha\[1\]\" merged with LATCH primitive \"acompanha\[0\]\"" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792547265 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1607792547265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_negativo\$latch " "Latch res_negativo\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547268 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE a\[3\] " "Ports ENA and PRE on the latch are fed by the same signal a\[3\]" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547268 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[0\] " "Latch decod7segSomaUnid:u_u\|segmentos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547268 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaDez2:u_d\|segmentos\[0\] " "Latch decod7segSomaDez2:u_d\|segmentos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547268 ""}  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[0\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547268 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[1\] " "Latch decod7segSomaUnid:u_u\|segmentos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547268 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaDez2:u_d\|segmentos\[1\] " "Latch decod7segSomaDez2:u_d\|segmentos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547269 ""}  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[1\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547269 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[2\] " "Latch decod7segSomaUnid:u_u\|segmentos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547269 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaDez2:u_d\|segmentos\[2\] " "Latch decod7segSomaDez2:u_d\|segmentos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547269 ""}  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[2\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547269 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[3\] " "Latch decod7segSomaUnid:u_u\|segmentos\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547270 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[3\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547270 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[4\] " "Latch decod7segSomaUnid:u_u\|segmentos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547270 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaDez2:u_d\|segmentos\[4\] " "Latch decod7segSomaDez2:u_d\|segmentos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547270 ""}  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[4\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547270 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[5\] " "Latch decod7segSomaUnid:u_u\|segmentos\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547271 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaDez2:u_d\|segmentos\[5\] " "Latch decod7segSomaDez2:u_d\|segmentos\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547271 ""}  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[5\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547271 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[6\] " "Latch decod7segSomaUnid:u_u\|segmentos\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547271 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaDez2:u_d\|segmentos\[6\] " "Latch decod7segSomaDez2:u_d\|segmentos\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sel_2 " "Ports ENA and CLR on the latch are fed by the same signal sel_2" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547271 ""}  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[6\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547272 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acompanha\[0\] " "Latch acompanha\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547272 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE a\[3\] " "Ports ENA and PRE on the latch are fed by the same signal a\[3\]" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792547272 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792547272 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "overflow GND " "Pin \"overflow\" is stuck at GND" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607792547662 "|calcRev1|overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607792547662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607792549033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792549033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792549196 "|calcRev1|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792549196 "|calcRev1|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1607792549196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "403 " "Implemented 403 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607792549197 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607792549197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "360 " "Implemented 360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607792549197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607792549197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607792549268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 14:02:29 2020 " "Processing ended: Sat Dec 12 14:02:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607792549268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607792549268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607792549268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607792549268 ""}
