// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/05/2025 17:27:18"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	sw,
	ALUResult,
	RD1,
	RD2,
	prode_register_file,
	prode_data_memory,
	display_led);
input 	clk;
input 	rst;
input 	[1:0] sw;
output 	[31:0] ALUResult;
output 	[31:0] RD1;
output 	[31:0] RD2;
output 	[31:0] prode_register_file;
output 	[31:0] prode_data_memory;
output 	[6:0] display_led;

// Design Ports Information
// rst	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[0]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[1]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[2]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[4]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[5]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[6]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[7]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[8]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[10]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[11]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[12]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[13]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[14]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[16]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[17]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[18]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[19]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[20]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[21]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[22]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[23]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[24]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[25]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[26]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[27]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[28]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[29]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[30]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[31]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[0]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[1]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[3]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[4]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[5]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[6]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[7]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[8]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[9]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[10]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[11]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[12]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[13]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[14]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[15]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[16]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[17]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[18]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[19]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[20]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[21]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[22]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[23]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[24]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[25]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[26]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[27]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[28]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[29]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[30]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[31]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[3]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[5]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[7]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[8]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[9]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[10]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[11]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[12]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[13]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[14]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[15]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[16]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[17]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[18]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[19]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[20]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[21]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[22]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[23]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[24]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[25]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[26]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[27]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[28]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[29]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[30]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[31]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[0]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[1]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[5]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[7]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[8]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[9]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[10]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[11]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[12]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[13]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[14]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[15]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[16]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[17]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[18]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[19]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[20]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[21]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[22]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[23]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[24]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[25]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[26]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[27]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[28]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[29]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[30]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[31]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[0]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[1]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[2]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[4]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[5]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[6]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[7]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[8]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[9]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[10]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[11]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[12]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[13]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[14]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[15]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[16]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[17]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[18]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[19]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[20]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[21]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[22]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[23]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[24]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[25]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[26]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[27]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[28]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[29]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[30]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_memory[31]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[0]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[1]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[2]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[3]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[4]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[5]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[6]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[0]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[1]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst~input_o ;
wire \ALUResult[0]~output_o ;
wire \ALUResult[1]~output_o ;
wire \ALUResult[2]~output_o ;
wire \ALUResult[3]~output_o ;
wire \ALUResult[4]~output_o ;
wire \ALUResult[5]~output_o ;
wire \ALUResult[6]~output_o ;
wire \ALUResult[7]~output_o ;
wire \ALUResult[8]~output_o ;
wire \ALUResult[9]~output_o ;
wire \ALUResult[10]~output_o ;
wire \ALUResult[11]~output_o ;
wire \ALUResult[12]~output_o ;
wire \ALUResult[13]~output_o ;
wire \ALUResult[14]~output_o ;
wire \ALUResult[15]~output_o ;
wire \ALUResult[16]~output_o ;
wire \ALUResult[17]~output_o ;
wire \ALUResult[18]~output_o ;
wire \ALUResult[19]~output_o ;
wire \ALUResult[20]~output_o ;
wire \ALUResult[21]~output_o ;
wire \ALUResult[22]~output_o ;
wire \ALUResult[23]~output_o ;
wire \ALUResult[24]~output_o ;
wire \ALUResult[25]~output_o ;
wire \ALUResult[26]~output_o ;
wire \ALUResult[27]~output_o ;
wire \ALUResult[28]~output_o ;
wire \ALUResult[29]~output_o ;
wire \ALUResult[30]~output_o ;
wire \ALUResult[31]~output_o ;
wire \RD1[0]~output_o ;
wire \RD1[1]~output_o ;
wire \RD1[2]~output_o ;
wire \RD1[3]~output_o ;
wire \RD1[4]~output_o ;
wire \RD1[5]~output_o ;
wire \RD1[6]~output_o ;
wire \RD1[7]~output_o ;
wire \RD1[8]~output_o ;
wire \RD1[9]~output_o ;
wire \RD1[10]~output_o ;
wire \RD1[11]~output_o ;
wire \RD1[12]~output_o ;
wire \RD1[13]~output_o ;
wire \RD1[14]~output_o ;
wire \RD1[15]~output_o ;
wire \RD1[16]~output_o ;
wire \RD1[17]~output_o ;
wire \RD1[18]~output_o ;
wire \RD1[19]~output_o ;
wire \RD1[20]~output_o ;
wire \RD1[21]~output_o ;
wire \RD1[22]~output_o ;
wire \RD1[23]~output_o ;
wire \RD1[24]~output_o ;
wire \RD1[25]~output_o ;
wire \RD1[26]~output_o ;
wire \RD1[27]~output_o ;
wire \RD1[28]~output_o ;
wire \RD1[29]~output_o ;
wire \RD1[30]~output_o ;
wire \RD1[31]~output_o ;
wire \RD2[0]~output_o ;
wire \RD2[1]~output_o ;
wire \RD2[2]~output_o ;
wire \RD2[3]~output_o ;
wire \RD2[4]~output_o ;
wire \RD2[5]~output_o ;
wire \RD2[6]~output_o ;
wire \RD2[7]~output_o ;
wire \RD2[8]~output_o ;
wire \RD2[9]~output_o ;
wire \RD2[10]~output_o ;
wire \RD2[11]~output_o ;
wire \RD2[12]~output_o ;
wire \RD2[13]~output_o ;
wire \RD2[14]~output_o ;
wire \RD2[15]~output_o ;
wire \RD2[16]~output_o ;
wire \RD2[17]~output_o ;
wire \RD2[18]~output_o ;
wire \RD2[19]~output_o ;
wire \RD2[20]~output_o ;
wire \RD2[21]~output_o ;
wire \RD2[22]~output_o ;
wire \RD2[23]~output_o ;
wire \RD2[24]~output_o ;
wire \RD2[25]~output_o ;
wire \RD2[26]~output_o ;
wire \RD2[27]~output_o ;
wire \RD2[28]~output_o ;
wire \RD2[29]~output_o ;
wire \RD2[30]~output_o ;
wire \RD2[31]~output_o ;
wire \prode_register_file[0]~output_o ;
wire \prode_register_file[1]~output_o ;
wire \prode_register_file[2]~output_o ;
wire \prode_register_file[3]~output_o ;
wire \prode_register_file[4]~output_o ;
wire \prode_register_file[5]~output_o ;
wire \prode_register_file[6]~output_o ;
wire \prode_register_file[7]~output_o ;
wire \prode_register_file[8]~output_o ;
wire \prode_register_file[9]~output_o ;
wire \prode_register_file[10]~output_o ;
wire \prode_register_file[11]~output_o ;
wire \prode_register_file[12]~output_o ;
wire \prode_register_file[13]~output_o ;
wire \prode_register_file[14]~output_o ;
wire \prode_register_file[15]~output_o ;
wire \prode_register_file[16]~output_o ;
wire \prode_register_file[17]~output_o ;
wire \prode_register_file[18]~output_o ;
wire \prode_register_file[19]~output_o ;
wire \prode_register_file[20]~output_o ;
wire \prode_register_file[21]~output_o ;
wire \prode_register_file[22]~output_o ;
wire \prode_register_file[23]~output_o ;
wire \prode_register_file[24]~output_o ;
wire \prode_register_file[25]~output_o ;
wire \prode_register_file[26]~output_o ;
wire \prode_register_file[27]~output_o ;
wire \prode_register_file[28]~output_o ;
wire \prode_register_file[29]~output_o ;
wire \prode_register_file[30]~output_o ;
wire \prode_register_file[31]~output_o ;
wire \prode_data_memory[0]~output_o ;
wire \prode_data_memory[1]~output_o ;
wire \prode_data_memory[2]~output_o ;
wire \prode_data_memory[3]~output_o ;
wire \prode_data_memory[4]~output_o ;
wire \prode_data_memory[5]~output_o ;
wire \prode_data_memory[6]~output_o ;
wire \prode_data_memory[7]~output_o ;
wire \prode_data_memory[8]~output_o ;
wire \prode_data_memory[9]~output_o ;
wire \prode_data_memory[10]~output_o ;
wire \prode_data_memory[11]~output_o ;
wire \prode_data_memory[12]~output_o ;
wire \prode_data_memory[13]~output_o ;
wire \prode_data_memory[14]~output_o ;
wire \prode_data_memory[15]~output_o ;
wire \prode_data_memory[16]~output_o ;
wire \prode_data_memory[17]~output_o ;
wire \prode_data_memory[18]~output_o ;
wire \prode_data_memory[19]~output_o ;
wire \prode_data_memory[20]~output_o ;
wire \prode_data_memory[21]~output_o ;
wire \prode_data_memory[22]~output_o ;
wire \prode_data_memory[23]~output_o ;
wire \prode_data_memory[24]~output_o ;
wire \prode_data_memory[25]~output_o ;
wire \prode_data_memory[26]~output_o ;
wire \prode_data_memory[27]~output_o ;
wire \prode_data_memory[28]~output_o ;
wire \prode_data_memory[29]~output_o ;
wire \prode_data_memory[30]~output_o ;
wire \prode_data_memory[31]~output_o ;
wire \display_led[0]~output_o ;
wire \display_led[1]~output_o ;
wire \display_led[2]~output_o ;
wire \display_led[3]~output_o ;
wire \display_led[4]~output_o ;
wire \display_led[5]~output_o ;
wire \display_led[6]~output_o ;
wire \sw[0]~input_o ;
wire \sw[1]~input_o ;
wire \u_alu|Selector31~0_combout ;
wire \Equal1~0_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \u_dm|mem~64_q ;
wire \u_dm|mem~8457_combout ;
wire \u_dm|mem~0_q ;
wire \u_dm|mem~8496_combout ;
wire \u_rf|rf[1][0]~q ;
wire \u_rf|Mux63~0_combout ;
wire \u_dm|mem~1_q ;
wire \u_rf|rf[1][1]~18_combout ;
wire \u_dm|mem~8497_combout ;
wire \u_dm|mem~65_q ;
wire \u_rf|rf[1][1]~0_combout ;
wire \u_rf|rf[1][1]~q ;
wire \u_rf|Mux62~0_combout ;
wire \u_dm|mem~66_q ;
wire \u_dm|mem~2feeder_combout ;
wire \u_dm|mem~2_q ;
wire \u_dm|mem~8456_combout ;
wire \u_rf|rf[1][2]~1_combout ;
wire \u_rf|rf[1][2]~q ;
wire \u_rf|Mux61~0_combout ;
wire \u_dm|mem~3_q ;
wire \u_dm|mem~67_q ;
wire \u_dm|mem~8458_combout ;
wire \u_rf|rf[1][3]~q ;
wire \u_rf|Mux60~0_combout ;
wire \u_dm|mem~4_q ;
wire \u_dm|mem~68_q ;
wire \u_dm|mem~8459_combout ;
wire \u_rf|rf[1][4]~q ;
wire \u_rf|Mux59~0_combout ;
wire \u_dm|mem~69_q ;
wire \u_dm|mem~5feeder_combout ;
wire \u_dm|mem~5_q ;
wire \u_dm|mem~8468_combout ;
wire \u_rf|rf[1][5]~q ;
wire \u_rf|Mux58~0_combout ;
wire \u_dm|mem~6_q ;
wire \u_dm|mem~70feeder_combout ;
wire \u_dm|mem~70_q ;
wire \u_dm|mem~8460_combout ;
wire \u_rf|rf[1][6]~q ;
wire \u_rf|Mux57~0_combout ;
wire \u_dm|mem~71_q ;
wire \u_dm|mem~7feeder_combout ;
wire \u_dm|mem~7_q ;
wire \u_dm|mem~8470_combout ;
wire \u_rf|rf[1][7]~q ;
wire \u_rf|Mux56~0_combout ;
wire \u_dm|mem~8_q ;
wire \u_dm|mem~72feeder_combout ;
wire \u_dm|mem~72_q ;
wire \u_dm|mem~8461_combout ;
wire \u_rf|rf[1][8]~q ;
wire \u_rf|Mux55~0_combout ;
wire \u_dm|mem~9_q ;
wire \u_dm|mem~73feeder_combout ;
wire \u_dm|mem~73_q ;
wire \u_dm|mem~8462_combout ;
wire \u_rf|rf[1][9]~q ;
wire \u_rf|Mux54~0_combout ;
wire \u_dm|mem~10feeder_combout ;
wire \u_dm|mem~10_q ;
wire \u_dm|mem~74_q ;
wire \u_dm|mem~8473_combout ;
wire \u_rf|rf[1][10]~q ;
wire \u_rf|Mux53~0_combout ;
wire \u_dm|mem~75_q ;
wire \u_dm|mem~11_q ;
wire \u_dm|mem~8463_combout ;
wire \u_rf|rf[1][11]~q ;
wire \u_rf|Mux52~0_combout ;
wire \u_dm|mem~76_q ;
wire \u_dm|mem~12feeder_combout ;
wire \u_dm|mem~12_q ;
wire \u_dm|mem~8475_combout ;
wire \u_rf|rf[1][12]~q ;
wire \u_rf|Mux51~0_combout ;
wire \u_dm|mem~77_q ;
wire \u_dm|mem~13feeder_combout ;
wire \u_dm|mem~13_q ;
wire \u_dm|mem~8476_combout ;
wire \u_rf|rf[1][13]~feeder_combout ;
wire \u_rf|rf[1][13]~q ;
wire \u_rf|Mux50~0_combout ;
wire \u_dm|mem~14_q ;
wire \u_dm|mem~78feeder_combout ;
wire \u_dm|mem~78_q ;
wire \u_dm|mem~8477_combout ;
wire \u_rf|rf[1][14]~feeder_combout ;
wire \u_rf|rf[1][14]~q ;
wire \u_rf|Mux49~0_combout ;
wire \u_dm|mem~15_q ;
wire \u_dm|mem~79feeder_combout ;
wire \u_dm|mem~79_q ;
wire \u_dm|mem~8478_combout ;
wire \u_rf|rf[1][15]~feeder_combout ;
wire \u_rf|rf[1][15]~q ;
wire \u_rf|Mux48~0_combout ;
wire \u_dm|mem~80_q ;
wire \u_dm|mem~16feeder_combout ;
wire \u_dm|mem~16_q ;
wire \u_dm|mem~8479_combout ;
wire \u_rf|rf[1][16]~q ;
wire \u_rf|Mux47~0_combout ;
wire \u_dm|mem~81_q ;
wire \u_dm|mem~17feeder_combout ;
wire \u_dm|mem~17_q ;
wire \u_dm|mem~8480_combout ;
wire \u_rf|rf[1][17]~q ;
wire \u_rf|Mux46~0_combout ;
wire \u_dm|mem~18_q ;
wire \u_dm|mem~82feeder_combout ;
wire \u_dm|mem~82_q ;
wire \u_dm|mem~8481_combout ;
wire \u_rf|rf[1][18]~q ;
wire \u_rf|Mux45~0_combout ;
wire \u_dm|mem~19_q ;
wire \u_dm|mem~83feeder_combout ;
wire \u_dm|mem~83_q ;
wire \u_dm|mem~8482_combout ;
wire \u_rf|rf[1][19]~q ;
wire \u_rf|Mux44~0_combout ;
wire \u_dm|mem~20_q ;
wire \u_dm|mem~84feeder_combout ;
wire \u_dm|mem~84_q ;
wire \u_dm|mem~8483_combout ;
wire \u_rf|rf[1][20]~feeder_combout ;
wire \u_rf|rf[1][20]~q ;
wire \u_rf|Mux43~0_combout ;
wire \u_dm|mem~21_q ;
wire \u_dm|mem~85feeder_combout ;
wire \u_dm|mem~85_q ;
wire \u_dm|mem~8484_combout ;
wire \u_rf|rf[1][21]~feeder_combout ;
wire \u_rf|rf[1][21]~q ;
wire \u_rf|Mux42~0_combout ;
wire \u_dm|mem~86feeder_combout ;
wire \u_dm|mem~86_q ;
wire \u_dm|mem~22_q ;
wire \u_dm|mem~8485_combout ;
wire \u_rf|rf[1][22]~q ;
wire \u_rf|Mux41~0_combout ;
wire \u_dm|mem~23_q ;
wire \u_dm|mem~87feeder_combout ;
wire \u_dm|mem~87_q ;
wire \u_dm|mem~8486_combout ;
wire \u_rf|rf[1][23]~q ;
wire \u_rf|Mux40~0_combout ;
wire \u_dm|mem~24_q ;
wire \u_dm|mem~88feeder_combout ;
wire \u_dm|mem~88_q ;
wire \u_dm|mem~8487_combout ;
wire \u_rf|rf[1][24]~q ;
wire \u_rf|Mux39~0_combout ;
wire \u_dm|mem~89feeder_combout ;
wire \u_dm|mem~89_q ;
wire \u_dm|mem~25_q ;
wire \u_dm|mem~8488_combout ;
wire \u_rf|rf[1][25]~q ;
wire \u_rf|Mux38~0_combout ;
wire \u_dm|mem~90_q ;
wire \u_dm|mem~26feeder_combout ;
wire \u_dm|mem~26_q ;
wire \u_dm|mem~8489_combout ;
wire \u_rf|rf[1][26]~q ;
wire \u_rf|Mux37~0_combout ;
wire \u_dm|mem~91_q ;
wire \u_dm|mem~27feeder_combout ;
wire \u_dm|mem~27_q ;
wire \u_dm|mem~8490_combout ;
wire \u_rf|rf[1][27]~q ;
wire \u_rf|Mux36~0_combout ;
wire \u_dm|mem~92_q ;
wire \u_dm|mem~28feeder_combout ;
wire \u_dm|mem~28_q ;
wire \u_dm|mem~8491_combout ;
wire \u_rf|rf[1][28]~q ;
wire \u_rf|Mux35~0_combout ;
wire \u_dm|mem~93_q ;
wire \u_dm|mem~29feeder_combout ;
wire \u_dm|mem~29_q ;
wire \u_dm|mem~8492_combout ;
wire \u_rf|rf[1][29]~q ;
wire \u_rf|Mux34~0_combout ;
wire \u_dm|mem~94_q ;
wire \u_dm|mem~30feeder_combout ;
wire \u_dm|mem~30_q ;
wire \u_dm|mem~8493_combout ;
wire \u_rf|rf[1][30]~q ;
wire \u_rf|Mux33~0_combout ;
wire \u_dm|mem~95_q ;
wire \u_dm|mem~31feeder_combout ;
wire \u_dm|mem~31_q ;
wire \u_dm|mem~8494_combout ;
wire \u_rf|rf[1][31]~q ;
wire \u_rf|Mux32~0_combout ;
wire \u_dm|mem~8464_combout ;
wire \u_dm|mem~8495_combout ;
wire \u_dm|mem~8465_combout ;
wire \u_dm|mem~8466_combout ;
wire \u_dm|mem~8467_combout ;
wire \u_dm|mem~8469_combout ;
wire \u_dm|mem~8471_combout ;
wire \u_dm|mem~8472_combout ;
wire \u_dm|mem~8474_combout ;
wire \u_disp|WideOr6~0_combout ;
wire \u_disp|WideOr5~0_combout ;
wire \u_disp|WideOr4~0_combout ;
wire \u_disp|WideOr3~0_combout ;
wire \u_disp|WideOr2~0_combout ;
wire \u_disp|WideOr1~0_combout ;
wire \u_disp|WideOr0~0_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \ALUResult[0]~output (
	.i(\u_alu|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[0]~output .bus_hold = "false";
defparam \ALUResult[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \ALUResult[1]~output (
	.i(\Equal1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[1]~output .bus_hold = "false";
defparam \ALUResult[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \ALUResult[2]~output (
	.i(\u_alu|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[2]~output .bus_hold = "false";
defparam \ALUResult[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \ALUResult[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[3]~output .bus_hold = "false";
defparam \ALUResult[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \ALUResult[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[4]~output .bus_hold = "false";
defparam \ALUResult[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \ALUResult[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[5]~output .bus_hold = "false";
defparam \ALUResult[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \ALUResult[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[6]~output .bus_hold = "false";
defparam \ALUResult[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \ALUResult[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[7]~output .bus_hold = "false";
defparam \ALUResult[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \ALUResult[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[8]~output .bus_hold = "false";
defparam \ALUResult[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \ALUResult[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[9]~output .bus_hold = "false";
defparam \ALUResult[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \ALUResult[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[10]~output .bus_hold = "false";
defparam \ALUResult[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \ALUResult[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[11]~output .bus_hold = "false";
defparam \ALUResult[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \ALUResult[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[12]~output .bus_hold = "false";
defparam \ALUResult[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \ALUResult[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[13]~output .bus_hold = "false";
defparam \ALUResult[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \ALUResult[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[14]~output .bus_hold = "false";
defparam \ALUResult[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \ALUResult[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[15]~output .bus_hold = "false";
defparam \ALUResult[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \ALUResult[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[16]~output .bus_hold = "false";
defparam \ALUResult[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \ALUResult[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[17]~output .bus_hold = "false";
defparam \ALUResult[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \ALUResult[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[18]~output .bus_hold = "false";
defparam \ALUResult[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \ALUResult[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[19]~output .bus_hold = "false";
defparam \ALUResult[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \ALUResult[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[20]~output .bus_hold = "false";
defparam \ALUResult[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \ALUResult[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[21]~output .bus_hold = "false";
defparam \ALUResult[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \ALUResult[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[22]~output .bus_hold = "false";
defparam \ALUResult[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \ALUResult[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[23]~output .bus_hold = "false";
defparam \ALUResult[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \ALUResult[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[24]~output .bus_hold = "false";
defparam \ALUResult[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \ALUResult[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[25]~output .bus_hold = "false";
defparam \ALUResult[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \ALUResult[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[26]~output .bus_hold = "false";
defparam \ALUResult[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \ALUResult[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[27]~output .bus_hold = "false";
defparam \ALUResult[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \ALUResult[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[28]~output .bus_hold = "false";
defparam \ALUResult[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \ALUResult[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[29]~output .bus_hold = "false";
defparam \ALUResult[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \ALUResult[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[30]~output .bus_hold = "false";
defparam \ALUResult[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \ALUResult[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[31]~output .bus_hold = "false";
defparam \ALUResult[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \RD1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[0]~output .bus_hold = "false";
defparam \RD1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \RD1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[1]~output .bus_hold = "false";
defparam \RD1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \RD1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[2]~output .bus_hold = "false";
defparam \RD1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \RD1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[3]~output .bus_hold = "false";
defparam \RD1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \RD1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[4]~output .bus_hold = "false";
defparam \RD1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \RD1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[5]~output .bus_hold = "false";
defparam \RD1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \RD1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[6]~output .bus_hold = "false";
defparam \RD1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \RD1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[7]~output .bus_hold = "false";
defparam \RD1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \RD1[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[8]~output .bus_hold = "false";
defparam \RD1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \RD1[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[9]~output .bus_hold = "false";
defparam \RD1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \RD1[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[10]~output .bus_hold = "false";
defparam \RD1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \RD1[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[11]~output .bus_hold = "false";
defparam \RD1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \RD1[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[12]~output .bus_hold = "false";
defparam \RD1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \RD1[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[13]~output .bus_hold = "false";
defparam \RD1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \RD1[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[14]~output .bus_hold = "false";
defparam \RD1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \RD1[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[15]~output .bus_hold = "false";
defparam \RD1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \RD1[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[16]~output .bus_hold = "false";
defparam \RD1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \RD1[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[17]~output .bus_hold = "false";
defparam \RD1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \RD1[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[18]~output .bus_hold = "false";
defparam \RD1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \RD1[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[19]~output .bus_hold = "false";
defparam \RD1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \RD1[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[20]~output .bus_hold = "false";
defparam \RD1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \RD1[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[21]~output .bus_hold = "false";
defparam \RD1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \RD1[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[22]~output .bus_hold = "false";
defparam \RD1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \RD1[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[23]~output .bus_hold = "false";
defparam \RD1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \RD1[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[24]~output .bus_hold = "false";
defparam \RD1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \RD1[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[25]~output .bus_hold = "false";
defparam \RD1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \RD1[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[26]~output .bus_hold = "false";
defparam \RD1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \RD1[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[27]~output .bus_hold = "false";
defparam \RD1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \RD1[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[28]~output .bus_hold = "false";
defparam \RD1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \RD1[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[29]~output .bus_hold = "false";
defparam \RD1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \RD1[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[30]~output .bus_hold = "false";
defparam \RD1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \RD1[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[31]~output .bus_hold = "false";
defparam \RD1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \RD2[0]~output (
	.i(\u_rf|Mux63~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[0]~output .bus_hold = "false";
defparam \RD2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \RD2[1]~output (
	.i(\u_rf|Mux62~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[1]~output .bus_hold = "false";
defparam \RD2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \RD2[2]~output (
	.i(\u_rf|Mux61~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[2]~output .bus_hold = "false";
defparam \RD2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \RD2[3]~output (
	.i(\u_rf|Mux60~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[3]~output .bus_hold = "false";
defparam \RD2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \RD2[4]~output (
	.i(\u_rf|Mux59~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[4]~output .bus_hold = "false";
defparam \RD2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \RD2[5]~output (
	.i(\u_rf|Mux58~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[5]~output .bus_hold = "false";
defparam \RD2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \RD2[6]~output (
	.i(\u_rf|Mux57~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[6]~output .bus_hold = "false";
defparam \RD2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \RD2[7]~output (
	.i(\u_rf|Mux56~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[7]~output .bus_hold = "false";
defparam \RD2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \RD2[8]~output (
	.i(\u_rf|Mux55~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[8]~output .bus_hold = "false";
defparam \RD2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \RD2[9]~output (
	.i(\u_rf|Mux54~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[9]~output .bus_hold = "false";
defparam \RD2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \RD2[10]~output (
	.i(\u_rf|Mux53~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[10]~output .bus_hold = "false";
defparam \RD2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \RD2[11]~output (
	.i(\u_rf|Mux52~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[11]~output .bus_hold = "false";
defparam \RD2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \RD2[12]~output (
	.i(\u_rf|Mux51~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[12]~output .bus_hold = "false";
defparam \RD2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \RD2[13]~output (
	.i(\u_rf|Mux50~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[13]~output .bus_hold = "false";
defparam \RD2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \RD2[14]~output (
	.i(\u_rf|Mux49~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[14]~output .bus_hold = "false";
defparam \RD2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \RD2[15]~output (
	.i(\u_rf|Mux48~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[15]~output .bus_hold = "false";
defparam \RD2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \RD2[16]~output (
	.i(\u_rf|Mux47~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[16]~output .bus_hold = "false";
defparam \RD2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \RD2[17]~output (
	.i(\u_rf|Mux46~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[17]~output .bus_hold = "false";
defparam \RD2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \RD2[18]~output (
	.i(\u_rf|Mux45~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[18]~output .bus_hold = "false";
defparam \RD2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \RD2[19]~output (
	.i(\u_rf|Mux44~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[19]~output .bus_hold = "false";
defparam \RD2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \RD2[20]~output (
	.i(\u_rf|Mux43~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[20]~output .bus_hold = "false";
defparam \RD2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \RD2[21]~output (
	.i(\u_rf|Mux42~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[21]~output .bus_hold = "false";
defparam \RD2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \RD2[22]~output (
	.i(\u_rf|Mux41~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[22]~output .bus_hold = "false";
defparam \RD2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \RD2[23]~output (
	.i(\u_rf|Mux40~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[23]~output .bus_hold = "false";
defparam \RD2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \RD2[24]~output (
	.i(\u_rf|Mux39~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[24]~output .bus_hold = "false";
defparam \RD2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \RD2[25]~output (
	.i(\u_rf|Mux38~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[25]~output .bus_hold = "false";
defparam \RD2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \RD2[26]~output (
	.i(\u_rf|Mux37~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[26]~output .bus_hold = "false";
defparam \RD2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \RD2[27]~output (
	.i(\u_rf|Mux36~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[27]~output .bus_hold = "false";
defparam \RD2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \RD2[28]~output (
	.i(\u_rf|Mux35~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[28]~output .bus_hold = "false";
defparam \RD2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \RD2[29]~output (
	.i(\u_rf|Mux34~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[29]~output .bus_hold = "false";
defparam \RD2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \RD2[30]~output (
	.i(\u_rf|Mux33~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[30]~output .bus_hold = "false";
defparam \RD2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \RD2[31]~output (
	.i(\u_rf|Mux32~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[31]~output .bus_hold = "false";
defparam \RD2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \prode_register_file[0]~output (
	.i(\u_rf|Mux63~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[0]~output .bus_hold = "false";
defparam \prode_register_file[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \prode_register_file[1]~output (
	.i(\u_rf|Mux62~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[1]~output .bus_hold = "false";
defparam \prode_register_file[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \prode_register_file[2]~output (
	.i(\u_rf|Mux61~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[2]~output .bus_hold = "false";
defparam \prode_register_file[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \prode_register_file[3]~output (
	.i(\u_rf|Mux60~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[3]~output .bus_hold = "false";
defparam \prode_register_file[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \prode_register_file[4]~output (
	.i(\u_rf|Mux59~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[4]~output .bus_hold = "false";
defparam \prode_register_file[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \prode_register_file[5]~output (
	.i(\u_rf|Mux58~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[5]~output .bus_hold = "false";
defparam \prode_register_file[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \prode_register_file[6]~output (
	.i(\u_rf|Mux57~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[6]~output .bus_hold = "false";
defparam \prode_register_file[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \prode_register_file[7]~output (
	.i(\u_rf|Mux56~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[7]~output .bus_hold = "false";
defparam \prode_register_file[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \prode_register_file[8]~output (
	.i(\u_rf|Mux55~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[8]~output .bus_hold = "false";
defparam \prode_register_file[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \prode_register_file[9]~output (
	.i(\u_rf|Mux54~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[9]~output .bus_hold = "false";
defparam \prode_register_file[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \prode_register_file[10]~output (
	.i(\u_rf|Mux53~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[10]~output .bus_hold = "false";
defparam \prode_register_file[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \prode_register_file[11]~output (
	.i(\u_rf|Mux52~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[11]~output .bus_hold = "false";
defparam \prode_register_file[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \prode_register_file[12]~output (
	.i(\u_rf|Mux51~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[12]~output .bus_hold = "false";
defparam \prode_register_file[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \prode_register_file[13]~output (
	.i(\u_rf|Mux50~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[13]~output .bus_hold = "false";
defparam \prode_register_file[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \prode_register_file[14]~output (
	.i(\u_rf|Mux49~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[14]~output .bus_hold = "false";
defparam \prode_register_file[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \prode_register_file[15]~output (
	.i(\u_rf|Mux48~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[15]~output .bus_hold = "false";
defparam \prode_register_file[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \prode_register_file[16]~output (
	.i(\u_rf|Mux47~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[16]~output .bus_hold = "false";
defparam \prode_register_file[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \prode_register_file[17]~output (
	.i(\u_rf|Mux46~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[17]~output .bus_hold = "false";
defparam \prode_register_file[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \prode_register_file[18]~output (
	.i(\u_rf|Mux45~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[18]~output .bus_hold = "false";
defparam \prode_register_file[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \prode_register_file[19]~output (
	.i(\u_rf|Mux44~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[19]~output .bus_hold = "false";
defparam \prode_register_file[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \prode_register_file[20]~output (
	.i(\u_rf|Mux43~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[20]~output .bus_hold = "false";
defparam \prode_register_file[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \prode_register_file[21]~output (
	.i(\u_rf|Mux42~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[21]~output .bus_hold = "false";
defparam \prode_register_file[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \prode_register_file[22]~output (
	.i(\u_rf|Mux41~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[22]~output .bus_hold = "false";
defparam \prode_register_file[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \prode_register_file[23]~output (
	.i(\u_rf|Mux40~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[23]~output .bus_hold = "false";
defparam \prode_register_file[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \prode_register_file[24]~output (
	.i(\u_rf|Mux39~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[24]~output .bus_hold = "false";
defparam \prode_register_file[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \prode_register_file[25]~output (
	.i(\u_rf|Mux38~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[25]~output .bus_hold = "false";
defparam \prode_register_file[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \prode_register_file[26]~output (
	.i(\u_rf|Mux37~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[26]~output .bus_hold = "false";
defparam \prode_register_file[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \prode_register_file[27]~output (
	.i(\u_rf|Mux36~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[27]~output .bus_hold = "false";
defparam \prode_register_file[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \prode_register_file[28]~output (
	.i(\u_rf|Mux35~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[28]~output .bus_hold = "false";
defparam \prode_register_file[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \prode_register_file[29]~output (
	.i(\u_rf|Mux34~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[29]~output .bus_hold = "false";
defparam \prode_register_file[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \prode_register_file[30]~output (
	.i(\u_rf|Mux33~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[30]~output .bus_hold = "false";
defparam \prode_register_file[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \prode_register_file[31]~output (
	.i(\u_rf|Mux32~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[31]~output .bus_hold = "false";
defparam \prode_register_file[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \prode_data_memory[0]~output (
	.i(\u_dm|mem~8464_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[0]~output .bus_hold = "false";
defparam \prode_data_memory[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \prode_data_memory[1]~output (
	.i(\u_dm|mem~8495_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[1]~output .bus_hold = "false";
defparam \prode_data_memory[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \prode_data_memory[2]~output (
	.i(\u_dm|mem~8465_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[2]~output .bus_hold = "false";
defparam \prode_data_memory[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \prode_data_memory[3]~output (
	.i(\u_dm|mem~8466_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[3]~output .bus_hold = "false";
defparam \prode_data_memory[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \prode_data_memory[4]~output (
	.i(\u_dm|mem~8467_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[4]~output .bus_hold = "false";
defparam \prode_data_memory[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \prode_data_memory[5]~output (
	.i(\u_dm|mem~8468_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[5]~output .bus_hold = "false";
defparam \prode_data_memory[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \prode_data_memory[6]~output (
	.i(\u_dm|mem~8469_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[6]~output .bus_hold = "false";
defparam \prode_data_memory[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \prode_data_memory[7]~output (
	.i(\u_dm|mem~8470_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[7]~output .bus_hold = "false";
defparam \prode_data_memory[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \prode_data_memory[8]~output (
	.i(\u_dm|mem~8471_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[8]~output .bus_hold = "false";
defparam \prode_data_memory[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \prode_data_memory[9]~output (
	.i(\u_dm|mem~8472_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[9]~output .bus_hold = "false";
defparam \prode_data_memory[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \prode_data_memory[10]~output (
	.i(\u_dm|mem~8473_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[10]~output .bus_hold = "false";
defparam \prode_data_memory[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \prode_data_memory[11]~output (
	.i(\u_dm|mem~8474_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[11]~output .bus_hold = "false";
defparam \prode_data_memory[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \prode_data_memory[12]~output (
	.i(\u_dm|mem~8475_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[12]~output .bus_hold = "false";
defparam \prode_data_memory[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \prode_data_memory[13]~output (
	.i(\u_dm|mem~8476_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[13]~output .bus_hold = "false";
defparam \prode_data_memory[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \prode_data_memory[14]~output (
	.i(\u_dm|mem~8477_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[14]~output .bus_hold = "false";
defparam \prode_data_memory[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \prode_data_memory[15]~output (
	.i(\u_dm|mem~8478_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[15]~output .bus_hold = "false";
defparam \prode_data_memory[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \prode_data_memory[16]~output (
	.i(\u_dm|mem~8479_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[16]~output .bus_hold = "false";
defparam \prode_data_memory[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \prode_data_memory[17]~output (
	.i(\u_dm|mem~8480_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[17]~output .bus_hold = "false";
defparam \prode_data_memory[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \prode_data_memory[18]~output (
	.i(\u_dm|mem~8481_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[18]~output .bus_hold = "false";
defparam \prode_data_memory[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \prode_data_memory[19]~output (
	.i(\u_dm|mem~8482_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[19]~output .bus_hold = "false";
defparam \prode_data_memory[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \prode_data_memory[20]~output (
	.i(\u_dm|mem~8483_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[20]~output .bus_hold = "false";
defparam \prode_data_memory[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \prode_data_memory[21]~output (
	.i(\u_dm|mem~8484_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[21]~output .bus_hold = "false";
defparam \prode_data_memory[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \prode_data_memory[22]~output (
	.i(\u_dm|mem~8485_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[22]~output .bus_hold = "false";
defparam \prode_data_memory[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \prode_data_memory[23]~output (
	.i(\u_dm|mem~8486_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[23]~output .bus_hold = "false";
defparam \prode_data_memory[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \prode_data_memory[24]~output (
	.i(\u_dm|mem~8487_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[24]~output .bus_hold = "false";
defparam \prode_data_memory[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \prode_data_memory[25]~output (
	.i(\u_dm|mem~8488_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[25]~output .bus_hold = "false";
defparam \prode_data_memory[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \prode_data_memory[26]~output (
	.i(\u_dm|mem~8489_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[26]~output .bus_hold = "false";
defparam \prode_data_memory[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \prode_data_memory[27]~output (
	.i(\u_dm|mem~8490_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[27]~output .bus_hold = "false";
defparam \prode_data_memory[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \prode_data_memory[28]~output (
	.i(\u_dm|mem~8491_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[28]~output .bus_hold = "false";
defparam \prode_data_memory[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \prode_data_memory[29]~output (
	.i(\u_dm|mem~8492_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[29]~output .bus_hold = "false";
defparam \prode_data_memory[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \prode_data_memory[30]~output (
	.i(\u_dm|mem~8493_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[30]~output .bus_hold = "false";
defparam \prode_data_memory[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \prode_data_memory[31]~output (
	.i(\u_dm|mem~8494_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_memory[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_memory[31]~output .bus_hold = "false";
defparam \prode_data_memory[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \display_led[0]~output (
	.i(!\u_disp|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[0]~output .bus_hold = "false";
defparam \display_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \display_led[1]~output (
	.i(\u_disp|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[1]~output .bus_hold = "false";
defparam \display_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \display_led[2]~output (
	.i(\u_disp|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[2]~output .bus_hold = "false";
defparam \display_led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \display_led[3]~output (
	.i(\u_disp|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[3]~output .bus_hold = "false";
defparam \display_led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \display_led[4]~output (
	.i(\u_disp|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[4]~output .bus_hold = "false";
defparam \display_led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \display_led[5]~output (
	.i(\u_disp|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[5]~output .bus_hold = "false";
defparam \display_led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \display_led[6]~output (
	.i(\u_disp|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[6]~output .bus_hold = "false";
defparam \display_led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \sw[0]~input (
	.i(sw[0]),
	.ibar(gnd),
	.o(\sw[0]~input_o ));
// synopsys translate_off
defparam \sw[0]~input .bus_hold = "false";
defparam \sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N22
cycloneive_io_ibuf \sw[1]~input (
	.i(sw[1]),
	.ibar(gnd),
	.o(\sw[1]~input_o ));
// synopsys translate_off
defparam \sw[1]~input .bus_hold = "false";
defparam \sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y66_N22
cycloneive_lcell_comb \u_alu|Selector31~0 (
// Equation(s):
// \u_alu|Selector31~0_combout  = (\sw[0]~input_o  & !\sw[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\u_alu|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_alu|Selector31~0 .lut_mask = 16'h00F0;
defparam \u_alu|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N6
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\sw[0]~input_o  & \sw[1]~input_o )

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h4444;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X5_Y65_N27
dffeas \u_dm|mem~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~64 .is_wysiwyg = "true";
defparam \u_dm|mem~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y66_N28
cycloneive_lcell_comb \u_dm|mem~8457 (
// Equation(s):
// \u_dm|mem~8457_combout  = \sw[0]~input_o  $ (!\sw[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\u_dm|mem~8457_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8457 .lut_mask = 16'hF00F;
defparam \u_dm|mem~8457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N5
dffeas \u_dm|mem~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_rf|Mux63~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~0 .is_wysiwyg = "true";
defparam \u_dm|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N12
cycloneive_lcell_comb \u_dm|mem~8496 (
// Equation(s):
// \u_dm|mem~8496_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & ((!\u_dm|mem~0_q ))) # (!\sw[0]~input_o  & (!\u_dm|mem~64_q )))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & ((!\u_dm|mem~0_q ))))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\u_dm|mem~64_q ),
	.datad(\u_dm|mem~0_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8496_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8496 .lut_mask = 16'h029B;
defparam \u_dm|mem~8496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y65_N13
dffeas \u_rf|rf[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8496_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][0] .is_wysiwyg = "true";
defparam \u_rf|rf[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N26
cycloneive_lcell_comb \u_rf|Mux63~0 (
// Equation(s):
// \u_rf|Mux63~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & !\u_rf|rf[1][0]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][0]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux63~0 .lut_mask = 16'h0050;
defparam \u_rf|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N3
dffeas \u_dm|mem~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_rf|Mux62~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~1 .is_wysiwyg = "true";
defparam \u_dm|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N10
cycloneive_lcell_comb \u_rf|rf[1][1]~18 (
// Equation(s):
// \u_rf|rf[1][1]~18_combout  = (!\sw[0]~input_o  & \sw[1]~input_o )

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\u_rf|rf[1][1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|rf[1][1]~18 .lut_mask = 16'h3300;
defparam \u_rf|rf[1][1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N24
cycloneive_lcell_comb \u_dm|mem~8497 (
// Equation(s):
// \u_dm|mem~8497_combout  = !\u_rf|Mux62~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux62~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~8497_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8497 .lut_mask = 16'h00FF;
defparam \u_dm|mem~8497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N25
dffeas \u_dm|mem~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8497_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~65 .is_wysiwyg = "true";
defparam \u_dm|mem~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N0
cycloneive_lcell_comb \u_rf|rf[1][1]~0 (
// Equation(s):
// \u_rf|rf[1][1]~0_combout  = (\u_dm|mem~8457_combout  & ((\u_dm|mem~1_q ) # ((\u_rf|rf[1][1]~18_combout )))) # (!\u_dm|mem~8457_combout  & (((\u_rf|rf[1][1]~18_combout  & !\u_dm|mem~65_q ))))

	.dataa(\u_dm|mem~8457_combout ),
	.datab(\u_dm|mem~1_q ),
	.datac(\u_rf|rf[1][1]~18_combout ),
	.datad(\u_dm|mem~65_q ),
	.cin(gnd),
	.combout(\u_rf|rf[1][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|rf[1][1]~0 .lut_mask = 16'hA8F8;
defparam \u_rf|rf[1][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N1
dffeas \u_rf|rf[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|rf[1][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][1] .is_wysiwyg = "true";
defparam \u_rf|rf[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N14
cycloneive_lcell_comb \u_rf|Mux62~0 (
// Equation(s):
// \u_rf|Mux62~0_combout  = (\sw[1]~input_o  & (!\sw[0]~input_o )) # (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][1]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\u_rf|rf[1][1]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux62~0 .lut_mask = 16'h6622;
defparam \u_rf|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y65_N9
dffeas \u_dm|mem~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_rf|Mux61~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~66 .is_wysiwyg = "true";
defparam \u_dm|mem~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N18
cycloneive_lcell_comb \u_dm|mem~2feeder (
// Equation(s):
// \u_dm|mem~2feeder_combout  = \u_rf|Mux61~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux61~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~2feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N19
dffeas \u_dm|mem~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~2 .is_wysiwyg = "true";
defparam \u_dm|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N2
cycloneive_lcell_comb \u_dm|mem~8456 (
// Equation(s):
// \u_dm|mem~8456_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & ((\u_dm|mem~2_q ))) # (!\sw[0]~input_o  & (\u_dm|mem~66_q )))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & ((\u_dm|mem~2_q ))))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\u_dm|mem~66_q ),
	.datad(\u_dm|mem~2_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8456_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8456 .lut_mask = 16'hB920;
defparam \u_dm|mem~8456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N28
cycloneive_lcell_comb \u_rf|rf[1][2]~1 (
// Equation(s):
// \u_rf|rf[1][2]~1_combout  = (\u_alu|Selector31~0_combout ) # (\u_dm|mem~8456_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_alu|Selector31~0_combout ),
	.datad(\u_dm|mem~8456_combout ),
	.cin(gnd),
	.combout(\u_rf|rf[1][2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|rf[1][2]~1 .lut_mask = 16'hFFF0;
defparam \u_rf|rf[1][2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y65_N29
dffeas \u_rf|rf[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|rf[1][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][2] .is_wysiwyg = "true";
defparam \u_rf|rf[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N24
cycloneive_lcell_comb \u_rf|Mux61~0 (
// Equation(s):
// \u_rf|Mux61~0_combout  = (\sw[1]~input_o  & (!\sw[0]~input_o )) # (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][2]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][2]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux61~0 .lut_mask = 16'h5A0A;
defparam \u_rf|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N25
dffeas \u_dm|mem~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_rf|Mux60~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~3 .is_wysiwyg = "true";
defparam \u_dm|mem~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y65_N7
dffeas \u_dm|mem~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~67 .is_wysiwyg = "true";
defparam \u_dm|mem~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N18
cycloneive_lcell_comb \u_dm|mem~8458 (
// Equation(s):
// \u_dm|mem~8458_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & (\u_dm|mem~3_q )) # (!\sw[0]~input_o  & ((\u_dm|mem~67_q ))))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & (\u_dm|mem~3_q )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\u_dm|mem~3_q ),
	.datad(\u_dm|mem~67_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8458_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8458 .lut_mask = 16'hB290;
defparam \u_dm|mem~8458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y65_N19
dffeas \u_rf|rf[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8458_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][3] .is_wysiwyg = "true";
defparam \u_rf|rf[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N6
cycloneive_lcell_comb \u_rf|Mux60~0 (
// Equation(s):
// \u_rf|Mux60~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][3]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][3]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux60~0 .lut_mask = 16'h5000;
defparam \u_rf|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y65_N25
dffeas \u_dm|mem~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_rf|Mux59~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~4 .is_wysiwyg = "true";
defparam \u_dm|mem~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y65_N21
dffeas \u_dm|mem~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~68 .is_wysiwyg = "true";
defparam \u_dm|mem~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N16
cycloneive_lcell_comb \u_dm|mem~8459 (
// Equation(s):
// \u_dm|mem~8459_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & (\u_dm|mem~4_q )) # (!\sw[0]~input_o  & ((\u_dm|mem~68_q ))))) # (!\sw[1]~input_o  & (\u_dm|mem~4_q  & (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\u_dm|mem~4_q ),
	.datac(\sw[0]~input_o ),
	.datad(\u_dm|mem~68_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8459_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8459 .lut_mask = 16'h8E84;
defparam \u_dm|mem~8459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y65_N17
dffeas \u_rf|rf[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8459_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][4] .is_wysiwyg = "true";
defparam \u_rf|rf[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N20
cycloneive_lcell_comb \u_rf|Mux59~0 (
// Equation(s):
// \u_rf|Mux59~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][4]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][4]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux59~0 .lut_mask = 16'h5000;
defparam \u_rf|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N9
dffeas \u_dm|mem~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~69 .is_wysiwyg = "true";
defparam \u_dm|mem~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N24
cycloneive_lcell_comb \u_dm|mem~5feeder (
// Equation(s):
// \u_dm|mem~5feeder_combout  = \u_rf|Mux58~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux58~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~5feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N25
dffeas \u_dm|mem~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~5 .is_wysiwyg = "true";
defparam \u_dm|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N20
cycloneive_lcell_comb \u_dm|mem~8468 (
// Equation(s):
// \u_dm|mem~8468_combout  = (\sw[0]~input_o  & (((\sw[1]~input_o  & \u_dm|mem~5_q )))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & (\u_dm|mem~69_q )) # (!\sw[1]~input_o  & ((\u_dm|mem~5_q )))))

	.dataa(\sw[0]~input_o ),
	.datab(\u_dm|mem~69_q ),
	.datac(\sw[1]~input_o ),
	.datad(\u_dm|mem~5_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8468_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8468 .lut_mask = 16'hE540;
defparam \u_dm|mem~8468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N21
dffeas \u_rf|rf[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8468_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][5] .is_wysiwyg = "true";
defparam \u_rf|rf[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N8
cycloneive_lcell_comb \u_rf|Mux58~0 (
// Equation(s):
// \u_rf|Mux58~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][5]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][5]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux58~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y65_N7
dffeas \u_dm|mem~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_rf|Mux57~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~6 .is_wysiwyg = "true";
defparam \u_dm|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N4
cycloneive_lcell_comb \u_dm|mem~70feeder (
// Equation(s):
// \u_dm|mem~70feeder_combout  = \u_rf|Mux57~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux57~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~70feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y65_N5
dffeas \u_dm|mem~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~70 .is_wysiwyg = "true";
defparam \u_dm|mem~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y65_N28
cycloneive_lcell_comb \u_dm|mem~8460 (
// Equation(s):
// \u_dm|mem~8460_combout  = (\sw[0]~input_o  & (\u_dm|mem~6_q  & ((\sw[1]~input_o )))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & ((\u_dm|mem~70_q ))) # (!\sw[1]~input_o  & (\u_dm|mem~6_q ))))

	.dataa(\u_dm|mem~6_q ),
	.datab(\sw[0]~input_o ),
	.datac(\u_dm|mem~70_q ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\u_dm|mem~8460_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8460 .lut_mask = 16'hB822;
defparam \u_dm|mem~8460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y65_N29
dffeas \u_rf|rf[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8460_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][6] .is_wysiwyg = "true";
defparam \u_rf|rf[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y65_N14
cycloneive_lcell_comb \u_rf|Mux57~0 (
// Equation(s):
// \u_rf|Mux57~0_combout  = (\sw[0]~input_o  & (!\sw[1]~input_o  & \u_rf|rf[1][6]~q ))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\sw[1]~input_o ),
	.datad(\u_rf|rf[1][6]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux57~0 .lut_mask = 16'h0C00;
defparam \u_rf|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N15
dffeas \u_dm|mem~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~71 .is_wysiwyg = "true";
defparam \u_dm|mem~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N18
cycloneive_lcell_comb \u_dm|mem~7feeder (
// Equation(s):
// \u_dm|mem~7feeder_combout  = \u_rf|Mux56~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux56~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~7feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N19
dffeas \u_dm|mem~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~7 .is_wysiwyg = "true";
defparam \u_dm|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N10
cycloneive_lcell_comb \u_dm|mem~8470 (
// Equation(s):
// \u_dm|mem~8470_combout  = (\sw[0]~input_o  & (\sw[1]~input_o  & ((\u_dm|mem~7_q )))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & (\u_dm|mem~71_q )) # (!\sw[1]~input_o  & ((\u_dm|mem~7_q )))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~71_q ),
	.datad(\u_dm|mem~7_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8470_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8470 .lut_mask = 16'hD940;
defparam \u_dm|mem~8470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N11
dffeas \u_rf|rf[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8470_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][7] .is_wysiwyg = "true";
defparam \u_rf|rf[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N14
cycloneive_lcell_comb \u_rf|Mux56~0 (
// Equation(s):
// \u_rf|Mux56~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][7]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][7]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux56~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N23
dffeas \u_dm|mem~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_rf|Mux55~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~8 .is_wysiwyg = "true";
defparam \u_dm|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N4
cycloneive_lcell_comb \u_dm|mem~72feeder (
// Equation(s):
// \u_dm|mem~72feeder_combout  = \u_rf|Mux55~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux55~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~72feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~72feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~72feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N5
dffeas \u_dm|mem~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~72 .is_wysiwyg = "true";
defparam \u_dm|mem~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N0
cycloneive_lcell_comb \u_dm|mem~8461 (
// Equation(s):
// \u_dm|mem~8461_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & (\u_dm|mem~8_q )) # (!\sw[0]~input_o  & ((\u_dm|mem~72_q ))))) # (!\sw[1]~input_o  & (\u_dm|mem~8_q  & (!\sw[0]~input_o )))

	.dataa(\u_dm|mem~8_q ),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_dm|mem~72_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8461_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8461 .lut_mask = 16'h8E82;
defparam \u_dm|mem~8461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N1
dffeas \u_rf|rf[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8461_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][8] .is_wysiwyg = "true";
defparam \u_rf|rf[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N8
cycloneive_lcell_comb \u_rf|Mux55~0 (
// Equation(s):
// \u_rf|Mux55~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][8]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][8]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux55~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N13
dffeas \u_dm|mem~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_rf|Mux54~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~9 .is_wysiwyg = "true";
defparam \u_dm|mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N26
cycloneive_lcell_comb \u_dm|mem~73feeder (
// Equation(s):
// \u_dm|mem~73feeder_combout  = \u_rf|Mux54~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux54~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~73feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N27
dffeas \u_dm|mem~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~73 .is_wysiwyg = "true";
defparam \u_dm|mem~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N6
cycloneive_lcell_comb \u_dm|mem~8462 (
// Equation(s):
// \u_dm|mem~8462_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & (\u_dm|mem~9_q )) # (!\sw[0]~input_o  & ((\u_dm|mem~73_q ))))) # (!\sw[1]~input_o  & (\u_dm|mem~9_q  & (!\sw[0]~input_o )))

	.dataa(\u_dm|mem~9_q ),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_dm|mem~73_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8462_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8462 .lut_mask = 16'h8E82;
defparam \u_dm|mem~8462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N7
dffeas \u_rf|rf[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8462_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][9] .is_wysiwyg = "true";
defparam \u_rf|rf[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N14
cycloneive_lcell_comb \u_rf|Mux54~0 (
// Equation(s):
// \u_rf|Mux54~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][9]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][9]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux54~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N20
cycloneive_lcell_comb \u_dm|mem~10feeder (
// Equation(s):
// \u_dm|mem~10feeder_combout  = \u_rf|Mux53~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux53~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~10feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N21
dffeas \u_dm|mem~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~10 .is_wysiwyg = "true";
defparam \u_dm|mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y65_N13
dffeas \u_dm|mem~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~74 .is_wysiwyg = "true";
defparam \u_dm|mem~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N0
cycloneive_lcell_comb \u_dm|mem~8473 (
// Equation(s):
// \u_dm|mem~8473_combout  = (\sw[0]~input_o  & (\sw[1]~input_o  & (\u_dm|mem~10_q ))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & ((\u_dm|mem~74_q ))) # (!\sw[1]~input_o  & (\u_dm|mem~10_q ))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~10_q ),
	.datad(\u_dm|mem~74_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8473_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8473 .lut_mask = 16'hD490;
defparam \u_dm|mem~8473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N1
dffeas \u_rf|rf[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8473_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][10] .is_wysiwyg = "true";
defparam \u_rf|rf[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N12
cycloneive_lcell_comb \u_rf|Mux53~0 (
// Equation(s):
// \u_rf|Mux53~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][10]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][10]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux53~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N7
dffeas \u_dm|mem~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~75 .is_wysiwyg = "true";
defparam \u_dm|mem~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y65_N27
dffeas \u_dm|mem~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_rf|Mux52~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~11 .is_wysiwyg = "true";
defparam \u_dm|mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N2
cycloneive_lcell_comb \u_dm|mem~8463 (
// Equation(s):
// \u_dm|mem~8463_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & ((\u_dm|mem~11_q ))) # (!\sw[0]~input_o  & (\u_dm|mem~75_q )))) # (!\sw[1]~input_o  & (((!\sw[0]~input_o  & \u_dm|mem~11_q ))))

	.dataa(\u_dm|mem~75_q ),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_dm|mem~11_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8463_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8463 .lut_mask = 16'hCB08;
defparam \u_dm|mem~8463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N3
dffeas \u_rf|rf[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8463_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][11] .is_wysiwyg = "true";
defparam \u_rf|rf[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N6
cycloneive_lcell_comb \u_rf|Mux52~0 (
// Equation(s):
// \u_rf|Mux52~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][11]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][11]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux52~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N29
dffeas \u_dm|mem~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~76 .is_wysiwyg = "true";
defparam \u_dm|mem~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N2
cycloneive_lcell_comb \u_dm|mem~12feeder (
// Equation(s):
// \u_dm|mem~12feeder_combout  = \u_rf|Mux51~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux51~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~12feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N3
dffeas \u_dm|mem~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~12 .is_wysiwyg = "true";
defparam \u_dm|mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N24
cycloneive_lcell_comb \u_dm|mem~8475 (
// Equation(s):
// \u_dm|mem~8475_combout  = (\sw[0]~input_o  & (((\sw[1]~input_o  & \u_dm|mem~12_q )))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & (\u_dm|mem~76_q )) # (!\sw[1]~input_o  & ((\u_dm|mem~12_q )))))

	.dataa(\sw[0]~input_o ),
	.datab(\u_dm|mem~76_q ),
	.datac(\sw[1]~input_o ),
	.datad(\u_dm|mem~12_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8475_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8475 .lut_mask = 16'hE540;
defparam \u_dm|mem~8475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N25
dffeas \u_rf|rf[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8475_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][12] .is_wysiwyg = "true";
defparam \u_rf|rf[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N28
cycloneive_lcell_comb \u_rf|Mux51~0 (
// Equation(s):
// \u_rf|Mux51~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][12]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][12]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux51~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y66_N19
dffeas \u_dm|mem~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~77 .is_wysiwyg = "true";
defparam \u_dm|mem~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y66_N8
cycloneive_lcell_comb \u_dm|mem~13feeder (
// Equation(s):
// \u_dm|mem~13feeder_combout  = \u_rf|Mux50~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux50~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~13feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y66_N9
dffeas \u_dm|mem~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~13 .is_wysiwyg = "true";
defparam \u_dm|mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y66_N2
cycloneive_lcell_comb \u_dm|mem~8476 (
// Equation(s):
// \u_dm|mem~8476_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & ((\u_dm|mem~13_q ))) # (!\sw[0]~input_o  & (\u_dm|mem~77_q )))) # (!\sw[1]~input_o  & (((!\sw[0]~input_o  & \u_dm|mem~13_q ))))

	.dataa(\sw[1]~input_o ),
	.datab(\u_dm|mem~77_q ),
	.datac(\sw[0]~input_o ),
	.datad(\u_dm|mem~13_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8476_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8476 .lut_mask = 16'hAD08;
defparam \u_dm|mem~8476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y66_N28
cycloneive_lcell_comb \u_rf|rf[1][13]~feeder (
// Equation(s):
// \u_rf|rf[1][13]~feeder_combout  = \u_dm|mem~8476_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_dm|mem~8476_combout ),
	.cin(gnd),
	.combout(\u_rf|rf[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|rf[1][13]~feeder .lut_mask = 16'hFF00;
defparam \u_rf|rf[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y66_N29
dffeas \u_rf|rf[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|rf[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][13] .is_wysiwyg = "true";
defparam \u_rf|rf[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y66_N18
cycloneive_lcell_comb \u_rf|Mux50~0 (
// Equation(s):
// \u_rf|Mux50~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][13]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][13]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux50~0 .lut_mask = 16'h5000;
defparam \u_rf|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y66_N29
dffeas \u_dm|mem~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~14 .is_wysiwyg = "true";
defparam \u_dm|mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y66_N28
cycloneive_lcell_comb \u_dm|mem~78feeder (
// Equation(s):
// \u_dm|mem~78feeder_combout  = \u_rf|Mux49~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux49~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~78feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y66_N29
dffeas \u_dm|mem~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~78 .is_wysiwyg = "true";
defparam \u_dm|mem~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y66_N20
cycloneive_lcell_comb \u_dm|mem~8477 (
// Equation(s):
// \u_dm|mem~8477_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & (\u_dm|mem~14_q )) # (!\sw[0]~input_o  & ((\u_dm|mem~78_q ))))) # (!\sw[1]~input_o  & (\u_dm|mem~14_q  & (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\u_dm|mem~14_q ),
	.datac(\sw[0]~input_o ),
	.datad(\u_dm|mem~78_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8477_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8477 .lut_mask = 16'h8E84;
defparam \u_dm|mem~8477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y66_N16
cycloneive_lcell_comb \u_rf|rf[1][14]~feeder (
// Equation(s):
// \u_rf|rf[1][14]~feeder_combout  = \u_dm|mem~8477_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_dm|mem~8477_combout ),
	.cin(gnd),
	.combout(\u_rf|rf[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|rf[1][14]~feeder .lut_mask = 16'hFF00;
defparam \u_rf|rf[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y66_N17
dffeas \u_rf|rf[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|rf[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][14] .is_wysiwyg = "true";
defparam \u_rf|rf[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y66_N28
cycloneive_lcell_comb \u_rf|Mux49~0 (
// Equation(s):
// \u_rf|Mux49~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][14]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][14]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux49~0 .lut_mask = 16'h5000;
defparam \u_rf|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y66_N13
dffeas \u_dm|mem~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~15 .is_wysiwyg = "true";
defparam \u_dm|mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y66_N24
cycloneive_lcell_comb \u_dm|mem~79feeder (
// Equation(s):
// \u_dm|mem~79feeder_combout  = \u_rf|Mux48~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux48~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~79feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y66_N25
dffeas \u_dm|mem~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~79 .is_wysiwyg = "true";
defparam \u_dm|mem~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y66_N18
cycloneive_lcell_comb \u_dm|mem~8478 (
// Equation(s):
// \u_dm|mem~8478_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & (\u_dm|mem~15_q )) # (!\sw[0]~input_o  & ((\u_dm|mem~79_q ))))) # (!\sw[1]~input_o  & (\u_dm|mem~15_q  & (!\sw[0]~input_o )))

	.dataa(\u_dm|mem~15_q ),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_dm|mem~79_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8478_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8478 .lut_mask = 16'h8E82;
defparam \u_dm|mem~8478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y66_N16
cycloneive_lcell_comb \u_rf|rf[1][15]~feeder (
// Equation(s):
// \u_rf|rf[1][15]~feeder_combout  = \u_dm|mem~8478_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_dm|mem~8478_combout ),
	.cin(gnd),
	.combout(\u_rf|rf[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|rf[1][15]~feeder .lut_mask = 16'hFF00;
defparam \u_rf|rf[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y66_N17
dffeas \u_rf|rf[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|rf[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][15] .is_wysiwyg = "true";
defparam \u_rf|rf[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y66_N12
cycloneive_lcell_comb \u_rf|Mux48~0 (
// Equation(s):
// \u_rf|Mux48~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][15]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][15]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux48~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N23
dffeas \u_dm|mem~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~80 .is_wysiwyg = "true";
defparam \u_dm|mem~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N28
cycloneive_lcell_comb \u_dm|mem~16feeder (
// Equation(s):
// \u_dm|mem~16feeder_combout  = \u_rf|Mux47~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux47~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~16feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N29
dffeas \u_dm|mem~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~16 .is_wysiwyg = "true";
defparam \u_dm|mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N18
cycloneive_lcell_comb \u_dm|mem~8479 (
// Equation(s):
// \u_dm|mem~8479_combout  = (\sw[0]~input_o  & (\sw[1]~input_o  & ((\u_dm|mem~16_q )))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & (\u_dm|mem~80_q )) # (!\sw[1]~input_o  & ((\u_dm|mem~16_q )))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~80_q ),
	.datad(\u_dm|mem~16_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8479_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8479 .lut_mask = 16'hD940;
defparam \u_dm|mem~8479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N19
dffeas \u_rf|rf[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8479_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][16] .is_wysiwyg = "true";
defparam \u_rf|rf[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N22
cycloneive_lcell_comb \u_rf|Mux47~0 (
// Equation(s):
// \u_rf|Mux47~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][16]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][16]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux47~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y65_N15
dffeas \u_dm|mem~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~81 .is_wysiwyg = "true";
defparam \u_dm|mem~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N26
cycloneive_lcell_comb \u_dm|mem~17feeder (
// Equation(s):
// \u_dm|mem~17feeder_combout  = \u_rf|Mux46~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux46~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~17feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N27
dffeas \u_dm|mem~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~17 .is_wysiwyg = "true";
defparam \u_dm|mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N10
cycloneive_lcell_comb \u_dm|mem~8480 (
// Equation(s):
// \u_dm|mem~8480_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & ((\u_dm|mem~17_q ))) # (!\sw[0]~input_o  & (\u_dm|mem~81_q )))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & ((\u_dm|mem~17_q ))))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\u_dm|mem~81_q ),
	.datad(\u_dm|mem~17_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8480_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8480 .lut_mask = 16'hB920;
defparam \u_dm|mem~8480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y65_N11
dffeas \u_rf|rf[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8480_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][17] .is_wysiwyg = "true";
defparam \u_rf|rf[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N14
cycloneive_lcell_comb \u_rf|Mux46~0 (
// Equation(s):
// \u_rf|Mux46~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][17]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][17]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux46~0 .lut_mask = 16'h5000;
defparam \u_rf|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y66_N23
dffeas \u_dm|mem~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_rf|Mux45~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~18 .is_wysiwyg = "true";
defparam \u_dm|mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y66_N14
cycloneive_lcell_comb \u_dm|mem~82feeder (
// Equation(s):
// \u_dm|mem~82feeder_combout  = \u_rf|Mux45~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux45~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~82feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y66_N15
dffeas \u_dm|mem~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~82 .is_wysiwyg = "true";
defparam \u_dm|mem~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y66_N22
cycloneive_lcell_comb \u_dm|mem~8481 (
// Equation(s):
// \u_dm|mem~8481_combout  = (\sw[0]~input_o  & (\sw[1]~input_o  & (\u_dm|mem~18_q ))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & ((\u_dm|mem~82_q ))) # (!\sw[1]~input_o  & (\u_dm|mem~18_q ))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~18_q ),
	.datad(\u_dm|mem~82_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8481_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8481 .lut_mask = 16'hD490;
defparam \u_dm|mem~8481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y66_N5
dffeas \u_rf|rf[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_dm|mem~8481_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][18] .is_wysiwyg = "true";
defparam \u_rf|rf[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y66_N4
cycloneive_lcell_comb \u_rf|Mux45~0 (
// Equation(s):
// \u_rf|Mux45~0_combout  = (\sw[0]~input_o  & (\u_rf|rf[1][18]~q  & !\sw[1]~input_o ))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\u_rf|rf[1][18]~q ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\u_rf|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux45~0 .lut_mask = 16'h00C0;
defparam \u_rf|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y66_N27
dffeas \u_dm|mem~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_rf|Mux44~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~19 .is_wysiwyg = "true";
defparam \u_dm|mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y66_N6
cycloneive_lcell_comb \u_dm|mem~83feeder (
// Equation(s):
// \u_dm|mem~83feeder_combout  = \u_rf|Mux44~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux44~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~83feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y66_N7
dffeas \u_dm|mem~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~83 .is_wysiwyg = "true";
defparam \u_dm|mem~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y66_N26
cycloneive_lcell_comb \u_dm|mem~8482 (
// Equation(s):
// \u_dm|mem~8482_combout  = (\sw[0]~input_o  & (\sw[1]~input_o  & (\u_dm|mem~19_q ))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & ((\u_dm|mem~83_q ))) # (!\sw[1]~input_o  & (\u_dm|mem~19_q ))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~19_q ),
	.datad(\u_dm|mem~83_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8482_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8482 .lut_mask = 16'hD490;
defparam \u_dm|mem~8482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y66_N31
dffeas \u_rf|rf[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_dm|mem~8482_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][19] .is_wysiwyg = "true";
defparam \u_rf|rf[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y66_N30
cycloneive_lcell_comb \u_rf|Mux44~0 (
// Equation(s):
// \u_rf|Mux44~0_combout  = (\sw[0]~input_o  & (\u_rf|rf[1][19]~q  & !\sw[1]~input_o ))

	.dataa(\sw[0]~input_o ),
	.datab(gnd),
	.datac(\u_rf|rf[1][19]~q ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\u_rf|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux44~0 .lut_mask = 16'h00A0;
defparam \u_rf|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y66_N15
dffeas \u_dm|mem~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~20 .is_wysiwyg = "true";
defparam \u_dm|mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y66_N4
cycloneive_lcell_comb \u_dm|mem~84feeder (
// Equation(s):
// \u_dm|mem~84feeder_combout  = \u_rf|Mux43~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux43~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~84feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y66_N5
dffeas \u_dm|mem~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~84 .is_wysiwyg = "true";
defparam \u_dm|mem~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y66_N6
cycloneive_lcell_comb \u_dm|mem~8483 (
// Equation(s):
// \u_dm|mem~8483_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & (\u_dm|mem~20_q )) # (!\sw[0]~input_o  & ((\u_dm|mem~84_q ))))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & (\u_dm|mem~20_q )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\u_dm|mem~20_q ),
	.datad(\u_dm|mem~84_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8483_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8483 .lut_mask = 16'hB290;
defparam \u_dm|mem~8483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y66_N18
cycloneive_lcell_comb \u_rf|rf[1][20]~feeder (
// Equation(s):
// \u_rf|rf[1][20]~feeder_combout  = \u_dm|mem~8483_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_dm|mem~8483_combout ),
	.cin(gnd),
	.combout(\u_rf|rf[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|rf[1][20]~feeder .lut_mask = 16'hFF00;
defparam \u_rf|rf[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y66_N19
dffeas \u_rf|rf[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|rf[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][20] .is_wysiwyg = "true";
defparam \u_rf|rf[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y66_N14
cycloneive_lcell_comb \u_rf|Mux43~0 (
// Equation(s):
// \u_rf|Mux43~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][20]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][20]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux43~0 .lut_mask = 16'h5000;
defparam \u_rf|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y66_N15
dffeas \u_dm|mem~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~21 .is_wysiwyg = "true";
defparam \u_dm|mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y66_N4
cycloneive_lcell_comb \u_dm|mem~85feeder (
// Equation(s):
// \u_dm|mem~85feeder_combout  = \u_rf|Mux42~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux42~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~85feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y66_N5
dffeas \u_dm|mem~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~85 .is_wysiwyg = "true";
defparam \u_dm|mem~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y66_N24
cycloneive_lcell_comb \u_dm|mem~8484 (
// Equation(s):
// \u_dm|mem~8484_combout  = (\sw[0]~input_o  & (\sw[1]~input_o  & (\u_dm|mem~21_q ))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & ((\u_dm|mem~85_q ))) # (!\sw[1]~input_o  & (\u_dm|mem~21_q ))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~21_q ),
	.datad(\u_dm|mem~85_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8484_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8484 .lut_mask = 16'hD490;
defparam \u_dm|mem~8484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y66_N20
cycloneive_lcell_comb \u_rf|rf[1][21]~feeder (
// Equation(s):
// \u_rf|rf[1][21]~feeder_combout  = \u_dm|mem~8484_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_dm|mem~8484_combout ),
	.cin(gnd),
	.combout(\u_rf|rf[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|rf[1][21]~feeder .lut_mask = 16'hFF00;
defparam \u_rf|rf[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y66_N21
dffeas \u_rf|rf[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|rf[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][21] .is_wysiwyg = "true";
defparam \u_rf|rf[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y66_N14
cycloneive_lcell_comb \u_rf|Mux42~0 (
// Equation(s):
// \u_rf|Mux42~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][21]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][21]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux42~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N16
cycloneive_lcell_comb \u_dm|mem~86feeder (
// Equation(s):
// \u_dm|mem~86feeder_combout  = \u_rf|Mux41~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux41~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~86feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N17
dffeas \u_dm|mem~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~86 .is_wysiwyg = "true";
defparam \u_dm|mem~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y65_N29
dffeas \u_dm|mem~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~22 .is_wysiwyg = "true";
defparam \u_dm|mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N6
cycloneive_lcell_comb \u_dm|mem~8485 (
// Equation(s):
// \u_dm|mem~8485_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & ((\u_dm|mem~22_q ))) # (!\sw[0]~input_o  & (\u_dm|mem~86_q )))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & ((\u_dm|mem~22_q ))))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\u_dm|mem~86_q ),
	.datad(\u_dm|mem~22_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8485_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8485 .lut_mask = 16'hB920;
defparam \u_dm|mem~8485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N7
dffeas \u_rf|rf[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8485_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][22] .is_wysiwyg = "true";
defparam \u_rf|rf[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N28
cycloneive_lcell_comb \u_rf|Mux41~0 (
// Equation(s):
// \u_rf|Mux41~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][22]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\u_rf|rf[1][22]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux41~0 .lut_mask = 16'h4400;
defparam \u_rf|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N9
dffeas \u_dm|mem~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_rf|Mux40~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~23 .is_wysiwyg = "true";
defparam \u_dm|mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N30
cycloneive_lcell_comb \u_dm|mem~87feeder (
// Equation(s):
// \u_dm|mem~87feeder_combout  = \u_rf|Mux40~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux40~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~87feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N31
dffeas \u_dm|mem~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~87 .is_wysiwyg = "true";
defparam \u_dm|mem~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N8
cycloneive_lcell_comb \u_dm|mem~8486 (
// Equation(s):
// \u_dm|mem~8486_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & (\u_dm|mem~23_q )) # (!\sw[0]~input_o  & ((\u_dm|mem~87_q ))))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & (\u_dm|mem~23_q )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\u_dm|mem~23_q ),
	.datad(\u_dm|mem~87_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8486_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8486 .lut_mask = 16'hB290;
defparam \u_dm|mem~8486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N5
dffeas \u_rf|rf[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_dm|mem~8486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][23] .is_wysiwyg = "true";
defparam \u_rf|rf[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N4
cycloneive_lcell_comb \u_rf|Mux40~0 (
// Equation(s):
// \u_rf|Mux40~0_combout  = (\sw[0]~input_o  & (\u_rf|rf[1][23]~q  & !\sw[1]~input_o ))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\u_rf|rf[1][23]~q ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\u_rf|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux40~0 .lut_mask = 16'h00C0;
defparam \u_rf|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N23
dffeas \u_dm|mem~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~24 .is_wysiwyg = "true";
defparam \u_dm|mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N22
cycloneive_lcell_comb \u_dm|mem~88feeder (
// Equation(s):
// \u_dm|mem~88feeder_combout  = \u_rf|Mux39~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux39~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~88feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N23
dffeas \u_dm|mem~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~88 .is_wysiwyg = "true";
defparam \u_dm|mem~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N30
cycloneive_lcell_comb \u_dm|mem~8487 (
// Equation(s):
// \u_dm|mem~8487_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & (\u_dm|mem~24_q )) # (!\sw[0]~input_o  & ((\u_dm|mem~88_q ))))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & (\u_dm|mem~24_q )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\u_dm|mem~24_q ),
	.datad(\u_dm|mem~88_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8487_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8487 .lut_mask = 16'hB290;
defparam \u_dm|mem~8487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N11
dffeas \u_rf|rf[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_dm|mem~8487_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][24] .is_wysiwyg = "true";
defparam \u_rf|rf[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N22
cycloneive_lcell_comb \u_rf|Mux39~0 (
// Equation(s):
// \u_rf|Mux39~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][24]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\u_rf|rf[1][24]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux39~0 .lut_mask = 16'h4400;
defparam \u_rf|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N0
cycloneive_lcell_comb \u_dm|mem~89feeder (
// Equation(s):
// \u_dm|mem~89feeder_combout  = \u_rf|Mux38~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux38~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~89feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N1
dffeas \u_dm|mem~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~89 .is_wysiwyg = "true";
defparam \u_dm|mem~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y65_N13
dffeas \u_dm|mem~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~25 .is_wysiwyg = "true";
defparam \u_dm|mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N16
cycloneive_lcell_comb \u_dm|mem~8488 (
// Equation(s):
// \u_dm|mem~8488_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & ((\u_dm|mem~25_q ))) # (!\sw[0]~input_o  & (\u_dm|mem~89_q )))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & ((\u_dm|mem~25_q ))))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\u_dm|mem~89_q ),
	.datad(\u_dm|mem~25_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8488_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8488 .lut_mask = 16'hB920;
defparam \u_dm|mem~8488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N17
dffeas \u_rf|rf[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][25] .is_wysiwyg = "true";
defparam \u_rf|rf[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N12
cycloneive_lcell_comb \u_rf|Mux38~0 (
// Equation(s):
// \u_rf|Mux38~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][25]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\u_rf|rf[1][25]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux38~0 .lut_mask = 16'h4400;
defparam \u_rf|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N9
dffeas \u_dm|mem~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~90 .is_wysiwyg = "true";
defparam \u_dm|mem~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y65_N24
cycloneive_lcell_comb \u_dm|mem~26feeder (
// Equation(s):
// \u_dm|mem~26feeder_combout  = \u_rf|Mux37~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux37~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~26feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~26feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~26feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y65_N25
dffeas \u_dm|mem~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~26 .is_wysiwyg = "true";
defparam \u_dm|mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N16
cycloneive_lcell_comb \u_dm|mem~8489 (
// Equation(s):
// \u_dm|mem~8489_combout  = (\sw[0]~input_o  & (((\sw[1]~input_o  & \u_dm|mem~26_q )))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & (\u_dm|mem~90_q )) # (!\sw[1]~input_o  & ((\u_dm|mem~26_q )))))

	.dataa(\sw[0]~input_o ),
	.datab(\u_dm|mem~90_q ),
	.datac(\sw[1]~input_o ),
	.datad(\u_dm|mem~26_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8489_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8489 .lut_mask = 16'hE540;
defparam \u_dm|mem~8489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N17
dffeas \u_rf|rf[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8489_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][26] .is_wysiwyg = "true";
defparam \u_rf|rf[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N8
cycloneive_lcell_comb \u_rf|Mux37~0 (
// Equation(s):
// \u_rf|Mux37~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][26]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][26]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux37~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N15
dffeas \u_dm|mem~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~91 .is_wysiwyg = "true";
defparam \u_dm|mem~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y65_N6
cycloneive_lcell_comb \u_dm|mem~27feeder (
// Equation(s):
// \u_dm|mem~27feeder_combout  = \u_rf|Mux36~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux36~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~27feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~27feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~27feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y65_N7
dffeas \u_dm|mem~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~27 .is_wysiwyg = "true";
defparam \u_dm|mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N2
cycloneive_lcell_comb \u_dm|mem~8490 (
// Equation(s):
// \u_dm|mem~8490_combout  = (\sw[0]~input_o  & (\sw[1]~input_o  & ((\u_dm|mem~27_q )))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & (\u_dm|mem~91_q )) # (!\sw[1]~input_o  & ((\u_dm|mem~27_q )))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~91_q ),
	.datad(\u_dm|mem~27_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8490_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8490 .lut_mask = 16'hD940;
defparam \u_dm|mem~8490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N3
dffeas \u_rf|rf[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8490_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][27] .is_wysiwyg = "true";
defparam \u_rf|rf[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N14
cycloneive_lcell_comb \u_rf|Mux36~0 (
// Equation(s):
// \u_rf|Mux36~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][27]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][27]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux36~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N21
dffeas \u_dm|mem~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~92 .is_wysiwyg = "true";
defparam \u_dm|mem~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y65_N28
cycloneive_lcell_comb \u_dm|mem~28feeder (
// Equation(s):
// \u_dm|mem~28feeder_combout  = \u_rf|Mux35~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux35~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~28feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~28feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~28feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y65_N29
dffeas \u_dm|mem~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~28 .is_wysiwyg = "true";
defparam \u_dm|mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N12
cycloneive_lcell_comb \u_dm|mem~8491 (
// Equation(s):
// \u_dm|mem~8491_combout  = (\sw[0]~input_o  & (\sw[1]~input_o  & ((\u_dm|mem~28_q )))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & (\u_dm|mem~92_q )) # (!\sw[1]~input_o  & ((\u_dm|mem~28_q )))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~92_q ),
	.datad(\u_dm|mem~28_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8491_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8491 .lut_mask = 16'hD940;
defparam \u_dm|mem~8491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N13
dffeas \u_rf|rf[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8491_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][28] .is_wysiwyg = "true";
defparam \u_rf|rf[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N20
cycloneive_lcell_comb \u_rf|Mux35~0 (
// Equation(s):
// \u_rf|Mux35~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][28]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][28]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux35~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N31
dffeas \u_dm|mem~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~93 .is_wysiwyg = "true";
defparam \u_dm|mem~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y65_N22
cycloneive_lcell_comb \u_dm|mem~29feeder (
// Equation(s):
// \u_dm|mem~29feeder_combout  = \u_rf|Mux34~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux34~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~29feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~29feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~29feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y65_N23
dffeas \u_dm|mem~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~29 .is_wysiwyg = "true";
defparam \u_dm|mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N18
cycloneive_lcell_comb \u_dm|mem~8492 (
// Equation(s):
// \u_dm|mem~8492_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & ((\u_dm|mem~29_q ))) # (!\sw[0]~input_o  & (\u_dm|mem~93_q )))) # (!\sw[1]~input_o  & (((!\sw[0]~input_o  & \u_dm|mem~29_q ))))

	.dataa(\u_dm|mem~93_q ),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_dm|mem~29_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8492_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8492 .lut_mask = 16'hCB08;
defparam \u_dm|mem~8492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N19
dffeas \u_rf|rf[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8492_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][29] .is_wysiwyg = "true";
defparam \u_rf|rf[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N30
cycloneive_lcell_comb \u_rf|Mux34~0 (
// Equation(s):
// \u_rf|Mux34~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][29]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][29]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux34~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N29
dffeas \u_dm|mem~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~94 .is_wysiwyg = "true";
defparam \u_dm|mem~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y65_N4
cycloneive_lcell_comb \u_dm|mem~30feeder (
// Equation(s):
// \u_dm|mem~30feeder_combout  = \u_rf|Mux33~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux33~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~30feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y65_N5
dffeas \u_dm|mem~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~30 .is_wysiwyg = "true";
defparam \u_dm|mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N4
cycloneive_lcell_comb \u_dm|mem~8493 (
// Equation(s):
// \u_dm|mem~8493_combout  = (\sw[0]~input_o  & (((\sw[1]~input_o  & \u_dm|mem~30_q )))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & (\u_dm|mem~94_q )) # (!\sw[1]~input_o  & ((\u_dm|mem~30_q )))))

	.dataa(\sw[0]~input_o ),
	.datab(\u_dm|mem~94_q ),
	.datac(\sw[1]~input_o ),
	.datad(\u_dm|mem~30_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8493_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8493 .lut_mask = 16'hE540;
defparam \u_dm|mem~8493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N5
dffeas \u_rf|rf[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~8493_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][30] .is_wysiwyg = "true";
defparam \u_rf|rf[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N28
cycloneive_lcell_comb \u_rf|Mux33~0 (
// Equation(s):
// \u_rf|Mux33~0_combout  = (\sw[0]~input_o  & (!\sw[1]~input_o  & \u_rf|rf[1][30]~q ))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_rf|rf[1][30]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_rf|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux33~0 .lut_mask = 16'h2020;
defparam \u_rf|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N11
dffeas \u_dm|mem~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_rf|Mux32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~95 .is_wysiwyg = "true";
defparam \u_dm|mem~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y65_N2
cycloneive_lcell_comb \u_dm|mem~31feeder (
// Equation(s):
// \u_dm|mem~31feeder_combout  = \u_rf|Mux32~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_rf|Mux32~0_combout ),
	.cin(gnd),
	.combout(\u_dm|mem~31feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~31feeder .lut_mask = 16'hFF00;
defparam \u_dm|mem~31feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y65_N3
dffeas \u_dm|mem~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_dm|mem~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dm|mem~8457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dm|mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dm|mem~31 .is_wysiwyg = "true";
defparam \u_dm|mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N26
cycloneive_lcell_comb \u_dm|mem~8494 (
// Equation(s):
// \u_dm|mem~8494_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & ((\u_dm|mem~31_q ))) # (!\sw[0]~input_o  & (\u_dm|mem~95_q )))) # (!\sw[1]~input_o  & (((!\sw[0]~input_o  & \u_dm|mem~31_q ))))

	.dataa(\u_dm|mem~95_q ),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_dm|mem~31_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8494_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8494 .lut_mask = 16'hCB08;
defparam \u_dm|mem~8494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N7
dffeas \u_rf|rf[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_dm|mem~8494_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_alu|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_rf|rf[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_rf|rf[1][31] .is_wysiwyg = "true";
defparam \u_rf|rf[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N10
cycloneive_lcell_comb \u_rf|Mux32~0 (
// Equation(s):
// \u_rf|Mux32~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \u_rf|rf[1][31]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\u_rf|rf[1][31]~q ),
	.cin(gnd),
	.combout(\u_rf|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_rf|Mux32~0 .lut_mask = 16'h3000;
defparam \u_rf|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N4
cycloneive_lcell_comb \u_dm|mem~8464 (
// Equation(s):
// \u_dm|mem~8464_combout  = (\sw[0]~input_o  & (((\u_dm|mem~0_q )) # (!\sw[1]~input_o ))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & ((\u_dm|mem~64_q ))) # (!\sw[1]~input_o  & (\u_dm|mem~0_q ))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~0_q ),
	.datad(\u_dm|mem~64_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8464_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8464 .lut_mask = 16'hF6B2;
defparam \u_dm|mem~8464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N2
cycloneive_lcell_comb \u_dm|mem~8495 (
// Equation(s):
// \u_dm|mem~8495_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & (\u_dm|mem~1_q )) # (!\sw[0]~input_o  & ((!\u_dm|mem~65_q ))))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & (\u_dm|mem~1_q )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\u_dm|mem~1_q ),
	.datad(\u_dm|mem~65_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8495_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8495 .lut_mask = 16'h90B2;
defparam \u_dm|mem~8495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N10
cycloneive_lcell_comb \u_dm|mem~8465 (
// Equation(s):
// \u_dm|mem~8465_combout  = (\sw[0]~input_o  & (((\u_dm|mem~2_q )) # (!\sw[1]~input_o ))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & (\u_dm|mem~66_q )) # (!\sw[1]~input_o  & ((\u_dm|mem~2_q )))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~66_q ),
	.datad(\u_dm|mem~2_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8465_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8465 .lut_mask = 16'hFB62;
defparam \u_dm|mem~8465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N24
cycloneive_lcell_comb \u_dm|mem~8466 (
// Equation(s):
// \u_dm|mem~8466_combout  = (\sw[0]~input_o  & (((\u_dm|mem~3_q  & \sw[1]~input_o )))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & (\u_dm|mem~67_q )) # (!\sw[1]~input_o  & ((\u_dm|mem~3_q )))))

	.dataa(\sw[0]~input_o ),
	.datab(\u_dm|mem~67_q ),
	.datac(\u_dm|mem~3_q ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\u_dm|mem~8466_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8466 .lut_mask = 16'hE450;
defparam \u_dm|mem~8466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y65_N24
cycloneive_lcell_comb \u_dm|mem~8467 (
// Equation(s):
// \u_dm|mem~8467_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o  & ((\u_dm|mem~4_q ))) # (!\sw[0]~input_o  & (\u_dm|mem~68_q )))) # (!\sw[1]~input_o  & (((\u_dm|mem~4_q  & !\sw[0]~input_o ))))

	.dataa(\u_dm|mem~68_q ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~4_q ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\u_dm|mem~8467_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8467 .lut_mask = 16'hC0B8;
defparam \u_dm|mem~8467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y65_N6
cycloneive_lcell_comb \u_dm|mem~8469 (
// Equation(s):
// \u_dm|mem~8469_combout  = (\sw[0]~input_o  & (\sw[1]~input_o  & (\u_dm|mem~6_q ))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & ((\u_dm|mem~70_q ))) # (!\sw[1]~input_o  & (\u_dm|mem~6_q ))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~6_q ),
	.datad(\u_dm|mem~70_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8469_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8469 .lut_mask = 16'hD490;
defparam \u_dm|mem~8469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N22
cycloneive_lcell_comb \u_dm|mem~8471 (
// Equation(s):
// \u_dm|mem~8471_combout  = (\sw[0]~input_o  & (\sw[1]~input_o  & (\u_dm|mem~8_q ))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & ((\u_dm|mem~72_q ))) # (!\sw[1]~input_o  & (\u_dm|mem~8_q ))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~8_q ),
	.datad(\u_dm|mem~72_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8471_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8471 .lut_mask = 16'hD490;
defparam \u_dm|mem~8471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N12
cycloneive_lcell_comb \u_dm|mem~8472 (
// Equation(s):
// \u_dm|mem~8472_combout  = (\sw[0]~input_o  & (\sw[1]~input_o  & (\u_dm|mem~9_q ))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & ((\u_dm|mem~73_q ))) # (!\sw[1]~input_o  & (\u_dm|mem~9_q ))))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\u_dm|mem~9_q ),
	.datad(\u_dm|mem~73_q ),
	.cin(gnd),
	.combout(\u_dm|mem~8472_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8472 .lut_mask = 16'hD490;
defparam \u_dm|mem~8472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N26
cycloneive_lcell_comb \u_dm|mem~8474 (
// Equation(s):
// \u_dm|mem~8474_combout  = (\sw[0]~input_o  & (((\u_dm|mem~11_q  & \sw[1]~input_o )))) # (!\sw[0]~input_o  & ((\sw[1]~input_o  & (\u_dm|mem~75_q )) # (!\sw[1]~input_o  & ((\u_dm|mem~11_q )))))

	.dataa(\sw[0]~input_o ),
	.datab(\u_dm|mem~75_q ),
	.datac(\u_dm|mem~11_q ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\u_dm|mem~8474_combout ),
	.cout());
// synopsys translate_off
defparam \u_dm|mem~8474 .lut_mask = 16'hE450;
defparam \u_dm|mem~8474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N8
cycloneive_lcell_comb \u_disp|WideOr6~0 (
// Equation(s):
// \u_disp|WideOr6~0_combout  = (\u_rf|Mux63~0_combout  & ((\u_rf|Mux60~0_combout ) # (\u_rf|Mux61~0_combout  $ (\u_rf|Mux62~0_combout )))) # (!\u_rf|Mux63~0_combout  & ((\u_rf|Mux62~0_combout ) # (\u_rf|Mux60~0_combout  $ (\u_rf|Mux61~0_combout ))))

	.dataa(\u_rf|Mux60~0_combout ),
	.datab(\u_rf|Mux63~0_combout ),
	.datac(\u_rf|Mux61~0_combout ),
	.datad(\u_rf|Mux62~0_combout ),
	.cin(gnd),
	.combout(\u_disp|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_disp|WideOr6~0 .lut_mask = 16'hBFDA;
defparam \u_disp|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N20
cycloneive_lcell_comb \u_disp|WideOr5~0 (
// Equation(s):
// \u_disp|WideOr5~0_combout  = (\u_rf|Mux62~0_combout  & (!\u_rf|Mux60~0_combout  & ((\u_rf|Mux63~0_combout ) # (!\u_rf|Mux61~0_combout )))) # (!\u_rf|Mux62~0_combout  & (\u_rf|Mux63~0_combout  & (\u_rf|Mux60~0_combout  $ (!\u_rf|Mux61~0_combout ))))

	.dataa(\u_rf|Mux62~0_combout ),
	.datab(\u_rf|Mux60~0_combout ),
	.datac(\u_rf|Mux63~0_combout ),
	.datad(\u_rf|Mux61~0_combout ),
	.cin(gnd),
	.combout(\u_disp|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_disp|WideOr5~0 .lut_mask = 16'h6032;
defparam \u_disp|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N30
cycloneive_lcell_comb \u_disp|WideOr4~0 (
// Equation(s):
// \u_disp|WideOr4~0_combout  = (\u_rf|Mux62~0_combout  & (!\u_rf|Mux60~0_combout  & (\u_rf|Mux63~0_combout ))) # (!\u_rf|Mux62~0_combout  & ((\u_rf|Mux61~0_combout  & (!\u_rf|Mux60~0_combout )) # (!\u_rf|Mux61~0_combout  & ((\u_rf|Mux63~0_combout )))))

	.dataa(\u_rf|Mux62~0_combout ),
	.datab(\u_rf|Mux60~0_combout ),
	.datac(\u_rf|Mux63~0_combout ),
	.datad(\u_rf|Mux61~0_combout ),
	.cin(gnd),
	.combout(\u_disp|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_disp|WideOr4~0 .lut_mask = 16'h3170;
defparam \u_disp|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N22
cycloneive_lcell_comb \u_disp|WideOr3~0 (
// Equation(s):
// \u_disp|WideOr3~0_combout  = (\u_rf|Mux62~0_combout  & ((\u_rf|Mux61~0_combout  & ((\u_rf|Mux63~0_combout ))) # (!\u_rf|Mux61~0_combout  & (\u_rf|Mux60~0_combout  & !\u_rf|Mux63~0_combout )))) # (!\u_rf|Mux62~0_combout  & (!\u_rf|Mux60~0_combout  & 
// (\u_rf|Mux61~0_combout  $ (\u_rf|Mux63~0_combout ))))

	.dataa(\u_rf|Mux60~0_combout ),
	.datab(\u_rf|Mux62~0_combout ),
	.datac(\u_rf|Mux61~0_combout ),
	.datad(\u_rf|Mux63~0_combout ),
	.cin(gnd),
	.combout(\u_disp|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_disp|WideOr3~0 .lut_mask = 16'hC118;
defparam \u_disp|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N0
cycloneive_lcell_comb \u_disp|WideOr2~0 (
// Equation(s):
// \u_disp|WideOr2~0_combout  = (\u_rf|Mux60~0_combout  & (\u_rf|Mux61~0_combout  & ((\u_rf|Mux62~0_combout ) # (!\u_rf|Mux63~0_combout )))) # (!\u_rf|Mux60~0_combout  & (\u_rf|Mux62~0_combout  & (!\u_rf|Mux61~0_combout  & !\u_rf|Mux63~0_combout )))

	.dataa(\u_rf|Mux60~0_combout ),
	.datab(\u_rf|Mux62~0_combout ),
	.datac(\u_rf|Mux61~0_combout ),
	.datad(\u_rf|Mux63~0_combout ),
	.cin(gnd),
	.combout(\u_disp|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_disp|WideOr2~0 .lut_mask = 16'h80A4;
defparam \u_disp|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y65_N30
cycloneive_lcell_comb \u_disp|WideOr1~0 (
// Equation(s):
// \u_disp|WideOr1~0_combout  = (\u_rf|Mux60~0_combout  & ((\u_rf|Mux63~0_combout  & (\u_rf|Mux62~0_combout )) # (!\u_rf|Mux63~0_combout  & ((\u_rf|Mux61~0_combout ))))) # (!\u_rf|Mux60~0_combout  & (\u_rf|Mux61~0_combout  & (\u_rf|Mux62~0_combout  $ 
// (\u_rf|Mux63~0_combout ))))

	.dataa(\u_rf|Mux60~0_combout ),
	.datab(\u_rf|Mux62~0_combout ),
	.datac(\u_rf|Mux61~0_combout ),
	.datad(\u_rf|Mux63~0_combout ),
	.cin(gnd),
	.combout(\u_disp|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_disp|WideOr1~0 .lut_mask = 16'h98E0;
defparam \u_disp|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N16
cycloneive_lcell_comb \u_disp|WideOr0~0 (
// Equation(s):
// \u_disp|WideOr0~0_combout  = (\u_rf|Mux60~0_combout  & (\u_rf|Mux63~0_combout  & (\u_rf|Mux62~0_combout  $ (\u_rf|Mux61~0_combout )))) # (!\u_rf|Mux60~0_combout  & (!\u_rf|Mux62~0_combout  & (\u_rf|Mux63~0_combout  $ (\u_rf|Mux61~0_combout ))))

	.dataa(\u_rf|Mux62~0_combout ),
	.datab(\u_rf|Mux60~0_combout ),
	.datac(\u_rf|Mux63~0_combout ),
	.datad(\u_rf|Mux61~0_combout ),
	.cin(gnd),
	.combout(\u_disp|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_disp|WideOr0~0 .lut_mask = 16'h4190;
defparam \u_disp|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

assign ALUResult[0] = \ALUResult[0]~output_o ;

assign ALUResult[1] = \ALUResult[1]~output_o ;

assign ALUResult[2] = \ALUResult[2]~output_o ;

assign ALUResult[3] = \ALUResult[3]~output_o ;

assign ALUResult[4] = \ALUResult[4]~output_o ;

assign ALUResult[5] = \ALUResult[5]~output_o ;

assign ALUResult[6] = \ALUResult[6]~output_o ;

assign ALUResult[7] = \ALUResult[7]~output_o ;

assign ALUResult[8] = \ALUResult[8]~output_o ;

assign ALUResult[9] = \ALUResult[9]~output_o ;

assign ALUResult[10] = \ALUResult[10]~output_o ;

assign ALUResult[11] = \ALUResult[11]~output_o ;

assign ALUResult[12] = \ALUResult[12]~output_o ;

assign ALUResult[13] = \ALUResult[13]~output_o ;

assign ALUResult[14] = \ALUResult[14]~output_o ;

assign ALUResult[15] = \ALUResult[15]~output_o ;

assign ALUResult[16] = \ALUResult[16]~output_o ;

assign ALUResult[17] = \ALUResult[17]~output_o ;

assign ALUResult[18] = \ALUResult[18]~output_o ;

assign ALUResult[19] = \ALUResult[19]~output_o ;

assign ALUResult[20] = \ALUResult[20]~output_o ;

assign ALUResult[21] = \ALUResult[21]~output_o ;

assign ALUResult[22] = \ALUResult[22]~output_o ;

assign ALUResult[23] = \ALUResult[23]~output_o ;

assign ALUResult[24] = \ALUResult[24]~output_o ;

assign ALUResult[25] = \ALUResult[25]~output_o ;

assign ALUResult[26] = \ALUResult[26]~output_o ;

assign ALUResult[27] = \ALUResult[27]~output_o ;

assign ALUResult[28] = \ALUResult[28]~output_o ;

assign ALUResult[29] = \ALUResult[29]~output_o ;

assign ALUResult[30] = \ALUResult[30]~output_o ;

assign ALUResult[31] = \ALUResult[31]~output_o ;

assign RD1[0] = \RD1[0]~output_o ;

assign RD1[1] = \RD1[1]~output_o ;

assign RD1[2] = \RD1[2]~output_o ;

assign RD1[3] = \RD1[3]~output_o ;

assign RD1[4] = \RD1[4]~output_o ;

assign RD1[5] = \RD1[5]~output_o ;

assign RD1[6] = \RD1[6]~output_o ;

assign RD1[7] = \RD1[7]~output_o ;

assign RD1[8] = \RD1[8]~output_o ;

assign RD1[9] = \RD1[9]~output_o ;

assign RD1[10] = \RD1[10]~output_o ;

assign RD1[11] = \RD1[11]~output_o ;

assign RD1[12] = \RD1[12]~output_o ;

assign RD1[13] = \RD1[13]~output_o ;

assign RD1[14] = \RD1[14]~output_o ;

assign RD1[15] = \RD1[15]~output_o ;

assign RD1[16] = \RD1[16]~output_o ;

assign RD1[17] = \RD1[17]~output_o ;

assign RD1[18] = \RD1[18]~output_o ;

assign RD1[19] = \RD1[19]~output_o ;

assign RD1[20] = \RD1[20]~output_o ;

assign RD1[21] = \RD1[21]~output_o ;

assign RD1[22] = \RD1[22]~output_o ;

assign RD1[23] = \RD1[23]~output_o ;

assign RD1[24] = \RD1[24]~output_o ;

assign RD1[25] = \RD1[25]~output_o ;

assign RD1[26] = \RD1[26]~output_o ;

assign RD1[27] = \RD1[27]~output_o ;

assign RD1[28] = \RD1[28]~output_o ;

assign RD1[29] = \RD1[29]~output_o ;

assign RD1[30] = \RD1[30]~output_o ;

assign RD1[31] = \RD1[31]~output_o ;

assign RD2[0] = \RD2[0]~output_o ;

assign RD2[1] = \RD2[1]~output_o ;

assign RD2[2] = \RD2[2]~output_o ;

assign RD2[3] = \RD2[3]~output_o ;

assign RD2[4] = \RD2[4]~output_o ;

assign RD2[5] = \RD2[5]~output_o ;

assign RD2[6] = \RD2[6]~output_o ;

assign RD2[7] = \RD2[7]~output_o ;

assign RD2[8] = \RD2[8]~output_o ;

assign RD2[9] = \RD2[9]~output_o ;

assign RD2[10] = \RD2[10]~output_o ;

assign RD2[11] = \RD2[11]~output_o ;

assign RD2[12] = \RD2[12]~output_o ;

assign RD2[13] = \RD2[13]~output_o ;

assign RD2[14] = \RD2[14]~output_o ;

assign RD2[15] = \RD2[15]~output_o ;

assign RD2[16] = \RD2[16]~output_o ;

assign RD2[17] = \RD2[17]~output_o ;

assign RD2[18] = \RD2[18]~output_o ;

assign RD2[19] = \RD2[19]~output_o ;

assign RD2[20] = \RD2[20]~output_o ;

assign RD2[21] = \RD2[21]~output_o ;

assign RD2[22] = \RD2[22]~output_o ;

assign RD2[23] = \RD2[23]~output_o ;

assign RD2[24] = \RD2[24]~output_o ;

assign RD2[25] = \RD2[25]~output_o ;

assign RD2[26] = \RD2[26]~output_o ;

assign RD2[27] = \RD2[27]~output_o ;

assign RD2[28] = \RD2[28]~output_o ;

assign RD2[29] = \RD2[29]~output_o ;

assign RD2[30] = \RD2[30]~output_o ;

assign RD2[31] = \RD2[31]~output_o ;

assign prode_register_file[0] = \prode_register_file[0]~output_o ;

assign prode_register_file[1] = \prode_register_file[1]~output_o ;

assign prode_register_file[2] = \prode_register_file[2]~output_o ;

assign prode_register_file[3] = \prode_register_file[3]~output_o ;

assign prode_register_file[4] = \prode_register_file[4]~output_o ;

assign prode_register_file[5] = \prode_register_file[5]~output_o ;

assign prode_register_file[6] = \prode_register_file[6]~output_o ;

assign prode_register_file[7] = \prode_register_file[7]~output_o ;

assign prode_register_file[8] = \prode_register_file[8]~output_o ;

assign prode_register_file[9] = \prode_register_file[9]~output_o ;

assign prode_register_file[10] = \prode_register_file[10]~output_o ;

assign prode_register_file[11] = \prode_register_file[11]~output_o ;

assign prode_register_file[12] = \prode_register_file[12]~output_o ;

assign prode_register_file[13] = \prode_register_file[13]~output_o ;

assign prode_register_file[14] = \prode_register_file[14]~output_o ;

assign prode_register_file[15] = \prode_register_file[15]~output_o ;

assign prode_register_file[16] = \prode_register_file[16]~output_o ;

assign prode_register_file[17] = \prode_register_file[17]~output_o ;

assign prode_register_file[18] = \prode_register_file[18]~output_o ;

assign prode_register_file[19] = \prode_register_file[19]~output_o ;

assign prode_register_file[20] = \prode_register_file[20]~output_o ;

assign prode_register_file[21] = \prode_register_file[21]~output_o ;

assign prode_register_file[22] = \prode_register_file[22]~output_o ;

assign prode_register_file[23] = \prode_register_file[23]~output_o ;

assign prode_register_file[24] = \prode_register_file[24]~output_o ;

assign prode_register_file[25] = \prode_register_file[25]~output_o ;

assign prode_register_file[26] = \prode_register_file[26]~output_o ;

assign prode_register_file[27] = \prode_register_file[27]~output_o ;

assign prode_register_file[28] = \prode_register_file[28]~output_o ;

assign prode_register_file[29] = \prode_register_file[29]~output_o ;

assign prode_register_file[30] = \prode_register_file[30]~output_o ;

assign prode_register_file[31] = \prode_register_file[31]~output_o ;

assign prode_data_memory[0] = \prode_data_memory[0]~output_o ;

assign prode_data_memory[1] = \prode_data_memory[1]~output_o ;

assign prode_data_memory[2] = \prode_data_memory[2]~output_o ;

assign prode_data_memory[3] = \prode_data_memory[3]~output_o ;

assign prode_data_memory[4] = \prode_data_memory[4]~output_o ;

assign prode_data_memory[5] = \prode_data_memory[5]~output_o ;

assign prode_data_memory[6] = \prode_data_memory[6]~output_o ;

assign prode_data_memory[7] = \prode_data_memory[7]~output_o ;

assign prode_data_memory[8] = \prode_data_memory[8]~output_o ;

assign prode_data_memory[9] = \prode_data_memory[9]~output_o ;

assign prode_data_memory[10] = \prode_data_memory[10]~output_o ;

assign prode_data_memory[11] = \prode_data_memory[11]~output_o ;

assign prode_data_memory[12] = \prode_data_memory[12]~output_o ;

assign prode_data_memory[13] = \prode_data_memory[13]~output_o ;

assign prode_data_memory[14] = \prode_data_memory[14]~output_o ;

assign prode_data_memory[15] = \prode_data_memory[15]~output_o ;

assign prode_data_memory[16] = \prode_data_memory[16]~output_o ;

assign prode_data_memory[17] = \prode_data_memory[17]~output_o ;

assign prode_data_memory[18] = \prode_data_memory[18]~output_o ;

assign prode_data_memory[19] = \prode_data_memory[19]~output_o ;

assign prode_data_memory[20] = \prode_data_memory[20]~output_o ;

assign prode_data_memory[21] = \prode_data_memory[21]~output_o ;

assign prode_data_memory[22] = \prode_data_memory[22]~output_o ;

assign prode_data_memory[23] = \prode_data_memory[23]~output_o ;

assign prode_data_memory[24] = \prode_data_memory[24]~output_o ;

assign prode_data_memory[25] = \prode_data_memory[25]~output_o ;

assign prode_data_memory[26] = \prode_data_memory[26]~output_o ;

assign prode_data_memory[27] = \prode_data_memory[27]~output_o ;

assign prode_data_memory[28] = \prode_data_memory[28]~output_o ;

assign prode_data_memory[29] = \prode_data_memory[29]~output_o ;

assign prode_data_memory[30] = \prode_data_memory[30]~output_o ;

assign prode_data_memory[31] = \prode_data_memory[31]~output_o ;

assign display_led[0] = \display_led[0]~output_o ;

assign display_led[1] = \display_led[1]~output_o ;

assign display_led[2] = \display_led[2]~output_o ;

assign display_led[3] = \display_led[3]~output_o ;

assign display_led[4] = \display_led[4]~output_o ;

assign display_led[5] = \display_led[5]~output_o ;

assign display_led[6] = \display_led[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
