# Hardware Design
This repository contains my hardware design functional verification projects using the UVM SystemVerilog or Verilog technique
Each project has a folder, where you can find project descriptions and details

#### Software
* EDAPlaygorund (Cadence XCELIUM 20.09)
* Xcelium 

#### Operational System
* Linux Redhat

## Project 1: Example UVM model

### Project Overview
This UVM verification project is a general verification model for any type of hardware projects, just make the necessary changes to the specification of the DUT to be tested.
