#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 15 09:58:19 2021
# Process ID: 14348
# Current directory: B:/COLLEGE/Thesis/Source/IP/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15152 B:\COLLEGE\Thesis\Source\IP\ip_repo\edit_my_multiplier_v1_1.xpr
# Log file: B:/COLLEGE/Thesis/Source/IP/ip_repo/vivado.log
# Journal file: B:/COLLEGE/Thesis/Source/IP/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/COLLEGE/Thesis/Source/IP/ip_repo/edit_my_multiplier_v1_1.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file B:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.1/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path b:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.1
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path b:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.1
create_peripheral xilinx.com user my_multiplier 1.2 -dir B:/COLLEGE/Thesis/Source/IP/multiplier
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:my_multiplier:1.2]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_multiplier:1.2]
write_peripheral [ipx::find_open_core xilinx.com:user:my_multiplier:1.2]
set_property  ip_repo_paths  {B:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2 B:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.1 B:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.0 B:/COLLEGE/Thesis/Source/IP} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_my_multiplier_v1_2 -directory B:/COLLEGE/Thesis/Source/IP/multiplier b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2/component.xml
update_compile_order -fileset sources_1
current_project edit_my_multiplier_v1_1
close_project
close [ open B:/COLLEGE/Thesis/Source/IP/multiplier/multiplier.v w ]
add_files B:/COLLEGE/Thesis/Source/IP/multiplier/multiplier.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project
create_project MultiplierVivado B:/COLLEGE/Thesis/Source/IP/MultiplierVivado -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property  ip_repo_paths  B:/COLLEGE/Thesis/Source/IP [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_multiplier:1.2 my_multiplier_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/my_multiplier_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins my_multiplier_0/S00_AXI]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
make_wrapper -files [get_files B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells my_multiplier_0]
save_bd_design
