

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_244_19'
================================================================
* Date:           Sat May 11 11:31:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.815 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  88.000 ns|  88.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_244_19  |        9|        9|         3|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     95|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      78|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      78|    131|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln244_fu_170_p2  |         +|   0|  0|  13|           5|           2|
    |ret_V_33_fu_203_p2   |         +|   0|  0|  38|          31|          31|
    |ret_V_fu_189_p2      |         +|   0|  0|  38|          31|          31|
    |or_ln245_fu_148_p2   |        or|   0|  0|   4|           4|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  95|          72|          67|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|    5|         10|
    |i_fu_42                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_42                           |   5|   0|    5|          0|
    |lshr_ln_reg_235                   |   3|   0|    3|          0|
    |lshr_ln_reg_235_pp0_iter1_reg     |   3|   0|    3|          0|
    |ret_V_33_reg_255                  |  31|   0|   31|          0|
    |ret_V_reg_250                     |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  78|   0|   78|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_19|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_19|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_19|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_19|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_19|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_19|  return value|
|arr_7_I_V_address0  |  out|    5|   ap_memory|                            arr_7_I_V|         array|
|arr_7_I_V_ce0       |  out|    1|   ap_memory|                            arr_7_I_V|         array|
|arr_7_I_V_q0        |   in|   30|   ap_memory|                            arr_7_I_V|         array|
|arr_7_I_V_address1  |  out|    5|   ap_memory|                            arr_7_I_V|         array|
|arr_7_I_V_ce1       |  out|    1|   ap_memory|                            arr_7_I_V|         array|
|arr_7_I_V_q1        |   in|   30|   ap_memory|                            arr_7_I_V|         array|
|arr_8_I_V_address0  |  out|    3|   ap_memory|                            arr_8_I_V|         array|
|arr_8_I_V_ce0       |  out|    1|   ap_memory|                            arr_8_I_V|         array|
|arr_8_I_V_we0       |  out|    1|   ap_memory|                            arr_8_I_V|         array|
|arr_8_I_V_d0        |  out|   31|   ap_memory|                            arr_8_I_V|         array|
|arr_7_Q_V_address0  |  out|    5|   ap_memory|                            arr_7_Q_V|         array|
|arr_7_Q_V_ce0       |  out|    1|   ap_memory|                            arr_7_Q_V|         array|
|arr_7_Q_V_q0        |   in|   30|   ap_memory|                            arr_7_Q_V|         array|
|arr_7_Q_V_address1  |  out|    5|   ap_memory|                            arr_7_Q_V|         array|
|arr_7_Q_V_ce1       |  out|    1|   ap_memory|                            arr_7_Q_V|         array|
|arr_7_Q_V_q1        |   in|   30|   ap_memory|                            arr_7_Q_V|         array|
|arr_8_Q_V_address0  |  out|    3|   ap_memory|                            arr_8_Q_V|         array|
|arr_8_Q_V_ce0       |  out|    1|   ap_memory|                            arr_8_Q_V|         array|
|arr_8_Q_V_we0       |  out|    1|   ap_memory|                            arr_8_Q_V|         array|
|arr_8_Q_V_d0        |  out|   31|   ap_memory|                            arr_8_Q_V|         array|
+--------------------+-----+-----+------------+-------------------------------------+--------------+

