ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_rtc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c"
  18              		.section	.text.rtc_configuration_mode_enter,"ax",%progbits
  19              		.align	1
  20              		.global	rtc_configuration_mode_enter
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	rtc_configuration_mode_enter:
  26              	.LFB56:
   1:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
   2:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \file    gd32f10x_rtc.c
   3:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief   RTC driver
   4:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     
   5:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
  10:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
  11:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*
  12:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
  14:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** are permitted provided that the following conditions are met:
  16:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
  17:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****        list of conditions and the following disclaimer.
  19:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****        this list of conditions and the following disclaimer in the documentation 
  21:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****        and/or other materials provided with the distribution.
  22:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****        may be used to endorse or promote products derived from this software without 
  24:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****        specific prior written permission.
  25:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
  26:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 2


  33:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** OF SUCH DAMAGE.
  36:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
  37:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
  38:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** #include "gd32f10x_rtc.h"
  39:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
  40:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /* RTC register high / low bits mask */
  41:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** #define RTC_HIGH_BITS_MASK         ((uint32_t)0x000F0000U)  /* RTC high bits mask */
  42:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** #define RTC_LOW_BITS_MASK          ((uint32_t)0x0000FFFFU)  /* RTC low bits mask */
  43:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
  44:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /* RTC register high bits offset */
  45:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** #define RTC_HIGH_BITS_OFFSET       ((uint32_t)16U)
  46:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
  47:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
  48:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      enter RTC configuration mode
  49:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  none
  50:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
  51:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     none
  52:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
  53:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** void rtc_configuration_mode_enter(void)
  54:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
  27              		.loc 1 54 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
  55:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_CTL |= RTC_CTL_CMF;
  39              		.loc 1 55 5
  40 0004 044B     		ldr	r3, .L2
  41 0006 1B68     		ldr	r3, [r3]
  42 0008 034A     		ldr	r2, .L2
  43              		.loc 1 55 13
  44 000a 43F01003 		orr	r3, r3, #16
  45 000e 1360     		str	r3, [r2]
  56:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
  46              		.loc 1 56 1
  47 0010 00BF     		nop
  48 0012 BD46     		mov	sp, r7
  49              	.LCFI2:
  50              		.cfi_def_cfa_register 13
  51              		@ sp needed
  52 0014 80BC     		pop	{r7}
  53              	.LCFI3:
  54              		.cfi_restore 7
  55              		.cfi_def_cfa_offset 0
  56 0016 7047     		bx	lr
  57              	.L3:
  58              		.align	2
  59              	.L2:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 3


  60 0018 04280040 		.word	1073752068
  61              		.cfi_endproc
  62              	.LFE56:
  64              		.section	.text.rtc_configuration_mode_exit,"ax",%progbits
  65              		.align	1
  66              		.global	rtc_configuration_mode_exit
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	rtc_configuration_mode_exit:
  72              	.LFB57:
  57:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
  58:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
  59:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      exit RTC configuration mode 
  60:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  none
  61:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
  62:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     none
  63:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
  64:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** void rtc_configuration_mode_exit(void)
  65:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
  73              		.loc 1 65 1
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 1, uses_anonymous_args = 0
  77              		@ link register save eliminated.
  78 0000 80B4     		push	{r7}
  79              	.LCFI4:
  80              		.cfi_def_cfa_offset 4
  81              		.cfi_offset 7, -4
  82 0002 00AF     		add	r7, sp, #0
  83              	.LCFI5:
  84              		.cfi_def_cfa_register 7
  66:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_CTL &= ~RTC_CTL_CMF;
  85              		.loc 1 66 5
  86 0004 044B     		ldr	r3, .L5
  87 0006 1B68     		ldr	r3, [r3]
  88 0008 034A     		ldr	r2, .L5
  89              		.loc 1 66 13
  90 000a 23F01003 		bic	r3, r3, #16
  91 000e 1360     		str	r3, [r2]
  67:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
  92              		.loc 1 67 1
  93 0010 00BF     		nop
  94 0012 BD46     		mov	sp, r7
  95              	.LCFI6:
  96              		.cfi_def_cfa_register 13
  97              		@ sp needed
  98 0014 80BC     		pop	{r7}
  99              	.LCFI7:
 100              		.cfi_restore 7
 101              		.cfi_def_cfa_offset 0
 102 0016 7047     		bx	lr
 103              	.L6:
 104              		.align	2
 105              	.L5:
 106 0018 04280040 		.word	1073752068
 107              		.cfi_endproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 4


 108              	.LFE57:
 110              		.section	.text.rtc_counter_set,"ax",%progbits
 111              		.align	1
 112              		.global	rtc_counter_set
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 117              	rtc_counter_set:
 118              	.LFB58:
  68:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
  69:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
  70:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      set RTC counter value
  71:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  cnt: RTC counter value
  72:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
  73:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     none
  74:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
  75:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** void rtc_counter_set(uint32_t cnt)
  76:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
 119              		.loc 1 76 1
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 8
 122              		@ frame_needed = 1, uses_anonymous_args = 0
 123 0000 80B5     		push	{r7, lr}
 124              	.LCFI8:
 125              		.cfi_def_cfa_offset 8
 126              		.cfi_offset 7, -8
 127              		.cfi_offset 14, -4
 128 0002 82B0     		sub	sp, sp, #8
 129              	.LCFI9:
 130              		.cfi_def_cfa_offset 16
 131 0004 00AF     		add	r7, sp, #0
 132              	.LCFI10:
 133              		.cfi_def_cfa_register 7
 134 0006 7860     		str	r0, [r7, #4]
  77:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     rtc_configuration_mode_enter();
 135              		.loc 1 77 5
 136 0008 FFF7FEFF 		bl	rtc_configuration_mode_enter
  78:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     /* set the RTC counter high bits */
  79:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_CNTH = (cnt >> RTC_HIGH_BITS_OFFSET);
 137              		.loc 1 79 5
 138 000c 064A     		ldr	r2, .L8
 139              		.loc 1 79 21
 140 000e 7B68     		ldr	r3, [r7, #4]
 141 0010 1B0C     		lsrs	r3, r3, #16
 142              		.loc 1 79 14
 143 0012 1360     		str	r3, [r2]
  80:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     /* set the RTC counter low bits */
  81:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_CNTL = (cnt & RTC_LOW_BITS_MASK);
 144              		.loc 1 81 5
 145 0014 054A     		ldr	r2, .L8+4
 146              		.loc 1 81 21
 147 0016 7B68     		ldr	r3, [r7, #4]
 148 0018 9BB2     		uxth	r3, r3
 149              		.loc 1 81 14
 150 001a 1360     		str	r3, [r2]
  82:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     rtc_configuration_mode_exit();
 151              		.loc 1 82 5
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 5


 152 001c FFF7FEFF 		bl	rtc_configuration_mode_exit
  83:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 153              		.loc 1 83 1
 154 0020 00BF     		nop
 155 0022 0837     		adds	r7, r7, #8
 156              	.LCFI11:
 157              		.cfi_def_cfa_offset 8
 158 0024 BD46     		mov	sp, r7
 159              	.LCFI12:
 160              		.cfi_def_cfa_register 13
 161              		@ sp needed
 162 0026 80BD     		pop	{r7, pc}
 163              	.L9:
 164              		.align	2
 165              	.L8:
 166 0028 18280040 		.word	1073752088
 167 002c 1C280040 		.word	1073752092
 168              		.cfi_endproc
 169              	.LFE58:
 171              		.section	.text.rtc_prescaler_set,"ax",%progbits
 172              		.align	1
 173              		.global	rtc_prescaler_set
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 178              	rtc_prescaler_set:
 179              	.LFB59:
  84:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
  85:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
  86:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      set RTC prescaler value
  87:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  psc: RTC prescaler value
  88:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
  89:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     none
  90:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
  91:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** void rtc_prescaler_set(uint32_t psc)
  92:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
 180              		.loc 1 92 1
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 8
 183              		@ frame_needed = 1, uses_anonymous_args = 0
 184 0000 80B5     		push	{r7, lr}
 185              	.LCFI13:
 186              		.cfi_def_cfa_offset 8
 187              		.cfi_offset 7, -8
 188              		.cfi_offset 14, -4
 189 0002 82B0     		sub	sp, sp, #8
 190              	.LCFI14:
 191              		.cfi_def_cfa_offset 16
 192 0004 00AF     		add	r7, sp, #0
 193              	.LCFI15:
 194              		.cfi_def_cfa_register 7
 195 0006 7860     		str	r0, [r7, #4]
  93:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     rtc_configuration_mode_enter();
 196              		.loc 1 93 5
 197 0008 FFF7FEFF 		bl	rtc_configuration_mode_enter
  94:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     /* set the RTC prescaler high bits */
  95:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_PSCH = ((psc & RTC_HIGH_BITS_MASK) >> RTC_HIGH_BITS_OFFSET);
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 6


 198              		.loc 1 95 44
 199 000c 7B68     		ldr	r3, [r7, #4]
 200 000e 1B0C     		lsrs	r3, r3, #16
 201              		.loc 1 95 5
 202 0010 064A     		ldr	r2, .L11
 203              		.loc 1 95 44
 204 0012 03F00F03 		and	r3, r3, #15
 205              		.loc 1 95 14
 206 0016 1360     		str	r3, [r2]
  96:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     /* set the RTC prescaler low bits */
  97:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_PSCL = (psc & RTC_LOW_BITS_MASK);
 207              		.loc 1 97 5
 208 0018 054A     		ldr	r2, .L11+4
 209              		.loc 1 97 21
 210 001a 7B68     		ldr	r3, [r7, #4]
 211 001c 9BB2     		uxth	r3, r3
 212              		.loc 1 97 14
 213 001e 1360     		str	r3, [r2]
  98:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     rtc_configuration_mode_exit();
 214              		.loc 1 98 5
 215 0020 FFF7FEFF 		bl	rtc_configuration_mode_exit
  99:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 216              		.loc 1 99 1
 217 0024 00BF     		nop
 218 0026 0837     		adds	r7, r7, #8
 219              	.LCFI16:
 220              		.cfi_def_cfa_offset 8
 221 0028 BD46     		mov	sp, r7
 222              	.LCFI17:
 223              		.cfi_def_cfa_register 13
 224              		@ sp needed
 225 002a 80BD     		pop	{r7, pc}
 226              	.L12:
 227              		.align	2
 228              	.L11:
 229 002c 08280040 		.word	1073752072
 230 0030 0C280040 		.word	1073752076
 231              		.cfi_endproc
 232              	.LFE59:
 234              		.section	.text.rtc_lwoff_wait,"ax",%progbits
 235              		.align	1
 236              		.global	rtc_lwoff_wait
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 241              	rtc_lwoff_wait:
 242              	.LFB60:
 100:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
 101:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
 102:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      wait RTC last write operation finished flag set
 103:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  none
 104:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
 105:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     none
 106:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
 107:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** void rtc_lwoff_wait(void)
 108:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
 243              		.loc 1 108 1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 7


 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 0
 246              		@ frame_needed = 1, uses_anonymous_args = 0
 247              		@ link register save eliminated.
 248 0000 80B4     		push	{r7}
 249              	.LCFI18:
 250              		.cfi_def_cfa_offset 4
 251              		.cfi_offset 7, -4
 252 0002 00AF     		add	r7, sp, #0
 253              	.LCFI19:
 254              		.cfi_def_cfa_register 7
 109:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     /* loop until LWOFF flag is set */
 110:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     while(RESET == (RTC_CTL & RTC_CTL_LWOFF)){
 255              		.loc 1 110 10
 256 0004 00BF     		nop
 257              	.L14:
 258              		.loc 1 110 21 discriminator 1
 259 0006 054B     		ldr	r3, .L15
 260 0008 1B68     		ldr	r3, [r3]
 261              		.loc 1 110 29 discriminator 1
 262 000a 03F02003 		and	r3, r3, #32
 263              		.loc 1 110 17 discriminator 1
 264 000e 002B     		cmp	r3, #0
 265 0010 F9D0     		beq	.L14
 111:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     }
 112:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 266              		.loc 1 112 1
 267 0012 00BF     		nop
 268 0014 00BF     		nop
 269 0016 BD46     		mov	sp, r7
 270              	.LCFI20:
 271              		.cfi_def_cfa_register 13
 272              		@ sp needed
 273 0018 80BC     		pop	{r7}
 274              	.LCFI21:
 275              		.cfi_restore 7
 276              		.cfi_def_cfa_offset 0
 277 001a 7047     		bx	lr
 278              	.L16:
 279              		.align	2
 280              	.L15:
 281 001c 04280040 		.word	1073752068
 282              		.cfi_endproc
 283              	.LFE60:
 285              		.section	.text.rtc_register_sync_wait,"ax",%progbits
 286              		.align	1
 287              		.global	rtc_register_sync_wait
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 292              	rtc_register_sync_wait:
 293              	.LFB61:
 113:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
 114:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
 115:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      wait RTC registers synchronized flag set
 116:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  none
 117:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 8


 118:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     none
 119:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
 120:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** void rtc_register_sync_wait(void)
 121:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
 294              		.loc 1 121 1
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 1, uses_anonymous_args = 0
 298              		@ link register save eliminated.
 299 0000 80B4     		push	{r7}
 300              	.LCFI22:
 301              		.cfi_def_cfa_offset 4
 302              		.cfi_offset 7, -4
 303 0002 00AF     		add	r7, sp, #0
 304              	.LCFI23:
 305              		.cfi_def_cfa_register 7
 122:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     /* clear RSYNF flag */
 123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_CTL &= ~RTC_CTL_RSYNF;
 306              		.loc 1 123 5
 307 0004 084B     		ldr	r3, .L19
 308 0006 1B68     		ldr	r3, [r3]
 309 0008 074A     		ldr	r2, .L19
 310              		.loc 1 123 13
 311 000a 23F00803 		bic	r3, r3, #8
 312 000e 1360     		str	r3, [r2]
 124:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     /* loop until RSYNF flag is set */
 125:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     while(RESET == (RTC_CTL & RTC_CTL_RSYNF)){
 313              		.loc 1 125 10
 314 0010 00BF     		nop
 315              	.L18:
 316              		.loc 1 125 21 discriminator 1
 317 0012 054B     		ldr	r3, .L19
 318 0014 1B68     		ldr	r3, [r3]
 319              		.loc 1 125 29 discriminator 1
 320 0016 03F00803 		and	r3, r3, #8
 321              		.loc 1 125 17 discriminator 1
 322 001a 002B     		cmp	r3, #0
 323 001c F9D0     		beq	.L18
 126:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     }
 127:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 324              		.loc 1 127 1
 325 001e 00BF     		nop
 326 0020 00BF     		nop
 327 0022 BD46     		mov	sp, r7
 328              	.LCFI24:
 329              		.cfi_def_cfa_register 13
 330              		@ sp needed
 331 0024 80BC     		pop	{r7}
 332              	.LCFI25:
 333              		.cfi_restore 7
 334              		.cfi_def_cfa_offset 0
 335 0026 7047     		bx	lr
 336              	.L20:
 337              		.align	2
 338              	.L19:
 339 0028 04280040 		.word	1073752068
 340              		.cfi_endproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 9


 341              	.LFE61:
 343              		.section	.text.rtc_alarm_config,"ax",%progbits
 344              		.align	1
 345              		.global	rtc_alarm_config
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 350              	rtc_alarm_config:
 351              	.LFB62:
 128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
 129:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
 130:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      set RTC alarm value
 131:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  alarm: RTC alarm value
 132:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
 133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     none
 134:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
 135:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** void rtc_alarm_config(uint32_t alarm)
 136:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
 352              		.loc 1 136 1
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 8
 355              		@ frame_needed = 1, uses_anonymous_args = 0
 356 0000 80B5     		push	{r7, lr}
 357              	.LCFI26:
 358              		.cfi_def_cfa_offset 8
 359              		.cfi_offset 7, -8
 360              		.cfi_offset 14, -4
 361 0002 82B0     		sub	sp, sp, #8
 362              	.LCFI27:
 363              		.cfi_def_cfa_offset 16
 364 0004 00AF     		add	r7, sp, #0
 365              	.LCFI28:
 366              		.cfi_def_cfa_register 7
 367 0006 7860     		str	r0, [r7, #4]
 137:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     rtc_configuration_mode_enter();
 368              		.loc 1 137 5
 369 0008 FFF7FEFF 		bl	rtc_configuration_mode_enter
 138:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     /* set the alarm high bits */
 139:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_ALRMH = (alarm >> RTC_HIGH_BITS_OFFSET);
 370              		.loc 1 139 5
 371 000c 064A     		ldr	r2, .L22
 372              		.loc 1 139 24
 373 000e 7B68     		ldr	r3, [r7, #4]
 374 0010 1B0C     		lsrs	r3, r3, #16
 375              		.loc 1 139 15
 376 0012 1360     		str	r3, [r2]
 140:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     /* set the alarm low bits */
 141:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_ALRML = (alarm & RTC_LOW_BITS_MASK);
 377              		.loc 1 141 5
 378 0014 054A     		ldr	r2, .L22+4
 379              		.loc 1 141 24
 380 0016 7B68     		ldr	r3, [r7, #4]
 381 0018 9BB2     		uxth	r3, r3
 382              		.loc 1 141 15
 383 001a 1360     		str	r3, [r2]
 142:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     rtc_configuration_mode_exit();
 384              		.loc 1 142 5
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 10


 385 001c FFF7FEFF 		bl	rtc_configuration_mode_exit
 143:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 386              		.loc 1 143 1
 387 0020 00BF     		nop
 388 0022 0837     		adds	r7, r7, #8
 389              	.LCFI29:
 390              		.cfi_def_cfa_offset 8
 391 0024 BD46     		mov	sp, r7
 392              	.LCFI30:
 393              		.cfi_def_cfa_register 13
 394              		@ sp needed
 395 0026 80BD     		pop	{r7, pc}
 396              	.L23:
 397              		.align	2
 398              	.L22:
 399 0028 20280040 		.word	1073752096
 400 002c 24280040 		.word	1073752100
 401              		.cfi_endproc
 402              	.LFE62:
 404              		.section	.text.rtc_counter_get,"ax",%progbits
 405              		.align	1
 406              		.global	rtc_counter_get
 407              		.syntax unified
 408              		.thumb
 409              		.thumb_func
 411              	rtc_counter_get:
 412              	.LFB63:
 144:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
 145:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
 146:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      get RTC counter value
 147:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  none
 148:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
 149:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     RTC counter value
 150:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
 151:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** uint32_t rtc_counter_get(void)
 152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
 413              		.loc 1 152 1
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 8
 416              		@ frame_needed = 1, uses_anonymous_args = 0
 417              		@ link register save eliminated.
 418 0000 80B4     		push	{r7}
 419              	.LCFI31:
 420              		.cfi_def_cfa_offset 4
 421              		.cfi_offset 7, -4
 422 0002 83B0     		sub	sp, sp, #12
 423              	.LCFI32:
 424              		.cfi_def_cfa_offset 16
 425 0004 00AF     		add	r7, sp, #0
 426              	.LCFI33:
 427              		.cfi_def_cfa_register 7
 153:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     uint32_t temp = 0x0U;
 428              		.loc 1 153 14
 429 0006 0023     		movs	r3, #0
 430 0008 7B60     		str	r3, [r7, #4]
 154:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     
 155:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     temp = RTC_CNTL;
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 11


 431              		.loc 1 155 12
 432 000a 074B     		ldr	r3, .L26
 433              		.loc 1 155 10
 434 000c 1B68     		ldr	r3, [r3]
 435 000e 7B60     		str	r3, [r7, #4]
 156:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     temp |= (RTC_CNTH << RTC_HIGH_BITS_OFFSET);
 436              		.loc 1 156 14
 437 0010 064B     		ldr	r3, .L26+4
 438 0012 1B68     		ldr	r3, [r3]
 439              		.loc 1 156 23
 440 0014 1B04     		lsls	r3, r3, #16
 441              		.loc 1 156 10
 442 0016 7A68     		ldr	r2, [r7, #4]
 443 0018 1343     		orrs	r3, r3, r2
 444 001a 7B60     		str	r3, [r7, #4]
 157:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     return temp;
 445              		.loc 1 157 12
 446 001c 7B68     		ldr	r3, [r7, #4]
 158:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 447              		.loc 1 158 1
 448 001e 1846     		mov	r0, r3
 449 0020 0C37     		adds	r7, r7, #12
 450              	.LCFI34:
 451              		.cfi_def_cfa_offset 4
 452 0022 BD46     		mov	sp, r7
 453              	.LCFI35:
 454              		.cfi_def_cfa_register 13
 455              		@ sp needed
 456 0024 80BC     		pop	{r7}
 457              	.LCFI36:
 458              		.cfi_restore 7
 459              		.cfi_def_cfa_offset 0
 460 0026 7047     		bx	lr
 461              	.L27:
 462              		.align	2
 463              	.L26:
 464 0028 1C280040 		.word	1073752092
 465 002c 18280040 		.word	1073752088
 466              		.cfi_endproc
 467              	.LFE63:
 469              		.section	.text.rtc_divider_get,"ax",%progbits
 470              		.align	1
 471              		.global	rtc_divider_get
 472              		.syntax unified
 473              		.thumb
 474              		.thumb_func
 476              	rtc_divider_get:
 477              	.LFB64:
 159:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
 160:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
 161:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      get RTC divider value
 162:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  none
 163:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
 164:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     RTC divider value
 165:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
 166:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** uint32_t rtc_divider_get(void)
 167:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 12


 478              		.loc 1 167 1
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 8
 481              		@ frame_needed = 1, uses_anonymous_args = 0
 482              		@ link register save eliminated.
 483 0000 80B4     		push	{r7}
 484              	.LCFI37:
 485              		.cfi_def_cfa_offset 4
 486              		.cfi_offset 7, -4
 487 0002 83B0     		sub	sp, sp, #12
 488              	.LCFI38:
 489              		.cfi_def_cfa_offset 16
 490 0004 00AF     		add	r7, sp, #0
 491              	.LCFI39:
 492              		.cfi_def_cfa_register 7
 168:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     uint32_t temp = 0x00U;
 493              		.loc 1 168 14
 494 0006 0023     		movs	r3, #0
 495 0008 7B60     		str	r3, [r7, #4]
 169:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     
 170:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     temp = ((RTC_DIVH & RTC_DIVH_DIV) << RTC_HIGH_BITS_OFFSET);
 496              		.loc 1 170 14
 497 000a 084B     		ldr	r3, .L30
 498 000c 1B68     		ldr	r3, [r3]
 499              		.loc 1 170 39
 500 000e 1B04     		lsls	r3, r3, #16
 501              		.loc 1 170 10
 502 0010 03F47023 		and	r3, r3, #983040
 503 0014 7B60     		str	r3, [r7, #4]
 171:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     temp |= RTC_DIVL;
 504              		.loc 1 171 13
 505 0016 064B     		ldr	r3, .L30+4
 506 0018 1B68     		ldr	r3, [r3]
 507              		.loc 1 171 10
 508 001a 7A68     		ldr	r2, [r7, #4]
 509 001c 1343     		orrs	r3, r3, r2
 510 001e 7B60     		str	r3, [r7, #4]
 172:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     return temp;
 511              		.loc 1 172 12
 512 0020 7B68     		ldr	r3, [r7, #4]
 173:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 513              		.loc 1 173 1
 514 0022 1846     		mov	r0, r3
 515 0024 0C37     		adds	r7, r7, #12
 516              	.LCFI40:
 517              		.cfi_def_cfa_offset 4
 518 0026 BD46     		mov	sp, r7
 519              	.LCFI41:
 520              		.cfi_def_cfa_register 13
 521              		@ sp needed
 522 0028 80BC     		pop	{r7}
 523              	.LCFI42:
 524              		.cfi_restore 7
 525              		.cfi_def_cfa_offset 0
 526 002a 7047     		bx	lr
 527              	.L31:
 528              		.align	2
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 13


 529              	.L30:
 530 002c 10280040 		.word	1073752080
 531 0030 14280040 		.word	1073752084
 532              		.cfi_endproc
 533              	.LFE64:
 535              		.section	.text.rtc_flag_get,"ax",%progbits
 536              		.align	1
 537              		.global	rtc_flag_get
 538              		.syntax unified
 539              		.thumb
 540              		.thumb_func
 542              	rtc_flag_get:
 543              	.LFB65:
 174:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
 175:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
 176:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      get RTC flag status 
 177:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  flag: specify which flag status to get
 178:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****                 only one parameter can be selected which is shown as below:
 179:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_FLAG_SECOND: second interrupt flag
 180:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_FLAG_ALARM: alarm interrupt flag
 181:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_FLAG_OVERFLOW: overflow interrupt flag
 182:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_FLAG_RSYN: registers synchronized flag
 183:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_FLAG_LWOF: last write operation finished flag
 184:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
 185:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     SET or RESET
 186:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
 187:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** FlagStatus rtc_flag_get(uint32_t flag)
 188:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
 544              		.loc 1 188 1
 545              		.cfi_startproc
 546              		@ args = 0, pretend = 0, frame = 8
 547              		@ frame_needed = 1, uses_anonymous_args = 0
 548              		@ link register save eliminated.
 549 0000 80B4     		push	{r7}
 550              	.LCFI43:
 551              		.cfi_def_cfa_offset 4
 552              		.cfi_offset 7, -4
 553 0002 83B0     		sub	sp, sp, #12
 554              	.LCFI44:
 555              		.cfi_def_cfa_offset 16
 556 0004 00AF     		add	r7, sp, #0
 557              	.LCFI45:
 558              		.cfi_def_cfa_register 7
 559 0006 7860     		str	r0, [r7, #4]
 189:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     if(RESET != (RTC_CTL & flag)){
 560              		.loc 1 189 18
 561 0008 064B     		ldr	r3, .L35
 562 000a 1A68     		ldr	r2, [r3]
 563              		.loc 1 189 26
 564 000c 7B68     		ldr	r3, [r7, #4]
 565 000e 1340     		ands	r3, r3, r2
 566              		.loc 1 189 7
 567 0010 002B     		cmp	r3, #0
 568 0012 01D0     		beq	.L33
 190:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****         return SET;
 569              		.loc 1 190 16
 570 0014 0123     		movs	r3, #1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 14


 571 0016 00E0     		b	.L34
 572              	.L33:
 191:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     }else{
 192:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****         return RESET;
 573              		.loc 1 192 16
 574 0018 0023     		movs	r3, #0
 575              	.L34:
 193:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     }
 194:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 576              		.loc 1 194 1
 577 001a 1846     		mov	r0, r3
 578 001c 0C37     		adds	r7, r7, #12
 579              	.LCFI46:
 580              		.cfi_def_cfa_offset 4
 581 001e BD46     		mov	sp, r7
 582              	.LCFI47:
 583              		.cfi_def_cfa_register 13
 584              		@ sp needed
 585 0020 80BC     		pop	{r7}
 586              	.LCFI48:
 587              		.cfi_restore 7
 588              		.cfi_def_cfa_offset 0
 589 0022 7047     		bx	lr
 590              	.L36:
 591              		.align	2
 592              	.L35:
 593 0024 04280040 		.word	1073752068
 594              		.cfi_endproc
 595              	.LFE65:
 597              		.section	.text.rtc_flag_clear,"ax",%progbits
 598              		.align	1
 599              		.global	rtc_flag_clear
 600              		.syntax unified
 601              		.thumb
 602              		.thumb_func
 604              	rtc_flag_clear:
 605              	.LFB66:
 195:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
 196:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
 197:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      clear RTC flag status
 198:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  flag: specify which flag status to clear
 199:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****                 one or more parameters can be selected which are shown as below:
 200:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_FLAG_SECOND: second interrupt flag
 201:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_FLAG_ALARM: alarm interrupt flag
 202:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_FLAG_OVERFLOW: overflow interrupt flag
 203:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_FLAG_RSYN: registers synchronized flag
 204:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
 205:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     none
 206:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
 207:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** void rtc_flag_clear(uint32_t flag)
 208:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
 606              		.loc 1 208 1
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 8
 609              		@ frame_needed = 1, uses_anonymous_args = 0
 610              		@ link register save eliminated.
 611 0000 80B4     		push	{r7}
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 15


 612              	.LCFI49:
 613              		.cfi_def_cfa_offset 4
 614              		.cfi_offset 7, -4
 615 0002 83B0     		sub	sp, sp, #12
 616              	.LCFI50:
 617              		.cfi_def_cfa_offset 16
 618 0004 00AF     		add	r7, sp, #0
 619              	.LCFI51:
 620              		.cfi_def_cfa_register 7
 621 0006 7860     		str	r0, [r7, #4]
 209:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     /* clear RTC flag */
 210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_CTL &= ~flag;
 622              		.loc 1 210 5
 623 0008 054B     		ldr	r3, .L38
 624 000a 1A68     		ldr	r2, [r3]
 625              		.loc 1 210 16
 626 000c 7B68     		ldr	r3, [r7, #4]
 627 000e DB43     		mvns	r3, r3
 628              		.loc 1 210 5
 629 0010 0349     		ldr	r1, .L38
 630              		.loc 1 210 13
 631 0012 1340     		ands	r3, r3, r2
 632 0014 0B60     		str	r3, [r1]
 211:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 633              		.loc 1 211 1
 634 0016 00BF     		nop
 635 0018 0C37     		adds	r7, r7, #12
 636              	.LCFI52:
 637              		.cfi_def_cfa_offset 4
 638 001a BD46     		mov	sp, r7
 639              	.LCFI53:
 640              		.cfi_def_cfa_register 13
 641              		@ sp needed
 642 001c 80BC     		pop	{r7}
 643              	.LCFI54:
 644              		.cfi_restore 7
 645              		.cfi_def_cfa_offset 0
 646 001e 7047     		bx	lr
 647              	.L39:
 648              		.align	2
 649              	.L38:
 650 0020 04280040 		.word	1073752068
 651              		.cfi_endproc
 652              	.LFE66:
 654              		.section	.text.rtc_interrupt_flag_get,"ax",%progbits
 655              		.align	1
 656              		.global	rtc_interrupt_flag_get
 657              		.syntax unified
 658              		.thumb
 659              		.thumb_func
 661              	rtc_interrupt_flag_get:
 662              	.LFB67:
 212:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
 213:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
 214:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      get RTC interrupt flag status 
 215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  flag: specify which flag status to get
 216:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 16


 217:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_INT_FLAG_SECOND: second interrupt flag
 218:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_INT_FLAG_ALARM: alarm interrupt flag
 219:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_INT_FLAG_OVERFLOW: overflow interrupt flag
 220:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
 221:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     SET or RESET
 222:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
 223:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** FlagStatus rtc_interrupt_flag_get(uint32_t flag)
 224:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
 663              		.loc 1 224 1
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 8
 666              		@ frame_needed = 1, uses_anonymous_args = 0
 667              		@ link register save eliminated.
 668 0000 80B4     		push	{r7}
 669              	.LCFI55:
 670              		.cfi_def_cfa_offset 4
 671              		.cfi_offset 7, -4
 672 0002 83B0     		sub	sp, sp, #12
 673              	.LCFI56:
 674              		.cfi_def_cfa_offset 16
 675 0004 00AF     		add	r7, sp, #0
 676              	.LCFI57:
 677              		.cfi_def_cfa_register 7
 678 0006 7860     		str	r0, [r7, #4]
 225:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     if(RESET != (RTC_CTL & flag)){
 679              		.loc 1 225 18
 680 0008 064B     		ldr	r3, .L43
 681 000a 1A68     		ldr	r2, [r3]
 682              		.loc 1 225 26
 683 000c 7B68     		ldr	r3, [r7, #4]
 684 000e 1340     		ands	r3, r3, r2
 685              		.loc 1 225 7
 686 0010 002B     		cmp	r3, #0
 687 0012 01D0     		beq	.L41
 226:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****         return SET;
 688              		.loc 1 226 16
 689 0014 0123     		movs	r3, #1
 690 0016 00E0     		b	.L42
 691              	.L41:
 227:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     }else{
 228:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****         return RESET;
 692              		.loc 1 228 16
 693 0018 0023     		movs	r3, #0
 694              	.L42:
 229:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     }
 230:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 695              		.loc 1 230 1
 696 001a 1846     		mov	r0, r3
 697 001c 0C37     		adds	r7, r7, #12
 698              	.LCFI58:
 699              		.cfi_def_cfa_offset 4
 700 001e BD46     		mov	sp, r7
 701              	.LCFI59:
 702              		.cfi_def_cfa_register 13
 703              		@ sp needed
 704 0020 80BC     		pop	{r7}
 705              	.LCFI60:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 17


 706              		.cfi_restore 7
 707              		.cfi_def_cfa_offset 0
 708 0022 7047     		bx	lr
 709              	.L44:
 710              		.align	2
 711              	.L43:
 712 0024 04280040 		.word	1073752068
 713              		.cfi_endproc
 714              	.LFE67:
 716              		.section	.text.rtc_interrupt_flag_clear,"ax",%progbits
 717              		.align	1
 718              		.global	rtc_interrupt_flag_clear
 719              		.syntax unified
 720              		.thumb
 721              		.thumb_func
 723              	rtc_interrupt_flag_clear:
 724              	.LFB68:
 231:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
 232:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
 233:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      clear RTC interrupt flag status
 234:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  flag: specify which flag status to clear
 235:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****                 one or more parameters can be selected which are shown as below:
 236:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_INT_FLAG_SECOND: second interrupt flag
 237:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_INT_FLAG_ALARM: alarm interrupt flag
 238:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_INT_FLAG_OVERFLOW: overflow interrupt flag
 239:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
 240:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     none
 241:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
 242:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** void rtc_interrupt_flag_clear(uint32_t flag)
 243:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
 725              		.loc 1 243 1
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 8
 728              		@ frame_needed = 1, uses_anonymous_args = 0
 729              		@ link register save eliminated.
 730 0000 80B4     		push	{r7}
 731              	.LCFI61:
 732              		.cfi_def_cfa_offset 4
 733              		.cfi_offset 7, -4
 734 0002 83B0     		sub	sp, sp, #12
 735              	.LCFI62:
 736              		.cfi_def_cfa_offset 16
 737 0004 00AF     		add	r7, sp, #0
 738              	.LCFI63:
 739              		.cfi_def_cfa_register 7
 740 0006 7860     		str	r0, [r7, #4]
 244:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     /* clear RTC interrupt flag */
 245:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_CTL &= ~flag;
 741              		.loc 1 245 5
 742 0008 054B     		ldr	r3, .L46
 743 000a 1A68     		ldr	r2, [r3]
 744              		.loc 1 245 16
 745 000c 7B68     		ldr	r3, [r7, #4]
 746 000e DB43     		mvns	r3, r3
 747              		.loc 1 245 5
 748 0010 0349     		ldr	r1, .L46
 749              		.loc 1 245 13
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 18


 750 0012 1340     		ands	r3, r3, r2
 751 0014 0B60     		str	r3, [r1]
 246:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 752              		.loc 1 246 1
 753 0016 00BF     		nop
 754 0018 0C37     		adds	r7, r7, #12
 755              	.LCFI64:
 756              		.cfi_def_cfa_offset 4
 757 001a BD46     		mov	sp, r7
 758              	.LCFI65:
 759              		.cfi_def_cfa_register 13
 760              		@ sp needed
 761 001c 80BC     		pop	{r7}
 762              	.LCFI66:
 763              		.cfi_restore 7
 764              		.cfi_def_cfa_offset 0
 765 001e 7047     		bx	lr
 766              	.L47:
 767              		.align	2
 768              	.L46:
 769 0020 04280040 		.word	1073752068
 770              		.cfi_endproc
 771              	.LFE68:
 773              		.section	.text.rtc_interrupt_enable,"ax",%progbits
 774              		.align	1
 775              		.global	rtc_interrupt_enable
 776              		.syntax unified
 777              		.thumb
 778              		.thumb_func
 780              	rtc_interrupt_enable:
 781              	.LFB69:
 247:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
 248:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
 249:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      enable RTC interrupt
 250:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  interrupt: specify which interrupt to enbale
 251:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****                 one or more parameters can be selected which are shown as below:
 252:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_INT_SECOND: second interrupt
 253:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_INT_ALARM: alarm interrupt
 254:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_INT_OVERFLOW: overflow interrupt
 255:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
 256:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     none
 257:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
 258:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** void rtc_interrupt_enable(uint32_t interrupt)
 259:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
 782              		.loc 1 259 1
 783              		.cfi_startproc
 784              		@ args = 0, pretend = 0, frame = 8
 785              		@ frame_needed = 1, uses_anonymous_args = 0
 786              		@ link register save eliminated.
 787 0000 80B4     		push	{r7}
 788              	.LCFI67:
 789              		.cfi_def_cfa_offset 4
 790              		.cfi_offset 7, -4
 791 0002 83B0     		sub	sp, sp, #12
 792              	.LCFI68:
 793              		.cfi_def_cfa_offset 16
 794 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 19


 795              	.LCFI69:
 796              		.cfi_def_cfa_register 7
 797 0006 7860     		str	r0, [r7, #4]
 260:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_INTEN |= interrupt;
 798              		.loc 1 260 5
 799 0008 054B     		ldr	r3, .L49
 800 000a 1A68     		ldr	r2, [r3]
 801 000c 0449     		ldr	r1, .L49
 802              		.loc 1 260 15
 803 000e 7B68     		ldr	r3, [r7, #4]
 804 0010 1343     		orrs	r3, r3, r2
 805 0012 0B60     		str	r3, [r1]
 261:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 806              		.loc 1 261 1
 807 0014 00BF     		nop
 808 0016 0C37     		adds	r7, r7, #12
 809              	.LCFI70:
 810              		.cfi_def_cfa_offset 4
 811 0018 BD46     		mov	sp, r7
 812              	.LCFI71:
 813              		.cfi_def_cfa_register 13
 814              		@ sp needed
 815 001a 80BC     		pop	{r7}
 816              	.LCFI72:
 817              		.cfi_restore 7
 818              		.cfi_def_cfa_offset 0
 819 001c 7047     		bx	lr
 820              	.L50:
 821 001e 00BF     		.align	2
 822              	.L49:
 823 0020 00280040 		.word	1073752064
 824              		.cfi_endproc
 825              	.LFE69:
 827              		.section	.text.rtc_interrupt_disable,"ax",%progbits
 828              		.align	1
 829              		.global	rtc_interrupt_disable
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 834              	rtc_interrupt_disable:
 835              	.LFB70:
 262:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** 
 263:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** /*!
 264:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \brief      disable RTC interrupt
 265:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[in]  interrupt: specify which interrupt to disbale
 266:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****                 one or more parameters can be selected which are shown as below:
 267:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_INT_SECOND: second interrupt
 268:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_INT_ALARM: alarm interrupt
 269:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****       \arg        RTC_INT_OVERFLOW: overflow interrupt
 270:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \param[out] none
 271:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     \retval     none
 272:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** */
 273:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** void rtc_interrupt_disable(uint32_t interrupt)
 274:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** {
 836              		.loc 1 274 1
 837              		.cfi_startproc
 838              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 20


 839              		@ frame_needed = 1, uses_anonymous_args = 0
 840              		@ link register save eliminated.
 841 0000 80B4     		push	{r7}
 842              	.LCFI73:
 843              		.cfi_def_cfa_offset 4
 844              		.cfi_offset 7, -4
 845 0002 83B0     		sub	sp, sp, #12
 846              	.LCFI74:
 847              		.cfi_def_cfa_offset 16
 848 0004 00AF     		add	r7, sp, #0
 849              	.LCFI75:
 850              		.cfi_def_cfa_register 7
 851 0006 7860     		str	r0, [r7, #4]
 275:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c ****     RTC_INTEN &= ~interrupt;
 852              		.loc 1 275 5
 853 0008 054B     		ldr	r3, .L52
 854 000a 1A68     		ldr	r2, [r3]
 855              		.loc 1 275 18
 856 000c 7B68     		ldr	r3, [r7, #4]
 857 000e DB43     		mvns	r3, r3
 858              		.loc 1 275 5
 859 0010 0349     		ldr	r1, .L52
 860              		.loc 1 275 15
 861 0012 1340     		ands	r3, r3, r2
 862 0014 0B60     		str	r3, [r1]
 276:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rtc.c **** }
 863              		.loc 1 276 1
 864 0016 00BF     		nop
 865 0018 0C37     		adds	r7, r7, #12
 866              	.LCFI76:
 867              		.cfi_def_cfa_offset 4
 868 001a BD46     		mov	sp, r7
 869              	.LCFI77:
 870              		.cfi_def_cfa_register 13
 871              		@ sp needed
 872 001c 80BC     		pop	{r7}
 873              	.LCFI78:
 874              		.cfi_restore 7
 875              		.cfi_def_cfa_offset 0
 876 001e 7047     		bx	lr
 877              	.L53:
 878              		.align	2
 879              	.L52:
 880 0020 00280040 		.word	1073752064
 881              		.cfi_endproc
 882              	.LFE70:
 884              		.text
 885              	.Letext0:
 886              		.file 2 "C:/arm-toolchain/14.3/arm-none-eabi/include/machine/_default_types.h"
 887              		.file 3 "C:/arm-toolchain/14.3/arm-none-eabi/include/sys/_stdint.h"
 888              		.file 4 "./Firmware/CMSIS/GD/GD32F10x/Include/gd32f10x.h"
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_rtc.c
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:19     .text.rtc_configuration_mode_enter:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:25     .text.rtc_configuration_mode_enter:00000000 rtc_configuration_mode_enter
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:60     .text.rtc_configuration_mode_enter:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:65     .text.rtc_configuration_mode_exit:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:71     .text.rtc_configuration_mode_exit:00000000 rtc_configuration_mode_exit
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:106    .text.rtc_configuration_mode_exit:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:111    .text.rtc_counter_set:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:117    .text.rtc_counter_set:00000000 rtc_counter_set
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:166    .text.rtc_counter_set:00000028 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:172    .text.rtc_prescaler_set:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:178    .text.rtc_prescaler_set:00000000 rtc_prescaler_set
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:229    .text.rtc_prescaler_set:0000002c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:235    .text.rtc_lwoff_wait:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:241    .text.rtc_lwoff_wait:00000000 rtc_lwoff_wait
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:281    .text.rtc_lwoff_wait:0000001c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:286    .text.rtc_register_sync_wait:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:292    .text.rtc_register_sync_wait:00000000 rtc_register_sync_wait
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:339    .text.rtc_register_sync_wait:00000028 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:344    .text.rtc_alarm_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:350    .text.rtc_alarm_config:00000000 rtc_alarm_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:399    .text.rtc_alarm_config:00000028 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:405    .text.rtc_counter_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:411    .text.rtc_counter_get:00000000 rtc_counter_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:464    .text.rtc_counter_get:00000028 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:470    .text.rtc_divider_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:476    .text.rtc_divider_get:00000000 rtc_divider_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:530    .text.rtc_divider_get:0000002c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:536    .text.rtc_flag_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:542    .text.rtc_flag_get:00000000 rtc_flag_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:593    .text.rtc_flag_get:00000024 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:598    .text.rtc_flag_clear:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:604    .text.rtc_flag_clear:00000000 rtc_flag_clear
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:650    .text.rtc_flag_clear:00000020 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:655    .text.rtc_interrupt_flag_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:661    .text.rtc_interrupt_flag_get:00000000 rtc_interrupt_flag_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:712    .text.rtc_interrupt_flag_get:00000024 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:717    .text.rtc_interrupt_flag_clear:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:723    .text.rtc_interrupt_flag_clear:00000000 rtc_interrupt_flag_clear
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:769    .text.rtc_interrupt_flag_clear:00000020 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:774    .text.rtc_interrupt_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:780    .text.rtc_interrupt_enable:00000000 rtc_interrupt_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:823    .text.rtc_interrupt_enable:00000020 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:828    .text.rtc_interrupt_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:834    .text.rtc_interrupt_disable:00000000 rtc_interrupt_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccj9Pv1R.s:880    .text.rtc_interrupt_disable:00000020 $d

NO UNDEFINED SYMBOLS
