<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003648A1-20030102-D00000.TIF SYSTEM "US20030003648A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003648A1-20030102-D00001.TIF SYSTEM "US20030003648A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003648A1-20030102-D00002.TIF SYSTEM "US20030003648A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003648A1-20030102-D00003.TIF SYSTEM "US20030003648A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003648A1-20030102-D00004.TIF SYSTEM "US20030003648A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003648A1-20030102-D00005.TIF SYSTEM "US20030003648A1-20030102-D00005.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003648</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10141713</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020509</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-38756</doc-number>
</priority-application-number>
<filing-date>20010630</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/8242</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>239000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>240000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Method of fabricating capacitor having hafnium oxide</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Chang-Rock</given-name>
<family-name>Song</family-name>
</name>
<residence>
<residence-non-us>
<city>Kyoungki-do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<assignee>
<organization-name>Hynix Semiconductor, Inc.</organization-name>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>MARSHALL, GERSTEIN &amp; BORUN</name-1>
<name-2></name-2>
<address>
<address-1>6300 SEARS TOWER</address-1>
<address-2>233 SOUTH WACKER</address-2>
<city>CHICAGO</city>
<state>IL</state>
<postalcode>60606-6357</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">Disclosed herein is a method of fabricating a capacitor. The method includes the steps of: forming a Ti<highlight><subscript>1&minus;x </subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer on a substrate, wherein x is in a range from 0 to 0.5; forming an electrode layer on the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer; and forming a HfO<highlight><subscript>2 </subscript></highlight>layer on an interface between the electrode layer and the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer by performing a thermal treatment in an oxygen gas-containing atmosphere. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a method of fabricating a semiconductor device. More particularly, the invention relates to a method for fabricating a capacitor thereof. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Brief Description of Related Technology </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> As an integration of a semiconductor device becomes higher recently, studies are conducted to increase the charge storage area by forming a capacitor in a complicated structure such as a cylinder, fin, stack or hemispheric silicon (HSG) to secure sufficient capacitance. In addition, a dielectric layer of capacitor is formed of materials HfO<highlight><subscript>2</subscript></highlight>, Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3</subscript></highlight>, Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5</subscript></highlight>, SrTiO<highlight><subscript>3</subscript></highlight>, (Ba,Sr)TiO<highlight><subscript>3</subscript></highlight>, BLT, etc., of which dielectric constants are higher than SiO<highlight><subscript>2 </subscript></highlight>or Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4</subscript></highlight>. In particular, a hafnium oxide (HfO<highlight><subscript>2</subscript></highlight>) layer is a high dielectric layer currently studied for a gate insulation layer and a dielectric layer of a capacitor. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>1</bold></highlight>C are cross-sectional views illustrating a conventional method for fabricating a capacitor. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1</cross-reference> A, an inter-layer dielectric layer (ILD) <highlight><bold>12</bold></highlight> is formed on a surface of a semiconductor substrate <highlight><bold>11</bold></highlight> having transistors and bit lines, and a storage node contact mask (not shown) is formed on inter-layer dielectric layer (ILD) <highlight><bold>12</bold></highlight>. After that, a storage node contact hole is formed to expose a predetermined area of the surface of the semiconductor substrate <highlight><bold>11</bold></highlight> by etching the inter-layer dielectric layer <highlight><bold>12</bold></highlight> with the storage node contact mask. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Subsequently, a polysilicon layer is formed on the entire surface including the storage node contact hole, and then an etch-back process is carried out in order to form a polysilicon plug <highlight><bold>13</bold></highlight> in the contact hole to a predetermined depth. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> After that, a titanium silicide (TiSi<highlight><subscript>2</subscript></highlight>) <highlight><bold>14</bold></highlight> and a titanium nitride (TiN) layer <highlight><bold>15</bold></highlight> are formed on the polysilicon plug <highlight><bold>13</bold></highlight>. The TiSi<highlight><subscript>2 </subscript></highlight>layer <highlight><bold>14</bold></highlight> forms an ohmic contact with a following bottom electrode, and the TiN layer <highlight><bold>15</bold></highlight> serves as an anti-diffusion layer that prevents oxygen remaining inside the bottom electrode from diffusing into the polysilicon plug <highlight><bold>13</bold></highlight>, the storage node contact plug, or into the semiconductor substrate <highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1B, a</cross-reference> sacrificial oxide layer <highlight><bold>16</bold></highlight> that determines the height of the bottom electrode is formed on the inter-layer dielectric layer <highlight><bold>12</bold></highlight> and the TiN layer <highlight><bold>15</bold></highlight>, and then a storage node mask (not shown) using a photoresist is formed on the sacrificial oxide layer <highlight><bold>16</bold></highlight>. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Subsequently, the sacrificial oxide layer <highlight><bold>16</bold></highlight> is selectively etched with the storage node mask to form an opening in which a bottom electrode is aligned on the polysilicon plug <highlight><bold>13</bold></highlight> to be formed. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> Thereafter, a bottom electrode <highlight><bold>17</bold></highlight> is formed of metal over the surface of the sacrificial oxide layer <highlight><bold>16</bold></highlight> including the opening. After that, the bottom electrode is made to remain in the opening only through the process of etch-back or chemical mechanical polishing method so that the bottom electrode in the concavity is isolated from the neighboring bottom electrodes. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>C, on the entire surface including the bottom electrode <highlight><bold>17</bold></highlight>, a dielectric layer <highlight><bold>18</bold></highlight> and a top electrode <highlight><bold>19</bold></highlight> are formed successively. Here, the bottom electrode <highlight><bold>17</bold></highlight>, dielectric layer <highlight><bold>18</bold></highlight> and top electrode <highlight><bold>19</bold></highlight> are formed by the chemical vapor deposition (CVD) method, and the dielectric layer <highlight><bold>18</bold></highlight> is mostly made of a high dielectric layer, such as HfO<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> In the conventional method described above, a capacitor is formed connected to a plug by using a storage node contact mask. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> However, in a dynamic RAM (DRAM) over 4 Gbits that a fine design rule should be applied to, the storage node contact plug and the bottom electrode should not be misaligned. Also, to secure a sufficient capacitance, the height of the bottom electrode should be increased. This is a difficult because the plug height for interconnection becomes higher as the height of the bottom electrode gets higher. In addition, because the isolation gap from the neighboring bottom electrode is reduced, the current technology forming a bottom electrode, dielectric layer and top electrode by the CVD method has reached its limitation, so an atomic layer deposition (ALD) method is under development recently. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> However, the ALD method has a shortcoming that an extra thermal treatment, or plasma treatment should be performed in every step to improve the quality of the layers. This is because the ALD method conducts depositions at a low temperature to improve the step coverage. Due to such complicated processes and investment for new equipments, the production costs are high for the ALD method. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> It would be desirable to provide a method for fabricating a capacitor that avoids a rise in the production cost and complexity in production processes caused by performing a deposition and a subsequent treatment thereof whenever a layer is formed. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> It also would be desirable to provide a method for fabricating a capacitor that avoids a misalignment in masking or etching processes for connecting transistors and the capacitor. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> Accordingly, disclosed herein is a method of fabricating a capacitor, comprising the steps of: (a) forming a Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer on a substrate, wherein x is in a range from 0 to 0.5; (b) forming an electrode layer on the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer; and, (c) forming a HfO<highlight><subscript>2 </subscript></highlight>layer on an interface between the electrode layer and the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer by performing a thermal treatment in an oxygen gas-containing atmosphere. Such a capacitor will include a bottom electrode formed from the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer, a dielectric layer formed from the HfO<highlight><subscript>2 </subscript></highlight>layer, and a top electrode formed from the electrode layer. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> Also disclosed herein is a method for fabricating a capacitor, comprising the steps of: (a) forming an inter-layer dielectric layer on a silicon semiconductor substrate; (b) forming a contact hole that exposes a surface of the semiconductor substrate by selectively etching the inter-layer dielectric layer; (c) forming a Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer in the contact hole, wherein x is in a range from 0 to about 0.5; (d) forming an electrode layer on the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer; and forming a HfO<highlight><subscript>2 </subscript></highlight>layer on an interface between the electrode layer and the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer by performing a thermal treatment in an oxygen atmosphere. Such a capacitor will include a bottom electrode formed from the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer, a dielectric layer formed from the HfO<highlight><subscript>2 </subscript></highlight>layer, and a top electrode formed from the electrode layer.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWING FIGURES </heading>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Additional features of the invention will become apparent from the following description of the preferred embodiments taken in conjunction with the appended claims and the accompanying drawings, in which: </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>1</bold></highlight>C are cross-sectional views illustrating a conventional method for fabricating a capacitor; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 2A</cross-reference> to <highlight><bold>2</bold></highlight>C are cross-sectional views depicting a method for fabricating a capacitor in accordance with an embodiment of the present invention; and, </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a graph showing a phase stability of TiO<highlight><subscript>2 </subscript></highlight>and HfO<highlight><subscript>2</subscript></highlight>. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>A, an inter-layer dielectric layer <highlight><bold>22</bold></highlight> is deposited on a semiconductor substrate <highlight><bold>21</bold></highlight> having transistors and bit lines to insulate the substrate <highlight><bold>21</bold></highlight> from a capacitor to be formed subsequently. Thereafter, a storage node contact mask (not shown) is formed on the inter-layer dielectric layer <highlight><bold>22</bold></highlight> by using a photoresist. The inter-layer dielectric layer <highlight><bold>22</bold></highlight> is formed with an oxide layer to a thickness of about 5000 &angst; to about 20000 &angst;. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Subsequently, a storage node contact hole is formed to expose a predetermined part of the semiconductor substrate <highlight><bold>11</bold></highlight> by etching the inter-layer dielectric layer <highlight><bold>22</bold></highlight> with the storage node contact mask. Here, the storage node contact hole can be formed in a shape of a circle, stick, rectangle or polygon. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> Thereafter, a titanium layer is deposited on the entire surface including the storage node contact hole. After performing a rapid thermal process (RTP), an ohmic layer <highlight><bold>23</bold></highlight> of titanium silicide (TiSi<highlight><subscript>2</subscript></highlight>) is formed on the exposed semiconductor substrate <highlight><bold>21</bold></highlight> in the storage node contact hole to improve the contact resistance between the substrate <highlight><bold>21</bold></highlight> and a bottom electrode to be formed. The titanium layer is deposited by a method of sputtering, a chemical vapor deposition (CVD), or an atomic layer deposition (ALD) to a thickness of about 100 &angst; to about 500 &angst;. The rapid thermal process for forming the titanium silicide (TiSi<highlight><subscript>2</subscript></highlight>) <highlight><bold>23</bold></highlight> is performed in a nitrogen or argon atmosphere at a temperature of about 700&deg; C. to about 900&deg; C. for about 10 seconds to about 180 seconds. After that, non-reacted titanium is removed by wet-etching with ammonium hydroxide or sulphuric acid. At this moment, the wet-etching is carried out for about one minute to about 40 minutes. Meanwhile, after the deposition of titanium layer, an extra layer of titanium nitride (TiN) can be formed to a thickness of about 100 &angst; to about 500 &angst; by sputtering, CVD, or ALD methods. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> After removing any non-reacted titanium, a Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight> layer is formed by a sputtering, CVD, or ALD method, to a thickness of about 100 &angst; to about 300 &angst;. In case of depositing Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight> by the CVD or ALD methods, it can be deposited by gradually increasing the molar fraction of Hf relative to TiN to Ti<highlight><subscript>0.5</subscript></highlight>Hf<highlight><subscript>0.5</subscript></highlight>N. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 2B, a</cross-reference> Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>is made to remain only in the storage node contact hole by removing the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight> from the inter-layer dielectric layer <highlight><bold>22</bold></highlight>. At this moment, a photo-resist layer or a spin-on-glass (SOG) layer is coated on the entire surface including on the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight>, and the photo-resist layer or the SOG layer is selectively removed in order to leave the photo-resist layer or the SOG layer in the storage node contact hole only. After that, the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight> is etched back or polished chemically and mechanically using the photo-resist or the SOG as an etch mask or an anti-polish layer until the surface of the inter-layer dielectric layer <highlight><bold>22</bold></highlight> is exposed. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Subsequently, an electrode layer <highlight><bold>25</bold></highlight> is formed on the entire surface including Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>which remains in the storage node contact hole. Here, the electrode layer <highlight><bold>25</bold></highlight> is formed of a noble metal such as platinum, iridium, and ruthenium, and the electrode layer may be formed of a conductive oxide, or a complex layer of a noble metal and a conductive oxide. The electrode layer <highlight><bold>25</bold></highlight> is deposited by a sputtering, CVD, or ALD method to a thickness of about 50 &angst; to about 2000 &angst;. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> Here, the conductive oxides are IrO<highlight><subscript>2</subscript></highlight>, RuO<highlight><subscript>2</subscript></highlight>, SrRuO<highlight><subscript>3</subscript></highlight>, (Ba,Sr)RuO<highlight><subscript>3</subscript></highlight>, (Sr,Ca)RuO<highlight><subscript>3</subscript></highlight>, A<highlight><subscript>1&minus;x</subscript></highlight>Re<highlight><subscript>x</subscript></highlight>BzO<highlight><subscript>3 </subscript></highlight>(0&lE;x&lE;0.5, 0&lE;y&lE;0.5, 0.9&lE;z&lE;1.1, A&boxH;Y, La; Re&boxH;Sr, Ca; B&boxH;Cr, Mn, Fe) or La<highlight><subscript>1&minus;x</subscript></highlight>Sr<highlight><subscript>x</subscript></highlight>Co<highlight><subscript>1&minus;y</subscript></highlight>Cr<highlight><subscript>y</subscript></highlight>O<highlight><subscript>3</subscript></highlight>(0&lE;x&lE;0.5, 0&lE;y&lE;0.5). </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>C, the substrate is thermally treated in an atmosphere containing a gaseous mixture of O<highlight><subscript>2</subscript></highlight>&plus;N<highlight><subscript>2 </subscript></highlight>or O<highlight><subscript>2</subscript></highlight>&plus;Ar at a temperature of about 400&deg; C. to about 800&deg; C. for about 10 seconds to about 10 minutes. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> In a thermal treatment performed an O<highlight><subscript>2</subscript></highlight>-containing gaseous atmosphere, the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>is oxidized, thus forming a HfO<highlight><subscript>2 </subscript></highlight>layer <highlight><bold>26</bold></highlight> to a thickness of about 50 &angst; to about 300 &angst; on the interface of the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>and the electrode layer <highlight><bold>25</bold></highlight>. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> The non-reacted Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>that has not participated in the formation of the HfO<highlight><subscript>2 </subscript></highlight>layer <highlight><bold>26</bold></highlight> is used as a bottom electrode <highlight><bold>24</bold></highlight><highlight><italic>b</italic></highlight>, and the thermally-treated electrode layer <highlight><bold>25</bold></highlight> is used as a top electrode <highlight><bold>25</bold></highlight><highlight><italic>a</italic></highlight>, the HfO<highlight><subscript>2 </subscript></highlight>layer <highlight><bold>26</bold></highlight> being used as a dielectric layer of the capacitor. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Just as mentioned above, the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>forms the HfO<highlight><subscript>2 </subscript></highlight>layer <highlight><bold>26</bold></highlight> and the bottom electrode <highlight><bold>24</bold></highlight>B. So, the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>which is a storage node contact and anti-diffusion layer, is utilized as a bottom electrode <highlight><bold>24</bold></highlight><highlight><italic>b </italic></highlight>as well. Moreover, it simplifies a capacitor fabrication process by using the anti-diffusion Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>as a bottom electrode <highlight><bold>24</bold></highlight><highlight><italic>b</italic></highlight>, and forming a top electrode <highlight><bold>25</bold></highlight><highlight><italic>a </italic></highlight>on top of the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight><highlight><italic>a</italic></highlight>. That is, by forming only two layers (i.e., the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight> and the electrode layer <highlight><bold>25</bold></highlight>) and performing a thermal treatment (unlike the conventional technology that forms the five layers of a titanium silicide/titanium nitride/bottom electrode/dielectric layer/top electrode in order), it is possible to simplify the fabrication procedure. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> If the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight> is exposed in the O<highlight><subscript>2 </subscript></highlight>atmosphere without an electrode layer thereon and oxidized, the surface reacts with O<highlight><subscript>2 </subscript></highlight>so it becomes rough. Also, because the surface does not receive any compressive stress from outside, the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight> becomes swollen during the oxidation and forms fine cracks, thus inhibiting the obtainment of a quality HfO<highlight><subscript>2 </subscript></highlight>as good as can be used for a dielectric layer. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> Also, in the case of forming HfO<highlight><subscript>2 </subscript></highlight>by the CVD method or the ALD method, a high-temperature thermal treatment is necessary to improve the quality of HfO<highlight><subscript>2 </subscript></highlight>layer, because the oxidation reaction occurs at a low temperature. However, in an embodiment of the present invention, since the oxygen atom (O), which diffused through the electrode layer <highlight><bold>25</bold></highlight> on the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>is made to react with the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight><highlight><italic>a</italic></highlight>, the reaction time is very fast. Also, covered with the electrode <highlight><bold>25</bold></highlight>, the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>receives compressive stress from it and the interface between the HfO<highlight><subscript>2 </subscript></highlight>and the electrode layer <highlight><bold>25</bold></highlight> is smooth. Besides, with HfO<highlight><subscript>2 </subscript></highlight>formed through a thermal treatment, the lattice mismatch is relieved as much as possible, and the amount of surface charges that adversely affects leakage current is minimized. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> Extra nitrogen atoms (N) generated while the HfO<highlight><subscript>2 </subscript></highlight>is formed resolve back into the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight><highlight><italic>a</italic></highlight>, so no void is generated between the HfO<highlight><subscript>2 </subscript></highlight>layer <highlight><bold>26</bold></highlight> and the electric layer <highlight><bold>25</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> The capacitor formed in the above processes uses an electrode layer <highlight><bold>25</bold></highlight> as its top electrode <highlight><bold>25</bold></highlight>A; non-reacted Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight> as its bottom electrode <highlight><bold>24</bold></highlight>A; and the reaction product HfO<highlight><subscript>2 </subscript></highlight>layer <highlight><bold>26</bold></highlight> as its dielectric layer. A desired thickness of the dielectric layer can be obtained by controlling the temperature and time of a thermal treatment. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The oxide layer generated during the oxidation of Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N is not a TiO<highlight><subscript>2 </subscript></highlight>layer but a HfO<highlight><subscript>2 </subscript></highlight>layer can be known by a thermodynamic observation. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a graph showing the phase stability of TiO<highlight><subscript>2 </subscript></highlight>and HfO<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> With reference to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, since the partial pressure of oxygen (PO<highlight><subscript>2</subscript></highlight>) in the present of Hf/HfO<highlight><subscript>2 </subscript></highlight>is lower than the partial pressure of oxygen (PO<highlight><subscript>2</subscript></highlight>) in the present of Ti/TiO<highlight><subscript>2</subscript></highlight>, HfO<highlight><subscript>2 </subscript></highlight>is more stable than TiO<highlight><subscript>2 </subscript></highlight>thermodynamically. Accordingly, when Hf and Ti are mixed and thermally treated in an oxygen atmosphere, Hf which is less stable thermodynamically, is oxidized faster than Ti because the oxidation potential of Hf is bigger than that of Ti. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Likewise, in case Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N is oxidized, HfO<highlight><subscript>2 </subscript></highlight>is more stable thermodynamically than the TiO<highlight><subscript>2 </subscript></highlight>formed on the surface. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> A sacrificial oxide layer for a bottom electrode need not he formed, because the bottom electrode is directly formed in the storage node contact hole by the present invention, thus simplifying the processes by lowering the deposition height of the capacitor as well as ensuring the alignment of depositions. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> Also, this invention can obtain high quality of HfO2 and low leakage current by a solid reaction method through one-time thermal treatment with no need for a chemical vapor deposition (CVD) device or atomic layer deposition (ALD) device to form the HfO<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> The present invention also simplifies the fabrication process as well by forming a HfO<highlight><subscript>2</subscript></highlight>, bottom electrode, top electrode through one-time thermal treatment after depositing a Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N and a conductive layer successively. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> While the present invention has been described with respect to certain preferred embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the scope of the invention as defined in the following claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method of fabricating a capacitor, the method comprising the steps of: 
<claim-text>(a) forming a Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer on a substrate, wherein x is in a range from 0 to about 0.5; </claim-text>
<claim-text>(b) forming an electrode layer on the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer; and </claim-text>
<claim-text>(c) forming a HfO<highlight><subscript>2 </subscript></highlight>layer on an interface between the electrode layer and the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer by performing a thermal treatment in an oxygen gas-containing atmosphere, </claim-text>
<claim-text>said capacitor comprising a bottom electrode formed from the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer, a dielectric layer is formed with the HfO<highlight><subscript>2 </subscript></highlight>layer, and a top electrode formed from the electrode layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the HfO<highlight><subscript>2 </subscript></highlight>layer is formed to a thickness of about 50 &angst; to about 300 &angst;. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the thermal treatment is performed in atmosphere comprising a gas mixture of oxygen and nitrogen, or oxygen and argon. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the thermal treatment is performed at a temperature of about 400&deg; C. to about 800&deg; C. for about 10 seconds to 10 minutes. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer is formed by sputtering, chemical vapor deposition (CVD), or atomic layer deposition (ALD). </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer is formed to a thickness of about 100 &angst; to about 300 &angst;. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer is formed by chemical vapor deposition (CVD) or atomic layer deposition (ALD) said method further comprising the step of gradually increasing a molar fraction of Hf relative to TiN to Ti<highlight><subscript>0.5</subscript></highlight>Hf<highlight><subscript>0.5</subscript></highlight>N. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. A method of fabricating a capacitor, the comprising the steps of: 
<claim-text>(a) forming an inter-layer dielectric layer on a silicon semiconductor substrate; </claim-text>
<claim-text>(b) forming a contact hole by selectively etching the inter-layer dielectric layer to expose the surface of the semiconductor substrate; </claim-text>
<claim-text>(c) forming a Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer in the contact hole, wherein x is in a range from 0 to about 0.5; </claim-text>
<claim-text>(d) forming an electrode layer on the the Ti<highlight><subscript>1&minus;</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer; and </claim-text>
<claim-text>(e) forming a HfO<highlight><subscript>2 </subscript></highlight>layer on an interface between the electrode layer and the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer by performing a thermal treatment in an oxygen gas-containing atmosphere, </claim-text>
<claim-text>said capacitor comprising a bottom electrode formed from the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer, a dielectric layer formed from the HfO<highlight><subscript>2 </subscript></highlight>layer, and a top electrode formed from the electrode layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, further comprising the step of forming an ohmic contact layer between the semiconductor layer and the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein the HfO<highlight><subscript>2 </subscript></highlight>layer is formed to a thickness of about 50 &angst; to about 300 &angst;. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein the thermal treatment is performed in an atmosphere comprising a gas mixture of oxygen and nitrogen, or oxygen and argon. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein the thermal treatment is performed at a temperature of about 400&deg; C. to about 800&deg; C. for about 10 seconds to about 10 minutes. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer is formed by sputtering, chemical vapor deposition (CVD), or atomic layer deposition (ALD). </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer is formed to a thickness of about 100 &angst; to about 300 &angst;. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer is formed by chemical vapor deposition (CVD) or atomic layer deposition (ALD), said method further comprising the step of gradually increasing a molar fraction of Hf relative to TiN to Ti<highlight><subscript>0.5</subscript></highlight>Hf<highlight><subscript>0.5</subscript></highlight>N. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein step (c) comprises the steps of: 
<claim-text>(i) forming an anti-polish layer or an etch mask on the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer in the contact hole; and </claim-text>
<claim-text>(ii) applying a chemical mechanical polish or an etch-back process to the Ti<highlight><subscript>1&minus;x</subscript></highlight>Hf<highlight><subscript>x</subscript></highlight>N layer until the surface of the inter-layer dielectric layer is exposed. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein the anti-polish layer or the etch mask is formed of photoresist or spin-on-glass.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2C,3</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003648A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003648A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003648A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003648A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003648A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003648A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
