ModuleName week0302
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 208 ,X2: 272 ,Y2: 208
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 368 ,Y1: 280 ,X2: 392 ,Y2: 280
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 456 ,Y1: 360 ,X2: 472 ,Y2: 360
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 368 ,Y1: 336 ,X2: 392 ,Y2: 336
Edge X1: 392 ,Y1: 336 ,X2: 392 ,Y2: 352
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 368 ,Y1: 392 ,X2: 392 ,Y2: 392
Edge X1: 392 ,Y1: 368 ,X2: 392 ,Y2: 392
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 48 ,X2: 168 ,Y2: 48
Edge X1: 168 ,Y1: 48 ,X2: 168 ,Y2: 200
Edge X1: 168 ,Y1: 200 ,X2: 200 ,Y2: 200
Edge X1: 168 ,Y1: 200 ,X2: 168 ,Y2: 264
Edge X1: 168 ,Y1: 264 ,X2: 200 ,Y2: 264
Edge X1: 168 ,Y1: 264 ,X2: 168 ,Y2: 384
Edge X1: 168 ,Y1: 384 ,X2: 168 ,Y2: 480
Edge X1: 168 ,Y1: 384 ,X2: 304 ,Y2: 384
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 120 ,X2: 120 ,Y2: 120
Edge X1: 120 ,Y1: 120 ,X2: 120 ,Y2: 216
Edge X1: 120 ,Y1: 216 ,X2: 200 ,Y2: 216
Edge X1: 120 ,Y1: 216 ,X2: 120 ,Y2: 280
Edge X1: 120 ,Y1: 280 ,X2: 200 ,Y2: 280
Edge X1: 120 ,Y1: 280 ,X2: 120 ,Y2: 400
Edge X1: 120 ,Y1: 400 ,X2: 120 ,Y2: 480
Edge X1: 120 ,Y1: 400 ,X2: 304 ,Y2: 400
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 296 ,Y1: 328 ,X2: 304 ,Y2: 328
Edge X1: 296 ,Y1: 288 ,X2: 296 ,Y2: 328
Edge X1: 88 ,Y1: 288 ,X2: 296 ,Y2: 288
Edge X1: 296 ,Y1: 288 ,X2: 304 ,Y2: 288
Edge X1: 88 ,Y1: 168 ,X2: 88 ,Y2: 288
Edge X1: 64 ,Y1: 168 ,X2: 88 ,Y2: 168
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 344 ,X2: 304 ,Y2: 344
Edge X1: 280 ,Y1: 272 ,X2: 280 ,Y2: 344
Edge X1: 264 ,Y1: 272 ,X2: 280 ,Y2: 272
Edge X1: 280 ,Y1: 272 ,X2: 304 ,Y2: 272
End
Branches
End
End
Ports
Port Left: 64 Top: 48 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 120 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 168 ,Orientation: 0
Portname: Cin ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 392 Top: 280 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 472 Top: 360 ,Orientation: 0
Portname: Cout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 200 Top: 192
Name: s0
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 200 Top: 256
Name: s1
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 304 Top: 264
Name: s2
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 304 Top: 320
Name: s3
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 304 Top: 376
Name: s4
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 392 Top: 344
Name: s5
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
End
Texts
End
Links
End
