
ubuntu-preinstalled/sg_reset_wp:     file format elf32-littlearm


Disassembly of section .init:

00000778 <.init>:
 778:	push	{r3, lr}
 77c:	bl	d70 <set_scsi_pt_cdb@plt+0x4dc>
 780:	pop	{r3, pc}

Disassembly of section .plt:

00000784 <get_scsi_pt_os_err@plt-0x14>:
 784:	push	{lr}		; (str lr, [sp, #-4]!)
 788:	ldr	lr, [pc, #4]	; 794 <get_scsi_pt_os_err@plt-0x4>
 78c:	add	lr, pc, lr
 790:	ldr	pc, [lr, #8]!
 794:	andeq	r1, r1, r0, ror #15

00000798 <get_scsi_pt_os_err@plt>:
 798:	add	ip, pc, #0, 12
 79c:	add	ip, ip, #69632	; 0x11000
 7a0:	ldr	pc, [ip, #2016]!	; 0x7e0

000007a4 <__cxa_finalize@plt>:
 7a4:	add	ip, pc, #0, 12
 7a8:	add	ip, ip, #69632	; 0x11000
 7ac:	ldr	pc, [ip, #2008]!	; 0x7d8

000007b0 <construct_scsi_pt_obj@plt>:
 7b0:	add	ip, pc, #0, 12
 7b4:	add	ip, ip, #69632	; 0x11000
 7b8:	ldr	pc, [ip, #2000]!	; 0x7d0

000007bc <sg_cmds_close_device@plt>:
 7bc:	add	ip, pc, #0, 12
 7c0:	add	ip, ip, #69632	; 0x11000
 7c4:	ldr	pc, [ip, #1992]!	; 0x7c8

000007c8 <__stack_chk_fail@plt>:
 7c8:	add	ip, pc, #0, 12
 7cc:	add	ip, ip, #69632	; 0x11000
 7d0:	ldr	pc, [ip, #1984]!	; 0x7c0

000007d4 <pr2serr@plt>:
 7d4:	add	ip, pc, #0, 12
 7d8:	add	ip, ip, #69632	; 0x11000
 7dc:	ldr	pc, [ip, #1976]!	; 0x7b8

000007e0 <__libc_start_main@plt>:
 7e0:	add	ip, pc, #0, 12
 7e4:	add	ip, ip, #69632	; 0x11000
 7e8:	ldr	pc, [ip, #1968]!	; 0x7b0

000007ec <__gmon_start__@plt>:
 7ec:	add	ip, pc, #0, 12
 7f0:	add	ip, ip, #69632	; 0x11000
 7f4:	ldr	pc, [ip, #1960]!	; 0x7a8

000007f8 <getopt_long@plt>:
 7f8:	add	ip, pc, #0, 12
 7fc:	add	ip, ip, #69632	; 0x11000
 800:	ldr	pc, [ip, #1952]!	; 0x7a0

00000804 <sg_if_can2stderr@plt>:
 804:	add	ip, pc, #0, 12
 808:	add	ip, ip, #69632	; 0x11000
 80c:	ldr	pc, [ip, #1944]!	; 0x798

00000810 <do_scsi_pt@plt>:
 810:	add	ip, pc, #0, 12
 814:	add	ip, ip, #69632	; 0x11000
 818:	ldr	pc, [ip, #1936]!	; 0x790

0000081c <destruct_scsi_pt_obj@plt>:
 81c:	add	ip, pc, #0, 12
 820:	add	ip, ip, #69632	; 0x11000
 824:	ldr	pc, [ip, #1928]!	; 0x788

00000828 <sg_get_llnum@plt>:
 828:	add	ip, pc, #0, 12
 82c:	add	ip, ip, #69632	; 0x11000
 830:	ldr	pc, [ip, #1920]!	; 0x780

00000834 <sg_convert_errno@plt>:
 834:	add	ip, pc, #0, 12
 838:	add	ip, ip, #69632	; 0x11000
 83c:	ldr	pc, [ip, #1912]!	; 0x778

00000840 <set_scsi_pt_sense@plt>:
 840:	add	ip, pc, #0, 12
 844:	add	ip, ip, #69632	; 0x11000
 848:	ldr	pc, [ip, #1904]!	; 0x770

0000084c <safe_strerror@plt>:
 84c:	add	ip, pc, #0, 12
 850:	add	ip, ip, #69632	; 0x11000
 854:	ldr	pc, [ip, #1896]!	; 0x768

00000858 <sg_cmds_process_resp@plt>:
 858:	add	ip, pc, #0, 12
 85c:	add	ip, ip, #69632	; 0x11000
 860:	ldr	pc, [ip, #1888]!	; 0x760

00000864 <sg_get_category_sense_str@plt>:
 864:	add	ip, pc, #0, 12
 868:	add	ip, ip, #69632	; 0x11000
 86c:	ldr	pc, [ip, #1880]!	; 0x758

00000870 <sg_get_num@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #69632	; 0x11000
 878:	ldr	pc, [ip, #1872]!	; 0x750

0000087c <sg_cmds_open_device@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #69632	; 0x11000
 884:	ldr	pc, [ip, #1864]!	; 0x748

00000888 <abort@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #69632	; 0x11000
 890:	ldr	pc, [ip, #1856]!	; 0x740

00000894 <set_scsi_pt_cdb@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1848]!	; 0x738

Disassembly of section .text:

000008a0 <.text>:
 8a0:	svcmi	0x00f0e92d
 8a4:	ldmmi	r8!, {r1, r2, r9, sl, lr}^
 8a8:	ldmibmi	r8!, {r0, r1, r2, r3, r9, sl, lr}^
 8ac:	ldrbtmi	fp, [r8], #-169	; 0xffffff57
 8b0:	strcs	r4, [r0, #-3063]	; 0xfffff409
 8b4:	stmib	sp, {r0, r1, r2, r4, r5, r6, r7, r9, fp, lr}^
 8b8:	ldrbtmi	r5, [fp], #-1290	; 0xfffffaf6
 8bc:	ldrbtmi	r9, [sl], #-1286	; 0xfffffafa
 8c0:			; <UNDEFINED> instruction: 0xf10d9509
 8c4:	strls	r0, [r8, #-2608]	; 0xfffff5d0
 8c8:	stmdapl	r1, {r0, r3, r5, r7, r9, sl, lr}^
 8cc:	strtmi	r4, [fp], r8, lsr #13
 8d0:	stmdavs	r9, {r2, r3, r4, r9, sl, lr}
 8d4:			; <UNDEFINED> instruction: 0xf04f9127
 8d8:	stmibmi	pc!, {r8}^	; <UNPREDICTABLE>
 8dc:	tstls	r7, r9, ror r4
 8e0:			; <UNDEFINED> instruction: 0x46234639
 8e4:			; <UNDEFINED> instruction: 0xf8cd4630
 8e8:	andls	sl, r5, #0
 8ec:	eorslt	pc, r0, sp, asr #17
 8f0:	svc	0x0082f7ff
 8f4:	rsbsle	r1, r7, r1, asr #24
 8f8:	teqeq	pc, r0, lsr #3	; <UNPREDICTABLE>
 8fc:	ldmdbcs	fp!, {r0, r2, r9, fp, ip, pc}
 900:	ldm	pc, {r0, r1, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
 904:	subvs	pc, ip, #1
 908:	eorsvs	r6, sp, #536870918	; 0x20000006
 90c:	rsbvs	r6, r2, #536870918	; 0x20000006
 910:	rsbvs	r6, r2, #536870918	; 0x20000006
 914:	rsbvs	r6, r2, #536870918	; 0x20000006
 918:	rsbvs	r2, r2, #-2147483624	; 0x80000018
 91c:	rsbvs	r1, r2, #1568	; 0x620
 920:	rsbvs	r6, r2, #536870918	; 0x20000006
 924:	rsbvs	r6, r2, #536870918	; 0x20000006
 928:	rsbvs	r6, r2, #268435458	; 0x10000002
 92c:	sfmmi	f6, 2, [r2], #-392	; 0xfffffe78
 930:	rsbvs	r6, r2, #536870918	; 0x20000006
 934:	rsbvs	r6, r2, #536870918	; 0x20000006
 938:	rsbvs	r6, r2, #536870918	; 0x20000006
 93c:	rsbvs	r3, r2, #25690112	; 0x1880000
 940:			; <UNDEFINED> instruction: 0xf04f2462
 944:	strb	r0, [fp, r1, lsl #18]
 948:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 94c:	blls	1fa874 <set_scsi_pt_cdb@plt+0x1f9fe0>
 950:	andls	r4, r5, #3440640	; 0x348000
 954:	stmdavs	r8, {r0, r3, r4, r6, fp, ip, lr}
 958:	svc	0x0066f7ff
 95c:	strmi	r1, [r5], -sl, asr #24
 960:			; <UNDEFINED> instruction: 0xf1b0bf08
 964:	bls	150968 <set_scsi_pt_cdb@plt+0x1500d4>
 968:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
 96c:	tstls	fp, r1, lsl #6
 970:	ldr	r9, [r5, r9, lsl #6]!
 974:	movwcc	r9, #6918	; 0x1b06
 978:	movwcs	r9, #4870	; 0x1306
 97c:	str	r9, [pc, r8, lsl #6]!
 980:	stmibmi	r6, {r0, r1, r2, r8, r9, fp, ip, pc}^
 984:	ldmdapl	r9, {r0, r2, r9, ip, pc}^
 988:			; <UNDEFINED> instruction: 0xf7ff6808
 98c:	bls	17c75c <set_scsi_pt_cdb@plt+0x17bec8>
 990:	svccc	0x0080f5b0
 994:	rscshi	pc, fp, r0, lsl #1
 998:	movwls	fp, #41603	; 0xa283
 99c:	stmiami	r0, {r5, r7, r8, r9, sl, sp, lr, pc}^
 9a0:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
 9a4:	svc	0x0016f7ff
 9a8:	ldrbtmi	r4, [r8], #-2238	; 0xfffff742
 9ac:	svc	0x0012f7ff
 9b0:	blmi	fed934ac <set_scsi_pt_cdb@plt+0xfed92c18>
 9b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 9b8:	blls	9daa28 <set_scsi_pt_cdb@plt+0x9da194>
 9bc:			; <UNDEFINED> instruction: 0xf040405a
 9c0:			; <UNDEFINED> instruction: 0x4620815a
 9c4:	pop	{r0, r3, r5, ip, sp, pc}
 9c8:			; <UNDEFINED> instruction: 0x46018ff0
 9cc:	strcs	r4, [r1], #-2231	; 0xfffff749
 9d0:			; <UNDEFINED> instruction: 0xf7ff4478
 9d4:	ldmmi	r6!, {r8, r9, sl, fp, sp, lr, pc}
 9d8:			; <UNDEFINED> instruction: 0xf7ff4478
 9dc:	ldmmi	r5!, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
 9e0:			; <UNDEFINED> instruction: 0xf7ff4478
 9e4:			; <UNDEFINED> instruction: 0xe7e3eef8
 9e8:			; <UNDEFINED> instruction: 0x46044bb3
 9ec:			; <UNDEFINED> instruction: 0xf8529a07
 9f0:			; <UNDEFINED> instruction: 0xf8dbb003
 9f4:	adcsmi	r1, r1, #0
 9f8:	movwcs	sp, #2833	; 0xb11
 9fc:	cmnlt	sl, #8, 20	; 0x8000
 a00:	svceq	0x0000f1b9
 a04:	stmiami	sp!, {r0, r2, r3, r5, ip, lr, pc}
 a08:			; <UNDEFINED> instruction: 0xf7ff4478
 a0c:	stmibmi	ip!, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
 a10:	stmiami	ip!, {sl, sp}
 a14:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
 a18:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
 a1c:	mcrrne	7, 12, lr, sl, cr8
 a20:	eorcc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
 a24:			; <UNDEFINED> instruction: 0xf8cb42b2
 a28:	ble	ff9c8a30 <set_scsi_pt_cdb@plt+0xff9c819c>
 a2c:	ldrbtmi	r4, [ip], #-3238	; 0xfffff35a
 a30:	eorne	pc, r2, r7, asr r8	; <UNPREDICTABLE>
 a34:			; <UNDEFINED> instruction: 0xf7ff4620
 a38:			; <UNDEFINED> instruction: 0xf8dbeece
 a3c:	andcc	r2, r1, #0
 a40:	andcs	pc, r0, fp, asr #17
 a44:	blle	ffcd1514 <set_scsi_pt_cdb@plt+0xffcd0c80>
 a48:	strcs	r4, [r1], #-2208	; 0xfffff760
 a4c:			; <UNDEFINED> instruction: 0xf7ff4478
 a50:	ldmmi	pc, {r1, r6, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
 a54:			; <UNDEFINED> instruction: 0xf7ff4478
 a58:			; <UNDEFINED> instruction: 0xe7a9eebe
 a5c:	svceq	0x0000f1b9
 a60:			; <UNDEFINED> instruction: 0xf1b8d1d5
 a64:	tstle	r2, r0, lsl #30
 a68:	bcs	27294 <set_scsi_pt_cdb@plt+0x26a00>
 a6c:	blcs	34c10 <set_scsi_pt_cdb@plt+0x3437c>
 a70:	addshi	pc, r3, r0
 a74:	tstcs	r0, r6, lsl #30
 a78:	movwls	r4, #22040	; 0x5618
 a7c:			; <UNDEFINED> instruction: 0xf7ff463a
 a80:	mcrne	14, 0, lr, cr6, cr14, {7}
 a84:	blmi	fe4f7830 <set_scsi_pt_cdb@plt+0xfe4f6f9c>
 a88:	bls	2ec6cc <set_scsi_pt_cdb@plt+0x2ebe38>
 a8c:	ldrbtmi	r4, [fp], #-1748	; 0xfffff92c
 a90:	blx	fe4af34c <set_scsi_pt_cdb@plt+0xfe4aeab8>
 a94:	strls	pc, [sp, #-3714]	; 0xfffff17e
 a98:			; <UNDEFINED> instruction: 0xf8cdcb0f
 a9c:	stcls	0, cr14, [sl, #-192]	; 0xffffff40
 aa0:	andeq	lr, pc, r7, lsl #17
 aa4:	ldm	ip!, {r0, r2, r3, r5, r6, r9, fp, ip, sp, pc}
 aa8:			; <UNDEFINED> instruction: 0xf8ad0003
 aac:			; <UNDEFINED> instruction: 0xf8cd5048
 ab0:			; <UNDEFINED> instruction: 0xf8cd003e
 ab4:			; <UNDEFINED> instruction: 0xf1b81042
 ab8:	andle	r0, r2, r0, lsl #30
 abc:			; <UNDEFINED> instruction: 0xf88d2301
 ac0:	blls	18cbf0 <set_scsi_pt_cdb@plt+0x18c35c>
 ac4:	cmnle	r6, r0, lsl #22
 ac8:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
 acc:	stmdacs	r0, {r0, r2, r9, sl, lr}
 ad0:	sbcshi	pc, r3, r0
 ad4:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
 ad8:	andscs	r4, r0, #59768832	; 0x3900000
 adc:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
 ae0:	subcs	r4, r0, #68157440	; 0x4100000
 ae4:			; <UNDEFINED> instruction: 0xf7ff4628
 ae8:	stcls	14, cr14, [r6], {172}	; 0xac
 aec:			; <UNDEFINED> instruction: 0x4631223c
 af0:	strtmi	r4, [r3], -r8, lsr #12
 af4:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 af8:	tstls	r1, r1, lsl #2
 afc:	ldmdbmi	r6!, {r8, r9, sp}^
 b00:	andhi	pc, r0, sp, asr #17
 b04:			; <UNDEFINED> instruction: 0xf8cd4479
 b08:	strls	sl, [r2], #-12
 b0c:	strtmi	r4, [r8], -r2, lsl #12
 b10:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 b14:			; <UNDEFINED> instruction: 0xf0001c43
 b18:	mulcc	r2, r4, r0
 b1c:	strtmi	sp, [r8], -r1, rrx
 b20:	mrc	7, 3, APSR_nzcv, cr12, cr15, {7}
 b24:			; <UNDEFINED> instruction: 0xf7ff4630
 b28:	stmdacs	r0, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
 b2c:	addshi	pc, r5, r0, asr #5
 b30:	blls	189b38 <set_scsi_pt_cdb@plt+0x1892a4>
 b34:	stfcsd	f3, [r0], {203}	; 0xcb
 b38:	strbtcs	fp, [r3], #-4024	; 0xfffff048
 b3c:	stmdami	r7!, {r3, r4, r5, r8, r9, sl, sp, lr, pc}^
 b40:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
 b44:	mcr	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 b48:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
 b4c:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 b50:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
 b54:	mrc	7, 1, APSR_nzcv, cr14, cr15, {7}
 b58:	rsbsmi	lr, r6, #11010048	; 0xa80000
 b5c:	cmnle	r5, r0, lsl #30
 b60:			; <UNDEFINED> instruction: 0xf7ff4630
 b64:	strmi	lr, [r4], -r8, ror #28
 b68:	ldmdami	pc, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
 b6c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
 b70:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 b74:	bicsle	r2, lr, r0, lsl #16
 b78:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
 b7c:	mcr	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 b80:	ldmdami	fp, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
 b84:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 b88:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 b8c:	ldmdami	r9, {r4, r8, r9, sl, sp, lr, pc}^
 b90:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 b94:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
 b98:	ldmdami	r7, {r1, r3, r8, r9, sl, sp, lr, pc}^
 b9c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 ba0:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
 ba4:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
 ba8:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
 bac:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
 bb0:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
 bb4:	ldmdami	r3, {r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
 bb8:			; <UNDEFINED> instruction: 0xf8df46b8
 bbc:	strcs	r9, [r0, #-332]	; 0xfffffeb4
 bc0:			; <UNDEFINED> instruction: 0xf7ff4478
 bc4:	ldrbtmi	lr, [r9], #3592	; 0xe08
 bc8:	blne	7ec30 <set_scsi_pt_cdb@plt+0x7e39c>
 bcc:	strbmi	r3, [r8], -r1, lsl #10
 bd0:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 bd4:	mvnsle	r2, r0, lsl sp
 bd8:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
 bdc:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
 be0:	stcls	7, cr14, [ip], {114}	; 0x72
 be4:	tsteq	r4, #164, 2	; 0x29	; <UNPREDICTABLE>
 be8:	ldmible	r8, {r0, r8, r9, fp, sp}
 bec:			; <UNDEFINED> instruction: 0xf7ff4628
 bf0:	stccs	14, cr14, [r0], {22}
 bf4:	stccs	0, cr13, [r9], {150}	; 0x96
 bf8:	cmpcs	r0, sl, lsr #32
 bfc:	strbmi	r9, [r2], -r6, lsl #22
 c00:			; <UNDEFINED> instruction: 0xf7ff4620
 c04:	stmdami	r2, {r4, r5, r9, sl, fp, sp, lr, pc}^
 c08:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
 c0c:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
 c10:			; <UNDEFINED> instruction: 0xf7ff4630
 c14:	stmdacs	r0, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
 c18:	submi	sp, r0, #569344	; 0x8b000
 c1c:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
 c20:	ldmdami	ip!, {r0, r9, sl, lr}
 c24:			; <UNDEFINED> instruction: 0xf7ff4478
 c28:			; <UNDEFINED> instruction: 0xe782edd6
 c2c:			; <UNDEFINED> instruction: 0xf7ff4630
 c30:	blls	17c470 <set_scsi_pt_cdb@plt+0x17bbdc>
 c34:			; <UNDEFINED> instruction: 0x46024619
 c38:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
 c3c:	stcl	7, cr15, [sl, #1020]	; 0x3fc
 c40:	strtmi	lr, [r8], -lr, lsl #15
 c44:	stc	7, cr15, [r8, #1020]!	; 0x3fc
 c48:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
 c4c:	strb	r4, [sp, r4, lsl #12]
 c50:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
 c54:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
 c58:	submi	lr, r4, #57147392	; 0x3680000
 c5c:			; <UNDEFINED> instruction: 0xf7ff4620
 c60:			; <UNDEFINED> instruction: 0x4601edf6
 c64:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
 c68:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
 c6c:			; <UNDEFINED> instruction: 0xf7ff4620
 c70:	strmi	lr, [r4], -r2, ror #27
 c74:			; <UNDEFINED> instruction: 0xf7ffe75d
 c78:	stmdami	sl!, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
 c7c:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
 c80:			; <UNDEFINED> instruction: 0xf7ff4478
 c84:	ldr	lr, [r8, r8, lsr #27]!
 c88:	andeq	r1, r1, r2, asr #13
 c8c:	andeq	r0, r0, r0, ror r0
 c90:	andeq	r1, r1, sl, asr #14
 c94:	andeq	r0, r0, r6, asr #11
 c98:	muleq	r1, r4, r6
 c9c:	andeq	r0, r0, r8, lsl #1
 ca0:	andeq	r0, r0, lr, lsr #10
 ca4:	muleq	r0, sl, r5
 ca8:			; <UNDEFINED> instruction: 0x000115bc
 cac:			; <UNDEFINED> instruction: 0x000007b8
 cb0:	strdeq	r0, [r0], -r8
 cb4:	andeq	r0, r0, r4, ror #10
 cb8:	andeq	r0, r0, r4, ror r0
 cbc:	andeq	r0, r0, r4, asr #15
 cc0:	andeq	r0, r0, ip, ror #15
 cc4:	strdeq	r0, [r0], -sl
 cc8:	andeq	r0, r0, lr, ror r7
 ccc:	andeq	r0, r0, r4, lsl #9
 cd0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 cd4:	andeq	r0, r0, sl, asr r9
 cd8:	andeq	r0, r0, r8, asr #15
 cdc:	ldrdeq	r0, [r0], -lr
 ce0:	andeq	r0, r0, r6, lsl #7
 ce4:	strdeq	r0, [r0], -r2
 ce8:	ldrdeq	r0, [r0], -r6
 cec:	andeq	r0, r0, r2, ror #15
 cf0:	andeq	r0, r0, r2, ror #11
 cf4:	strdeq	r0, [r0], -lr
 cf8:			; <UNDEFINED> instruction: 0x000006b6
 cfc:	andeq	r0, r0, sl, lsr #6
 d00:	muleq	r0, r6, r3
 d04:	andeq	r0, r0, r0, asr #13
 d08:	ldrdeq	r0, [r0], -sl
 d0c:	andeq	r0, r0, lr, asr #11
 d10:	andeq	r0, r0, r2, lsl #14
 d14:	andeq	r0, r0, ip, lsl #14
 d18:	andeq	r0, r0, r2, lsr r6
 d1c:	andeq	r0, r0, lr, lsl #13
 d20:	andeq	r0, r0, sl, asr #13
 d24:	andeq	r0, r0, r8, lsr #12
 d28:	bleq	3ce6c <set_scsi_pt_cdb@plt+0x3c5d8>
 d2c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 d30:	strbtmi	fp, [sl], -r2, lsl #24
 d34:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 d38:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 d3c:	ldrmi	sl, [sl], #776	; 0x308
 d40:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 d44:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 d48:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 d4c:			; <UNDEFINED> instruction: 0xf85a4b06
 d50:	stmdami	r6, {r0, r1, ip, sp}
 d54:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 d58:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
 d5c:	ldc	7, cr15, [r4, #1020]	; 0x3fc
 d60:	andeq	r1, r1, r4, lsl r2
 d64:	andeq	r0, r0, r4, rrx
 d68:	andeq	r0, r0, ip, ror r0
 d6c:	andeq	r0, r0, r0, lsl #1
 d70:	ldr	r3, [pc, #20]	; d8c <set_scsi_pt_cdb@plt+0x4f8>
 d74:	ldr	r2, [pc, #20]	; d90 <set_scsi_pt_cdb@plt+0x4fc>
 d78:	add	r3, pc, r3
 d7c:	ldr	r2, [r3, r2]
 d80:	cmp	r2, #0
 d84:	bxeq	lr
 d88:	b	7ec <__gmon_start__@plt>
 d8c:	strdeq	r1, [r1], -r4
 d90:	andeq	r0, r0, r8, ror r0
 d94:	blmi	1d2db4 <set_scsi_pt_cdb@plt+0x1d2520>
 d98:	bmi	1d1f80 <set_scsi_pt_cdb@plt+0x1d16ec>
 d9c:	addmi	r4, r3, #2063597568	; 0x7b000000
 da0:	andle	r4, r3, sl, ror r4
 da4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 da8:	ldrmi	fp, [r8, -r3, lsl #2]
 dac:	svclt	0x00004770
 db0:	strdeq	r1, [r1], -ip
 db4:	strdeq	r1, [r1], -r8
 db8:	ldrdeq	r1, [r1], -r0
 dbc:	andeq	r0, r0, ip, rrx
 dc0:	stmdbmi	r9, {r3, fp, lr}
 dc4:	bmi	251fac <set_scsi_pt_cdb@plt+0x251718>
 dc8:	bne	251fb4 <set_scsi_pt_cdb@plt+0x251720>
 dcc:	svceq	0x00cb447a
 dd0:			; <UNDEFINED> instruction: 0x01a1eb03
 dd4:	andle	r1, r3, r9, asr #32
 dd8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 ddc:	ldrmi	fp, [r8, -r3, lsl #2]
 de0:	svclt	0x00004770
 de4:	ldrdeq	r1, [r1], -r0
 de8:	andeq	r1, r1, ip, asr #5
 dec:	andeq	r1, r1, r4, lsr #3
 df0:	andeq	r0, r0, r4, lsl #1
 df4:	blmi	2ae21c <set_scsi_pt_cdb@plt+0x2ad988>
 df8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 dfc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 e00:	blmi	26f3b4 <set_scsi_pt_cdb@plt+0x26eb20>
 e04:	ldrdlt	r5, [r3, -r3]!
 e08:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 e0c:			; <UNDEFINED> instruction: 0xf7ff6818
 e10:			; <UNDEFINED> instruction: 0xf7ffecca
 e14:	blmi	1c0d18 <set_scsi_pt_cdb@plt+0x1c0484>
 e18:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 e1c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 e20:	muleq	r1, sl, r2
 e24:	andeq	r1, r1, r4, ror r1
 e28:	andeq	r0, r0, r8, rrx
 e2c:	strdeq	r1, [r1], -r6
 e30:	andeq	r1, r1, sl, ror r2
 e34:	svclt	0x0000e7c4
 e38:	mvnsmi	lr, #737280	; 0xb4000
 e3c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 e40:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 e44:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 e48:	ldc	7, cr15, [r6], {255}	; 0xff
 e4c:	blne	1d92048 <set_scsi_pt_cdb@plt+0x1d917b4>
 e50:	strhle	r1, [sl], -r6
 e54:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 e58:	svccc	0x0004f855
 e5c:	strbmi	r3, [sl], -r1, lsl #8
 e60:	ldrtmi	r4, [r8], -r1, asr #12
 e64:	adcmi	r4, r6, #152, 14	; 0x2600000
 e68:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 e6c:	svclt	0x000083f8
 e70:	andeq	r1, r1, lr, lsl r0
 e74:	andeq	r1, r1, r4, lsl r0
 e78:	svclt	0x00004770

Disassembly of section .fini:

00000e7c <.fini>:
 e7c:	push	{r3, lr}
 e80:	pop	{r3, pc}
