
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800200  00001458  000014ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001458  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001d  0080020a  0080020a  000014f6  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000014f6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001528  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001d0  00000000  00000000  00001568  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001a6c  00000000  00000000  00001738  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001279  00000000  00000000  000031a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000014ae  00000000  00000000  0000441d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000368  00000000  00000000  000058cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008ca  00000000  00000000  00005c34  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a03  00000000  00000000  000064fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000190  00000000  00000000  00006f01  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b9 c0       	rjmp	.+370    	; 0x174 <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 c8 08 	jmp	0x1190	; 0x1190 <__vector_1>
       8:	d5 c0       	rjmp	.+426    	; 0x1b4 <__bad_interrupt>
       a:	00 00       	nop
       c:	d3 c0       	rjmp	.+422    	; 0x1b4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d1 c0       	rjmp	.+418    	; 0x1b4 <__bad_interrupt>
      12:	00 00       	nop
      14:	cf c0       	rjmp	.+414    	; 0x1b4 <__bad_interrupt>
      16:	00 00       	nop
      18:	cd c0       	rjmp	.+410    	; 0x1b4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	cb c0       	rjmp	.+406    	; 0x1b4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c9 c0       	rjmp	.+402    	; 0x1b4 <__bad_interrupt>
      22:	00 00       	nop
      24:	c7 c0       	rjmp	.+398    	; 0x1b4 <__bad_interrupt>
      26:	00 00       	nop
      28:	c5 c0       	rjmp	.+394    	; 0x1b4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c3 c0       	rjmp	.+390    	; 0x1b4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c1 c0       	rjmp	.+386    	; 0x1b4 <__bad_interrupt>
      32:	00 00       	nop
      34:	bf c0       	rjmp	.+382    	; 0x1b4 <__bad_interrupt>
      36:	00 00       	nop
      38:	bd c0       	rjmp	.+378    	; 0x1b4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bb c0       	rjmp	.+374    	; 0x1b4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b9 c0       	rjmp	.+370    	; 0x1b4 <__bad_interrupt>
      42:	00 00       	nop
      44:	b7 c0       	rjmp	.+366    	; 0x1b4 <__bad_interrupt>
      46:	00 00       	nop
      48:	b5 c0       	rjmp	.+362    	; 0x1b4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	b3 c0       	rjmp	.+358    	; 0x1b4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	72 c4       	rjmp	.+2276   	; 0x936 <__vector_20>
      52:	00 00       	nop
      54:	af c0       	rjmp	.+350    	; 0x1b4 <__bad_interrupt>
      56:	00 00       	nop
      58:	ad c0       	rjmp	.+346    	; 0x1b4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ab c0       	rjmp	.+342    	; 0x1b4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a9 c0       	rjmp	.+338    	; 0x1b4 <__bad_interrupt>
      62:	00 00       	nop
      64:	a7 c0       	rjmp	.+334    	; 0x1b4 <__bad_interrupt>
      66:	00 00       	nop
      68:	a5 c0       	rjmp	.+330    	; 0x1b4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a3 c0       	rjmp	.+326    	; 0x1b4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a1 c0       	rjmp	.+322    	; 0x1b4 <__bad_interrupt>
      72:	00 00       	nop
      74:	9f c0       	rjmp	.+318    	; 0x1b4 <__bad_interrupt>
      76:	00 00       	nop
      78:	9d c0       	rjmp	.+314    	; 0x1b4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9b c0       	rjmp	.+310    	; 0x1b4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	99 c0       	rjmp	.+306    	; 0x1b4 <__bad_interrupt>
      82:	00 00       	nop
      84:	97 c0       	rjmp	.+302    	; 0x1b4 <__bad_interrupt>
      86:	00 00       	nop
      88:	95 c0       	rjmp	.+298    	; 0x1b4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	93 c0       	rjmp	.+294    	; 0x1b4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	91 c0       	rjmp	.+290    	; 0x1b4 <__bad_interrupt>
      92:	00 00       	nop
      94:	8f c0       	rjmp	.+286    	; 0x1b4 <__bad_interrupt>
      96:	00 00       	nop
      98:	8d c0       	rjmp	.+282    	; 0x1b4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c0       	rjmp	.+278    	; 0x1b4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	89 c0       	rjmp	.+274    	; 0x1b4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	87 c0       	rjmp	.+270    	; 0x1b4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	85 c0       	rjmp	.+266    	; 0x1b4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	83 c0       	rjmp	.+262    	; 0x1b4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	81 c0       	rjmp	.+258    	; 0x1b4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7f c0       	rjmp	.+254    	; 0x1b4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7d c0       	rjmp	.+250    	; 0x1b4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	7b c0       	rjmp	.+246    	; 0x1b4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	79 c0       	rjmp	.+242    	; 0x1b4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	77 c0       	rjmp	.+238    	; 0x1b4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	75 c0       	rjmp	.+234    	; 0x1b4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	73 c0       	rjmp	.+230    	; 0x1b4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	71 c0       	rjmp	.+226    	; 0x1b4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6f c0       	rjmp	.+222    	; 0x1b4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6d c0       	rjmp	.+218    	; 0x1b4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6b c0       	rjmp	.+214    	; 0x1b4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	69 c0       	rjmp	.+210    	; 0x1b4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	d5 02       	muls	r29, r21
      e6:	e1 02       	muls	r30, r17
      e8:	ed 02       	muls	r30, r29
      ea:	f9 02       	muls	r31, r25
      ec:	05 03       	mulsu	r16, r21
      ee:	11 03       	mulsu	r17, r17
      f0:	1d 03       	fmul	r17, r21
      f2:	29 03       	fmul	r18, r17
      f4:	60 03       	mulsu	r22, r16
      f6:	37 03       	mulsu	r19, r23
      f8:	45 03       	mulsu	r20, r21
      fa:	53 03       	mulsu	r21, r19
      fc:	71 03       	mulsu	r23, r17
      fe:	88 03       	fmulsu	r16, r16
     100:	9f 03       	fmulsu	r17, r23
     102:	b6 03       	fmuls	r19, r22
     104:	cd 03       	fmulsu	r20, r21
     106:	e4 03       	fmuls	r22, r20
     108:	fb 03       	fmulsu	r23, r19
     10a:	12 04       	cpc	r1, r2
     10c:	72 04       	cpc	r7, r2
     10e:	2a 04       	cpc	r2, r10
     110:	42 04       	cpc	r4, r2
     112:	5a 04       	cpc	r5, r10
     114:	02 05       	cpc	r16, r2
     116:	0e 05       	cpc	r16, r14
     118:	1a 05       	cpc	r17, r10
     11a:	26 05       	cpc	r18, r6
     11c:	32 05       	cpc	r19, r2
     11e:	3e 05       	cpc	r19, r14
     120:	4a 05       	cpc	r20, r10
     122:	56 05       	cpc	r21, r6
     124:	8d 05       	cpc	r24, r13
     126:	64 05       	cpc	r22, r4
     128:	72 05       	cpc	r23, r2
     12a:	80 05       	cpc	r24, r0
     12c:	9e 05       	cpc	r25, r14
     12e:	b5 05       	cpc	r27, r5
     130:	cc 05       	cpc	r28, r12
     132:	e3 05       	cpc	r30, r3
     134:	fa 05       	cpc	r31, r10
     136:	11 06       	cpc	r1, r17
     138:	28 06       	cpc	r2, r24
     13a:	3f 06       	cpc	r3, r31
     13c:	9f 06       	cpc	r9, r31
     13e:	57 06       	cpc	r5, r23
     140:	6f 06       	cpc	r6, r31
     142:	87 06       	cpc	r8, r23
     144:	c7 06       	cpc	r12, r23
     146:	d4 06       	cpc	r13, r20
     148:	e1 06       	cpc	r14, r17
     14a:	ee 06       	cpc	r14, r30
     14c:	fb 06       	cpc	r15, r27
     14e:	08 07       	cpc	r16, r24
     150:	15 07       	cpc	r17, r21
     152:	22 07       	cpc	r18, r18
     154:	5d 07       	cpc	r21, r29
     156:	31 07       	cpc	r19, r17
     158:	40 07       	cpc	r20, r16
     15a:	4f 07       	cpc	r20, r31
     15c:	6f 07       	cpc	r22, r31
     15e:	8c 07       	cpc	r24, r28
     160:	a9 07       	cpc	r26, r25
     162:	c6 07       	cpc	r28, r22
     164:	e3 07       	cpc	r30, r19
     166:	00 08       	sbc	r0, r0
     168:	1d 08       	sbc	r1, r13
     16a:	3a 08       	sbc	r3, r10
     16c:	bd 08       	sbc	r11, r13
     16e:	5b 08       	sbc	r5, r11
     170:	7c 08       	sbc	r7, r12
     172:	9d 08       	sbc	r9, r13

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf ef       	ldi	r28, 0xFF	; 255
     17a:	d1 e2       	ldi	r29, 0x21	; 33
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0c bf       	out	0x3c, r16	; 60

00000184 <__do_copy_data>:
     184:	12 e0       	ldi	r17, 0x02	; 2
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b2 e0       	ldi	r27, 0x02	; 2
     18a:	e8 e5       	ldi	r30, 0x58	; 88
     18c:	f4 e1       	ldi	r31, 0x14	; 20
     18e:	00 e0       	ldi	r16, 0x00	; 0
     190:	0b bf       	out	0x3b, r16	; 59
     192:	02 c0       	rjmp	.+4      	; 0x198 <__do_copy_data+0x14>
     194:	07 90       	elpm	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	aa 30       	cpi	r26, 0x0A	; 10
     19a:	b1 07       	cpc	r27, r17
     19c:	d9 f7       	brne	.-10     	; 0x194 <__do_copy_data+0x10>

0000019e <__do_clear_bss>:
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	aa e0       	ldi	r26, 0x0A	; 10
     1a2:	b2 e0       	ldi	r27, 0x02	; 2
     1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <.do_clear_bss_start>

000001a6 <.do_clear_bss_loop>:
     1a6:	1d 92       	st	X+, r1

000001a8 <.do_clear_bss_start>:
     1a8:	a7 32       	cpi	r26, 0x27	; 39
     1aa:	b2 07       	cpc	r27, r18
     1ac:	e1 f7       	brne	.-8      	; 0x1a6 <.do_clear_bss_loop>
     1ae:	94 d0       	rcall	.+296    	; 0x2d8 <main>
     1b0:	0c 94 2a 0a 	jmp	0x1454	; 0x1454 <_exit>

000001b4 <__bad_interrupt>:
     1b4:	25 cf       	rjmp	.-438    	; 0x0 <__vectors>

000001b6 <opdaterKommando>:
 int firstCheck = 1;


 void opdaterKommando()
 {
	 if (lektorOptaget_ == '0' && lektortilStede_ == '0')
     1b6:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     1ba:	80 33       	cpi	r24, 0x30	; 48
     1bc:	99 f4       	brne	.+38     	; 0x1e4 <opdaterKommando+0x2e>
     1be:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     1c2:	80 33       	cpi	r24, 0x30	; 48
     1c4:	79 f4       	brne	.+30     	; 0x1e4 <opdaterKommando+0x2e>
	 {
		 if ((state = 00) && (firstCheck != 1))
     1c6:	10 92 18 02 	sts	0x0218, r1	; 0x800218 <state+0x1>
     1ca:	10 92 17 02 	sts	0x0217, r1	; 0x800217 <state>
		 {
			 aendring_ = 0;
		 }
		 else
		 {
			 aendring_ = 1;
     1ce:	81 e0       	ldi	r24, 0x01	; 1
     1d0:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <aendring_>
			 COMMAND = 'V';		// V indikerer at lektor er væk!
     1d4:	86 e5       	ldi	r24, 0x56	; 86
     1d6:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <COMMAND>
		 }
		 state = 00;
     1da:	10 92 18 02 	sts	0x0218, r1	; 0x800218 <state+0x1>
     1de:	10 92 17 02 	sts	0x0217, r1	; 0x800217 <state>
     1e2:	6f c0       	rjmp	.+222    	; 0x2c2 <opdaterKommando+0x10c>
	 }
	 else if ((lektorOptaget_ == '0') && (lektortilStede_ == '1'))
     1e4:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     1e8:	80 33       	cpi	r24, 0x30	; 48
     1ea:	01 f5       	brne	.+64     	; 0x22c <opdaterKommando+0x76>
     1ec:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     1f0:	81 33       	cpi	r24, 0x31	; 49
     1f2:	e1 f4       	brne	.+56     	; 0x22c <opdaterKommando+0x76>
	 {
		 if ((state = 01) && (firstCheck != 1))
     1f4:	81 e0       	ldi	r24, 0x01	; 1
     1f6:	90 e0       	ldi	r25, 0x00	; 0
     1f8:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     1fc:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     200:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     204:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     208:	01 97       	sbiw	r24, 0x01	; 1
     20a:	19 f0       	breq	.+6      	; 0x212 <opdaterKommando+0x5c>
		 {
			 aendring_ = 0;
     20c:	10 92 1a 02 	sts	0x021A, r1	; 0x80021a <aendring_>
     210:	08 95       	ret
		 }
		 else
		 {
			 aendring_ = 1;
     212:	81 e0       	ldi	r24, 0x01	; 1
     214:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <aendring_>
			 COMMAND = 'T';		// T Indikerer at lektor er tilstede
     218:	84 e5       	ldi	r24, 0x54	; 84
     21a:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <COMMAND>
			 state = 01;
     21e:	81 e0       	ldi	r24, 0x01	; 1
     220:	90 e0       	ldi	r25, 0x00	; 0
     222:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     226:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     22a:	51 c0       	rjmp	.+162    	; 0x2ce <opdaterKommando+0x118>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '0'))
     22c:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     230:	81 33       	cpi	r24, 0x31	; 49
     232:	01 f5       	brne	.+64     	; 0x274 <opdaterKommando+0xbe>
     234:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     238:	80 33       	cpi	r24, 0x30	; 48
     23a:	e1 f4       	brne	.+56     	; 0x274 <opdaterKommando+0xbe>
	 {
		 if ((state = 10) && (firstCheck != 1))
     23c:	8a e0       	ldi	r24, 0x0A	; 10
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     244:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     248:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     24c:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     250:	01 97       	sbiw	r24, 0x01	; 1
     252:	19 f0       	breq	.+6      	; 0x25a <opdaterKommando+0xa4>
		 {
			 aendring_ = 0;
     254:	10 92 1a 02 	sts	0x021A, r1	; 0x80021a <aendring_>
     258:	08 95       	ret
		 }
		 else
		 {
			 aendring_ = 1;
     25a:	81 e0       	ldi	r24, 0x01	; 1
     25c:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <aendring_>
			 COMMAND = 'O';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     260:	8f e4       	ldi	r24, 0x4F	; 79
     262:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <COMMAND>
			 state = 10;
     266:	8a e0       	ldi	r24, 0x0A	; 10
     268:	90 e0       	ldi	r25, 0x00	; 0
     26a:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     26e:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     272:	2d c0       	rjmp	.+90     	; 0x2ce <opdaterKommando+0x118>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '1'))
     274:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     278:	81 33       	cpi	r24, 0x31	; 49
     27a:	19 f5       	brne	.+70     	; 0x2c2 <opdaterKommando+0x10c>
     27c:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     280:	81 33       	cpi	r24, 0x31	; 49
     282:	f9 f4       	brne	.+62     	; 0x2c2 <opdaterKommando+0x10c>
	 {
		 if ((state = 11) && (firstCheck != 1))
     284:	8b e0       	ldi	r24, 0x0B	; 11
     286:	90 e0       	ldi	r25, 0x00	; 0
     288:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     28c:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     290:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     294:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     298:	01 97       	sbiw	r24, 0x01	; 1
     29a:	19 f0       	breq	.+6      	; 0x2a2 <opdaterKommando+0xec>
		 {
			 aendring_ = 0;
     29c:	10 92 1a 02 	sts	0x021A, r1	; 0x80021a <aendring_>
		 }
		 else
		 {
			 if (returnerTimerStatus() == 0)
     2a0:	08 95       	ret
     2a2:	22 d3       	rcall	.+1604   	; 0x8e8 <returnerTimerStatus>
			 {
				 setTimer();
     2a4:	89 2b       	or	r24, r25
     2a6:	09 f4       	brne	.+2      	; 0x2aa <opdaterKommando+0xf4>
			 }
			 aendring_ = 1;
     2a8:	2f d3       	rcall	.+1630   	; 0x908 <setTimer>
     2aa:	81 e0       	ldi	r24, 0x01	; 1
     2ac:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <aendring_>
			 COMMAND = 'O';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     2b0:	8f e4       	ldi	r24, 0x4F	; 79
     2b2:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <COMMAND>
			 state = 11;
     2b6:	8b e0       	ldi	r24, 0x0B	; 11
     2b8:	90 e0       	ldi	r25, 0x00	; 0
     2ba:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     2be:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
		 }
	 }

	 if (firstCheck == 1)
     2c2:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     2c6:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     2ca:	01 97       	sbiw	r24, 0x01	; 1
	 {
		 firstCheck = 0;
     2cc:	21 f4       	brne	.+8      	; 0x2d6 <opdaterKommando+0x120>
     2ce:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <firstCheck+0x1>
     2d2:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <firstCheck>
     2d6:	08 95       	ret

000002d8 <main>:
//				 Functions			  //
//------------------------------------//
*/

int main(void)
{
     2d8:	cf 93       	push	r28
     2da:	df 93       	push	r29
     2dc:	00 d0       	rcall	.+0      	; 0x2de <main+0x6>
     2de:	1f 92       	push	r1
     2e0:	cd b7       	in	r28, 0x3d	; 61
     2e2:	de b7       	in	r29, 0x3e	; 62
	//Initializing
	initSensor('B', 2);
     2e4:	62 e0       	ldi	r22, 0x02	; 2
     2e6:	70 e0       	ldi	r23, 0x00	; 0
     2e8:	82 e4       	ldi	r24, 0x42	; 66
     2ea:	39 d1       	rcall	.+626    	; 0x55e <initSensor>
	initToggleSwitch('B', 3);
     2ec:	63 e0       	ldi	r22, 0x03	; 3
     2ee:	70 e0       	ldi	r23, 0x00	; 0
     2f0:	82 e4       	ldi	r24, 0x42	; 66
     2f2:	62 d3       	rcall	.+1732   	; 0x9b8 <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     2f4:	64 e0       	ldi	r22, 0x04	; 4
     2f6:	70 e0       	ldi	r23, 0x00	; 0
     2f8:	82 e4       	ldi	r24, 0x42	; 66
	initZCDetector();
     2fa:	23 d5       	rcall	.+2630   	; 0xd42 <initToggleSwitchLED>
     2fc:	3f d7       	rcall	.+3710   	; 0x117c <initZCDetector>
	//Streng med data som skal sendes.
	
	// Global interrupt enable
	sei();
     2fe:	78 94       	sei
				
	unsigned char* konverteretStreng;
	volatile unsigned char karakter = '\0';
     300:	19 82       	std	Y+1, r1	; 0x01
	unsigned char streng[3] = {LEKTORID1, LEKTORID2, COMMAND};
     302:	81 e4       	ldi	r24, 0x41	; 65
     304:	8a 83       	std	Y+2, r24	; 0x02
     306:	8b 83       	std	Y+3, r24	; 0x03

	while(1)
	{
		
		lektorStatus_PaaKontor();
     308:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <COMMAND>
		lektorStatus_Optaget();
     30c:	8c 83       	std	Y+4, r24	; 0x04
		opdaterKommando();
     30e:	d5 d0       	rcall	.+426    	; 0x4ba <lektorStatus_PaaKontor>
		streng[2] = COMMAND;
     310:	bb d0       	rcall	.+374    	; 0x488 <lektorStatus_Optaget>
     312:	51 df       	rcall	.-350    	; 0x1b6 <opdaterKommando>
     314:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <COMMAND>

		konverteretStreng = stringToManchester(streng);
     318:	8c 83       	std	Y+4, r24	; 0x04
     31a:	ce 01       	movw	r24, r28
     31c:	02 96       	adiw	r24, 0x02	; 2
     31e:	1f d0       	rcall	.+62     	; 0x35e <stringToManchester>
		for (size_t i = 0; i >= strlen((const char*)konverteretStreng); i++)
     320:	7c 01       	movw	r14, r24
     322:	6c 01       	movw	r12, r24
			
			 {
				 karakter = konverteretStreng[i];
     324:	00 e0       	ldi	r16, 0x00	; 0
     326:	10 e0       	ldi	r17, 0x00	; 0
     328:	08 c0       	rjmp	.+16     	; 0x33a <main+0x62>
     32a:	f6 01       	movw	r30, r12
				 sendCharSW(karakter);
     32c:	81 91       	ld	r24, Z+
     32e:	6f 01       	movw	r12, r30
     330:	89 83       	std	Y+1, r24	; 0x01
		lektorStatus_Optaget();
		opdaterKommando();
		streng[2] = COMMAND;

		konverteretStreng = stringToManchester(streng);
		for (size_t i = 0; i >= strlen((const char*)konverteretStreng); i++)
     332:	89 81       	ldd	r24, Y+1	; 0x01
     334:	ff d0       	rcall	.+510    	; 0x534 <sendCharSW>
     336:	0f 5f       	subi	r16, 0xFF	; 255
     338:	1f 4f       	sbci	r17, 0xFF	; 255
     33a:	f7 01       	movw	r30, r14
     33c:	01 90       	ld	r0, Z+
     33e:	00 20       	and	r0, r0
     340:	e9 f7       	brne	.-6      	; 0x33c <main+0x64>
     342:	31 97       	sbiw	r30, 0x01	; 1
     344:	ee 19       	sub	r30, r14
     346:	ff 09       	sbc	r31, r15
			
			 {
				 karakter = konverteretStreng[i];
				 sendCharSW(karakter);
			 }
			 freePtr();
     348:	0e 17       	cp	r16, r30
     34a:	1f 07       	cpc	r17, r31

		
	}
     34c:	70 f7       	brcc	.-36     	; 0x32a <main+0x52>
     34e:	01 d0       	rcall	.+2      	; 0x352 <freePtr>
     350:	de cf       	rjmp	.-68     	; 0x30e <main+0x36>

00000352 <freePtr>:
#include "Manchester.h"

static unsigned char * manchesterPtr = 0;

void freePtr(){
	free(manchesterPtr);
     352:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     356:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     35a:	ec c7       	rjmp	.+4056   	; 0x1334 <free>
     35c:	08 95       	ret

0000035e <stringToManchester>:
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
     35e:	8f 92       	push	r8
     360:	9f 92       	push	r9
     362:	af 92       	push	r10
     364:	bf 92       	push	r11
     366:	cf 92       	push	r12
     368:	df 92       	push	r13
     36a:	ef 92       	push	r14
     36c:	ff 92       	push	r15
     36e:	0f 93       	push	r16
     370:	1f 93       	push	r17
     372:	cf 93       	push	r28
     374:	df 93       	push	r29
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     376:	22 e0       	ldi	r18, 0x02	; 2
     378:	88 30       	cpi	r24, 0x08	; 8
     37a:	92 07       	cpc	r25, r18
     37c:	09 f4       	brne	.+2      	; 0x380 <stringToManchester+0x22>
     37e:	6c c0       	rjmp	.+216    	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
     380:	ec 01       	movw	r28, r24
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
     382:	fc 01       	movw	r30, r24
     384:	01 90       	ld	r0, Z+
     386:	00 20       	and	r0, r0
     388:	e9 f7       	brne	.-6      	; 0x384 <stringToManchester+0x26>
     38a:	31 97       	sbiw	r30, 0x01	; 1
     38c:	e8 1b       	sub	r30, r24
     38e:	f9 0b       	sbc	r31, r25
     390:	5f 01       	movw	r10, r30
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
     392:	cf 01       	movw	r24, r30
     394:	88 0f       	add	r24, r24
     396:	99 1f       	adc	r25, r25
     398:	61 e0       	ldi	r22, 0x01	; 1
     39a:	70 e0       	ldi	r23, 0x00	; 0
     39c:	03 96       	adiw	r24, 0x03	; 3
     39e:	18 d7       	rcall	.+3632   	; 0x11d0 <calloc>
     3a0:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     3a4:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     3a8:	1a 14       	cp	r1, r10
     3aa:	1b 04       	cpc	r1, r11
     3ac:	0c f0       	brlt	.+2      	; 0x3b0 <stringToManchester+0x52>
     3ae:	56 c0       	rjmp	.+172    	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
     3b0:	7e 01       	movw	r14, r28
     3b2:	a0 e0       	ldi	r26, 0x00	; 0
     3b4:	b0 e0       	ldi	r27, 0x00	; 0
     3b6:	60 e0       	ldi	r22, 0x00	; 0
     3b8:	70 e0       	ldi	r23, 0x00	; 0
     3ba:	28 e0       	ldi	r18, 0x08	; 8
     3bc:	30 e0       	ldi	r19, 0x00	; 0
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
     3be:	01 e0       	ldi	r16, 0x01	; 1
     3c0:	10 e0       	ldi	r17, 0x00	; 0
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     3c2:	0f 2e       	mov	r0, r31
     3c4:	f7 e0       	ldi	r31, 0x07	; 7
     3c6:	9f 2e       	mov	r9, r31
     3c8:	f0 2d       	mov	r31, r0
     3ca:	81 2c       	mov	r8, r1
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];
     3cc:	f7 01       	movw	r30, r14
     3ce:	c1 91       	ld	r28, Z+
     3d0:	7f 01       	movw	r14, r30

		for (int j = 7; j >= 0; j--)
     3d2:	47 e0       	ldi	r20, 0x07	; 7
     3d4:	50 e0       	ldi	r21, 0x00	; 0
			if (counter < 0 || counter > 7)
			{
				counter = 7;
				++t;
			}
			if (ch & (1 << j))
     3d6:	d0 e0       	ldi	r29, 0x00	; 0
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
		{
			--counter;
     3d8:	21 50       	subi	r18, 0x01	; 1
     3da:	31 09       	sbc	r19, r1

			if (counter < 0 || counter > 7)
     3dc:	28 30       	cpi	r18, 0x08	; 8
     3de:	31 05       	cpc	r19, r1
     3e0:	20 f0       	brcs	.+8      	; 0x3ea <stringToManchester+0x8c>
			{
				counter = 7;
				++t;
     3e2:	6f 5f       	subi	r22, 0xFF	; 255
     3e4:	7f 4f       	sbci	r23, 0xFF	; 255
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     3e6:	29 2d       	mov	r18, r9
     3e8:	38 2d       	mov	r19, r8
				++t;
			}
			if (ch & (1 << j))
     3ea:	fe 01       	movw	r30, r28
     3ec:	04 2e       	mov	r0, r20
     3ee:	02 c0       	rjmp	.+4      	; 0x3f4 <stringToManchester+0x96>
     3f0:	f5 95       	asr	r31
     3f2:	e7 95       	ror	r30
     3f4:	0a 94       	dec	r0
     3f6:	e2 f7       	brpl	.-8      	; 0x3f0 <stringToManchester+0x92>
     3f8:	e0 ff       	sbrs	r30, 0
     3fa:	12 c0       	rjmp	.+36     	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
			{
				manchesterPtr[i + t] |= 1 << counter;
     3fc:	fb 01       	movw	r30, r22
     3fe:	ea 0f       	add	r30, r26
     400:	fb 1f       	adc	r31, r27
     402:	e8 0f       	add	r30, r24
     404:	f9 1f       	adc	r31, r25
     406:	68 01       	movw	r12, r16
     408:	02 2e       	mov	r0, r18
     40a:	02 c0       	rjmp	.+4      	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     40c:	cc 0c       	add	r12, r12
     40e:	dd 1c       	adc	r13, r13
     410:	0a 94       	dec	r0
     412:	e2 f7       	brpl	.-8      	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     414:	d0 80       	ld	r13, Z
     416:	cd 28       	or	r12, r13
     418:	c0 82       	st	Z, r12
				--counter;
     41a:	21 50       	subi	r18, 0x01	; 1
     41c:	31 09       	sbc	r19, r1
     41e:	11 c0       	rjmp	.+34     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
				manchesterPtr[i + t] &= (255 - (0 << counter));
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
     420:	fb 01       	movw	r30, r22
     422:	ea 0f       	add	r30, r26
     424:	fb 1f       	adc	r31, r27
     426:	e8 0f       	add	r30, r24
     428:	f9 1f       	adc	r31, r25
				--counter;
     42a:	21 50       	subi	r18, 0x01	; 1
     42c:	31 09       	sbc	r19, r1
				manchesterPtr[i + t] |= (1 << counter);
     42e:	68 01       	movw	r12, r16
     430:	02 2e       	mov	r0, r18
     432:	02 c0       	rjmp	.+4      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     434:	cc 0c       	add	r12, r12
     436:	dd 1c       	adc	r13, r13
     438:	0a 94       	dec	r0
     43a:	e2 f7       	brpl	.-8      	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
     43c:	d0 80       	ld	r13, Z
     43e:	cd 28       	or	r12, r13
     440:	c0 82       	st	Z, r12

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
     442:	41 50       	subi	r20, 0x01	; 1
     444:	51 09       	sbc	r21, r1
     446:	40 f6       	brcc	.-112    	; 0x3d8 <stringToManchester+0x7a>
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
     448:	61 50       	subi	r22, 0x01	; 1
     44a:	71 09       	sbc	r23, r1
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     44c:	11 96       	adiw	r26, 0x01	; 1
     44e:	aa 16       	cp	r10, r26
     450:	bb 06       	cpc	r11, r27
     452:	09 f0       	breq	.+2      	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
     454:	bb cf       	rjmp	.-138    	; 0x3cc <stringToManchester+0x6e>
     456:	02 c0       	rjmp	.+4      	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     458:	80 e0       	ldi	r24, 0x00	; 0
     45a:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
	}
	return manchesterPtr;													// Returnér manchesterkoden
}
     45c:	df 91       	pop	r29
     45e:	cf 91       	pop	r28
     460:	1f 91       	pop	r17
     462:	0f 91       	pop	r16
     464:	ff 90       	pop	r15
     466:	ef 90       	pop	r14
     468:	df 90       	pop	r13
     46a:	cf 90       	pop	r12
     46c:	bf 90       	pop	r11
     46e:	af 90       	pop	r10
     470:	9f 90       	pop	r9
     472:	8f 90       	pop	r8
     474:	08 95       	ret

00000476 <skiftLEDTilstand_Optaget>:

}

 void skiftLEDTilstand_Optaget()
 {
	 if (lektorOptaget_ == '0')
     476:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     47a:	80 33       	cpi	r24, 0x30	; 48
	 {
		 setToggleSwitchLED('0');
     47c:	11 f4       	brne	.+4      	; 0x482 <skiftLEDTilstand_Optaget+0xc>
	 }

	 else
	 {
		 setToggleSwitchLED('1');
     47e:	1e c5       	rjmp	.+2620   	; 0xebc <setToggleSwitchLED>
     480:	08 95       	ret
     482:	81 e3       	ldi	r24, 0x31	; 49
     484:	1b c5       	rjmp	.+2614   	; 0xebc <setToggleSwitchLED>
     486:	08 95       	ret

00000488 <lektorStatus_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitch.h"
#include "ToggleSwitchLED.h"
 
void lektorStatus_Optaget()
{
     488:	49 d3       	rcall	.+1682   	; 0xb1c <toggleSwitchStatus>
     48a:	81 33       	cpi	r24, 0x31	; 49
     48c:	21 f4       	brne	.+8      	; 0x496 <lektorStatus_Optaget+0xe>
     48e:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <lektorOptaget_>
     492:	f1 cf       	rjmp	.-30     	; 0x476 <skiftLEDTilstand_Optaget>
     494:	08 95       	ret
     496:	80 e3       	ldi	r24, 0x30	; 48
     498:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <lektorOptaget_>
     49c:	ec cf       	rjmp	.-40     	; 0x476 <skiftLEDTilstand_Optaget>
     49e:	08 95       	ret

000004a0 <skiftLEDTilstand_PaaKontor>:
 }


  void skiftLEDTilstand_PaaKontor()
  {
	  if (lektortilStede_ == '1' && returnerTimerStatus() == 0)
     4a0:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     4a4:	81 33       	cpi	r24, 0x31	; 49
     4a6:	31 f4       	brne	.+12     	; 0x4b4 <skiftLEDTilstand_PaaKontor+0x14>
     4a8:	1f d2       	rcall	.+1086   	; 0x8e8 <returnerTimerStatus>
	  {
		  setToggleSwitchLED('0');
     4aa:	89 2b       	or	r24, r25
     4ac:	19 f4       	brne	.+6      	; 0x4b4 <skiftLEDTilstand_PaaKontor+0x14>
	  }
	  else
	  {
		  setToggleSwitchLED('1');
     4ae:	80 e3       	ldi	r24, 0x30	; 48
     4b0:	05 c5       	rjmp	.+2570   	; 0xebc <setToggleSwitchLED>
     4b2:	08 95       	ret
     4b4:	81 e3       	ldi	r24, 0x31	; 49
     4b6:	02 c5       	rjmp	.+2564   	; 0xebc <setToggleSwitchLED>
     4b8:	08 95       	ret

000004ba <lektorStatus_PaaKontor>:
     4ba:	03 d1       	rcall	.+518    	; 0x6c2 <kontorStatus>
     4bc:	81 33       	cpi	r24, 0x31	; 49
     4be:	21 f4       	brne	.+8      	; 0x4c8 <lektorStatus_PaaKontor+0xe>
     4c0:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <lektortilStede_>
     4c4:	ed cf       	rjmp	.-38     	; 0x4a0 <skiftLEDTilstand_PaaKontor>
     4c6:	08 95       	ret
     4c8:	80 e3       	ldi	r24, 0x30	; 48
     4ca:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <lektortilStede_>
     4ce:	e8 cf       	rjmp	.-48     	; 0x4a0 <skiftLEDTilstand_PaaKontor>
     4d0:	08 95       	ret

000004d2 <sendBurst>:
}

void sendBurst()
{
		 // Timer3: Normal mode, PS = 0
		 TCCR3A = 0b00000000;
     4d2:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
		 TCCR3B = 0b00000001;
     4d6:	81 e0       	ldi	r24, 0x01	; 1
     4d8:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
		 // Enable Timer3 overflow interrupt
		 // Overflow hvert MS.
		 //Sæt timerStatus til '1' (=going)
		 //timerStatus_3 = '1';
		 TCNT3 = (0xFFFF-16000);
     4dc:	8f e7       	ldi	r24, 0x7F	; 127
     4de:	91 ec       	ldi	r25, 0xC1	; 193
     4e0:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     4e4:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
		 while ((TIFR3 & (1<<0)) == 0) 
     4e8:	c0 99       	sbic	0x18, 0	; 24
     4ea:	03 c0       	rjmp	.+6      	; 0x4f2 <sendBurst+0x20>
		 {
			PORT |= (1<<PINNR);
     4ec:	28 9a       	sbi	0x05, 0	; 5
		 // Enable Timer3 overflow interrupt
		 // Overflow hvert MS.
		 //Sæt timerStatus til '1' (=going)
		 //timerStatus_3 = '1';
		 TCNT3 = (0xFFFF-16000);
		 while ((TIFR3 & (1<<0)) == 0) 
     4ee:	c0 9b       	sbis	0x18, 0	; 24
     4f0:	fd cf       	rjmp	.-6      	; 0x4ec <sendBurst+0x1a>
		 {
			PORT |= (1<<PINNR);
		 }
		 TCCR3B = 0;
     4f2:	10 92 91 00 	sts	0x0091, r1	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
		 TIFR3 = 1<<0;
     4f6:	81 e0       	ldi	r24, 0x01	; 1
     4f8:	88 bb       	out	0x18, r24	; 24
     4fa:	08 95       	ret

000004fc <sendNothing>:
}

void sendNothing()
{
		// Timer3: Normal mode, PS = 0
		TCCR3A = 0b00000000;
     4fc:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
		TCCR3B = 0b00000001;
     500:	81 e0       	ldi	r24, 0x01	; 1
     502:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
		// Enable Timer3 overflow interrupt
		// Overflow hvert MS.
		//Sæt timerStatus til '1' (=going)
		//timerStatus_3 = '1';
		TCNT3 = (0xFFFF-16000);
     506:	8f e7       	ldi	r24, 0x7F	; 127
     508:	91 ec       	ldi	r25, 0xC1	; 193
     50a:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     50e:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
		while ((TIFR3 & (1<<0)) == 0)
     512:	c0 99       	sbic	0x18, 0	; 24
     514:	03 c0       	rjmp	.+6      	; 0x51c <sendNothing+0x20>
		{
			PORT &= ~(1<<PINNR);
     516:	28 98       	cbi	0x05, 0	; 5
		// Enable Timer3 overflow interrupt
		// Overflow hvert MS.
		//Sæt timerStatus til '1' (=going)
		//timerStatus_3 = '1';
		TCNT3 = (0xFFFF-16000);
		while ((TIFR3 & (1<<0)) == 0)
     518:	c0 9b       	sbis	0x18, 0	; 24
     51a:	fd cf       	rjmp	.-6      	; 0x516 <sendNothing+0x1a>
		{
			PORT &= ~(1<<PINNR);
		}
		TCCR3B = 0;
     51c:	10 92 91 00 	sts	0x0091, r1	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
		TIFR3 = 1<<0;
     520:	81 e0       	ldi	r24, 0x01	; 1
     522:	88 bb       	out	0x18, r24	; 24
     524:	08 95       	ret

00000526 <ventPaaZC>:
		//timerStatus_3 = '0';
}

void ventPaaZC()
{
	while(ZCDetected_ == 0)	{}
     526:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <ZCDetected_>
     52a:	90 91 1d 02 	lds	r25, 0x021D	; 0x80021d <ZCDetected_+0x1>
     52e:	89 2b       	or	r24, r25
     530:	d1 f3       	breq	.-12     	; 0x526 <ventPaaZC>
}
     532:	08 95       	ret

00000534 <sendCharSW>:
#include "Timer_2.h"
#include "zeroCrossDetector.h"

// 8 data bit, no parity, 1 stop bit
void sendCharSW(char Tegn)
{
     534:	cf 93       	push	r28
     536:	df 93       	push	r29
	// Main-loop: Toggle LED7 hvert sekund
	unsigned char i;
	unsigned char x = Tegn;
	// Start bit
	ventPaaZC();
	sendNothing();		//venter 8.3us
     538:	d8 2f       	mov	r29, r24
     53a:	f5 df       	rcall	.-22     	; 0x526 <ventPaaZC>
	for (i = 0; i<8; i++)
	{
		if(x & 0b00000001)
		{
			ventPaaZC();
			sendBurst();
     53c:	df df       	rcall	.-66     	; 0x4fc <sendNothing>
     53e:	c8 e0       	ldi	r28, 0x08	; 8
		}
		else
		{
			ventPaaZC();
			sendNothing();
     540:	d0 ff       	sbrs	r29, 0
		}
		x = x>>1;
     542:	03 c0       	rjmp	.+6      	; 0x54a <sendCharSW+0x16>
     544:	f0 df       	rcall	.-32     	; 0x526 <ventPaaZC>
	unsigned char x = Tegn;
	// Start bit
	ventPaaZC();
	sendNothing();		//venter 8.3us
	// 8 data bits (LSB first)
	for (i = 0; i<8; i++)
     546:	c5 df       	rcall	.-118    	; 0x4d2 <sendBurst>
			ventPaaZC();
			sendNothing();
		}
		x = x>>1;
	}
	ventPaaZC();
     548:	02 c0       	rjmp	.+4      	; 0x54e <sendCharSW+0x1a>
     54a:	ed df       	rcall	.-38     	; 0x526 <ventPaaZC>
	sendBurst(); //stopbit
     54c:	d7 df       	rcall	.-82     	; 0x4fc <sendNothing>
     54e:	d6 95       	lsr	r29
	//Test ###DUNNO what the stopbit is###
	//PORT &= ~(1<<PINNR);
}
     550:	c1 50       	subi	r28, 0x01	; 1
     552:	b1 f7       	brne	.-20     	; 0x540 <sendCharSW+0xc>
     554:	e8 df       	rcall	.-48     	; 0x526 <ventPaaZC>
     556:	bd df       	rcall	.-134    	; 0x4d2 <sendBurst>
     558:	df 91       	pop	r29
     55a:	cf 91       	pop	r28
     55c:	08 95       	ret

0000055e <initSensor>:
static short int port_;


void initSensor(char register__, short int port)
{
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     55e:	9f eb       	ldi	r25, 0xBF	; 191
     560:	98 0f       	add	r25, r24
     562:	9c 30       	cpi	r25, 0x0C	; 12
     564:	10 f4       	brcc	.+4      	; 0x56a <initSensor+0xc>
     566:	89 34       	cpi	r24, 0x49	; 73
     568:	39 f4       	brne	.+14     	; 0x578 <initSensor+0x1a>
	{
		register_ = 'A';
     56a:	81 e4       	ldi	r24, 0x41	; 65
     56c:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <register_>
	}
	if (port > 7)
     570:	68 30       	cpi	r22, 0x08	; 8
     572:	71 05       	cpc	r23, r1
     574:	24 f4       	brge	.+8      	; 0x57e <initSensor+0x20>
     576:	19 c0       	rjmp	.+50     	; 0x5aa <initSensor+0x4c>
     578:	68 30       	cpi	r22, 0x08	; 8
     57a:	71 05       	cpc	r23, r1
     57c:	34 f0       	brlt	.+12     	; 0x58a <initSensor+0x2c>
	{
		port_ = 2;
     57e:	82 e0       	ldi	r24, 0x02	; 2
     580:	90 e0       	ldi	r25, 0x00	; 0
     582:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <port_+0x1>
     586:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <port_>
	}

	switch (register_)
     58a:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     58e:	8e 2f       	mov	r24, r30
     590:	90 e0       	ldi	r25, 0x00	; 0
     592:	fc 01       	movw	r30, r24
     594:	e1 54       	subi	r30, 0x41	; 65
     596:	f1 09       	sbc	r31, r1
     598:	ec 30       	cpi	r30, 0x0C	; 12
     59a:	f1 05       	cpc	r31, r1
     59c:	08 f0       	brcs	.+2      	; 0x5a0 <initSensor+0x42>
     59e:	90 c0       	rjmp	.+288    	; 0x6c0 <initSensor+0x162>
     5a0:	88 27       	eor	r24, r24
     5a2:	ee 58       	subi	r30, 0x8E	; 142
     5a4:	ff 4f       	sbci	r31, 0xFF	; 255
     5a6:	8f 4f       	sbci	r24, 0xFF	; 255
     5a8:	0b c6       	rjmp	.+3094   	; 0x11c0 <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << port);
     5aa:	21 b1       	in	r18, 0x01	; 1
     5ac:	81 e0       	ldi	r24, 0x01	; 1
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	02 c0       	rjmp	.+4      	; 0x5b6 <initSensor+0x58>
     5b2:	88 0f       	add	r24, r24
     5b4:	99 1f       	adc	r25, r25
     5b6:	6a 95       	dec	r22
     5b8:	e2 f7       	brpl	.-8      	; 0x5b2 <initSensor+0x54>
     5ba:	80 95       	com	r24
     5bc:	82 23       	and	r24, r18
     5be:	81 b9       	out	0x01, r24	; 1
		break;
     5c0:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << port);
     5c2:	24 b1       	in	r18, 0x04	; 4
     5c4:	81 e0       	ldi	r24, 0x01	; 1
     5c6:	90 e0       	ldi	r25, 0x00	; 0
     5c8:	02 c0       	rjmp	.+4      	; 0x5ce <initSensor+0x70>
     5ca:	88 0f       	add	r24, r24
     5cc:	99 1f       	adc	r25, r25
     5ce:	6a 95       	dec	r22
     5d0:	e2 f7       	brpl	.-8      	; 0x5ca <initSensor+0x6c>
     5d2:	80 95       	com	r24
     5d4:	82 23       	and	r24, r18
     5d6:	84 b9       	out	0x04, r24	; 4
		break;
     5d8:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << port);
     5da:	27 b1       	in	r18, 0x07	; 7
     5dc:	81 e0       	ldi	r24, 0x01	; 1
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	02 c0       	rjmp	.+4      	; 0x5e6 <initSensor+0x88>
     5e2:	88 0f       	add	r24, r24
     5e4:	99 1f       	adc	r25, r25
     5e6:	6a 95       	dec	r22
     5e8:	e2 f7       	brpl	.-8      	; 0x5e2 <initSensor+0x84>
     5ea:	80 95       	com	r24
     5ec:	82 23       	and	r24, r18
     5ee:	87 b9       	out	0x07, r24	; 7
		break;
     5f0:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << port);
     5f2:	2a b1       	in	r18, 0x0a	; 10
     5f4:	81 e0       	ldi	r24, 0x01	; 1
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	02 c0       	rjmp	.+4      	; 0x5fe <initSensor+0xa0>
     5fa:	88 0f       	add	r24, r24
     5fc:	99 1f       	adc	r25, r25
     5fe:	6a 95       	dec	r22
     600:	e2 f7       	brpl	.-8      	; 0x5fa <initSensor+0x9c>
     602:	80 95       	com	r24
     604:	82 23       	and	r24, r18
     606:	8a b9       	out	0x0a, r24	; 10
		break;
     608:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << port);
     60a:	2d b1       	in	r18, 0x0d	; 13
     60c:	81 e0       	ldi	r24, 0x01	; 1
     60e:	90 e0       	ldi	r25, 0x00	; 0
     610:	02 c0       	rjmp	.+4      	; 0x616 <initSensor+0xb8>
     612:	88 0f       	add	r24, r24
     614:	99 1f       	adc	r25, r25
     616:	6a 95       	dec	r22
     618:	e2 f7       	brpl	.-8      	; 0x612 <initSensor+0xb4>
     61a:	80 95       	com	r24
     61c:	82 23       	and	r24, r18
     61e:	8d b9       	out	0x0d, r24	; 13
		break;
     620:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << port);
     622:	20 b3       	in	r18, 0x10	; 16
     624:	81 e0       	ldi	r24, 0x01	; 1
     626:	90 e0       	ldi	r25, 0x00	; 0
     628:	02 c0       	rjmp	.+4      	; 0x62e <initSensor+0xd0>
     62a:	88 0f       	add	r24, r24
     62c:	99 1f       	adc	r25, r25
     62e:	6a 95       	dec	r22
     630:	e2 f7       	brpl	.-8      	; 0x62a <initSensor+0xcc>
     632:	80 95       	com	r24
     634:	82 23       	and	r24, r18
     636:	80 bb       	out	0x10, r24	; 16
		break;
     638:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << port);
     63a:	23 b3       	in	r18, 0x13	; 19
     63c:	81 e0       	ldi	r24, 0x01	; 1
     63e:	90 e0       	ldi	r25, 0x00	; 0
     640:	02 c0       	rjmp	.+4      	; 0x646 <initSensor+0xe8>
     642:	88 0f       	add	r24, r24
     644:	99 1f       	adc	r25, r25
     646:	6a 95       	dec	r22
     648:	e2 f7       	brpl	.-8      	; 0x642 <initSensor+0xe4>
     64a:	80 95       	com	r24
     64c:	82 23       	and	r24, r18
     64e:	83 bb       	out	0x13, r24	; 19
		break;
     650:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << port);
     652:	e1 e0       	ldi	r30, 0x01	; 1
     654:	f1 e0       	ldi	r31, 0x01	; 1
     656:	20 81       	ld	r18, Z
     658:	81 e0       	ldi	r24, 0x01	; 1
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	02 c0       	rjmp	.+4      	; 0x662 <initSensor+0x104>
     65e:	88 0f       	add	r24, r24
     660:	99 1f       	adc	r25, r25
     662:	6a 95       	dec	r22
     664:	e2 f7       	brpl	.-8      	; 0x65e <initSensor+0x100>
     666:	80 95       	com	r24
     668:	82 23       	and	r24, r18
     66a:	80 83       	st	Z, r24
		break;
     66c:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << port);
     66e:	e4 e0       	ldi	r30, 0x04	; 4
     670:	f1 e0       	ldi	r31, 0x01	; 1
     672:	20 81       	ld	r18, Z
     674:	81 e0       	ldi	r24, 0x01	; 1
     676:	90 e0       	ldi	r25, 0x00	; 0
     678:	02 c0       	rjmp	.+4      	; 0x67e <initSensor+0x120>
     67a:	88 0f       	add	r24, r24
     67c:	99 1f       	adc	r25, r25
     67e:	6a 95       	dec	r22
     680:	e2 f7       	brpl	.-8      	; 0x67a <initSensor+0x11c>
     682:	80 95       	com	r24
     684:	82 23       	and	r24, r18
     686:	80 83       	st	Z, r24
		break;
     688:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << port);
     68a:	e7 e0       	ldi	r30, 0x07	; 7
     68c:	f1 e0       	ldi	r31, 0x01	; 1
     68e:	20 81       	ld	r18, Z
     690:	81 e0       	ldi	r24, 0x01	; 1
     692:	90 e0       	ldi	r25, 0x00	; 0
     694:	02 c0       	rjmp	.+4      	; 0x69a <initSensor+0x13c>
     696:	88 0f       	add	r24, r24
     698:	99 1f       	adc	r25, r25
     69a:	6a 95       	dec	r22
     69c:	e2 f7       	brpl	.-8      	; 0x696 <initSensor+0x138>
     69e:	80 95       	com	r24
     6a0:	82 23       	and	r24, r18
     6a2:	80 83       	st	Z, r24
		break;
     6a4:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << port);
     6a6:	ea e0       	ldi	r30, 0x0A	; 10
     6a8:	f1 e0       	ldi	r31, 0x01	; 1
     6aa:	20 81       	ld	r18, Z
     6ac:	81 e0       	ldi	r24, 0x01	; 1
     6ae:	90 e0       	ldi	r25, 0x00	; 0
     6b0:	02 c0       	rjmp	.+4      	; 0x6b6 <initSensor+0x158>
     6b2:	88 0f       	add	r24, r24
     6b4:	99 1f       	adc	r25, r25
     6b6:	6a 95       	dec	r22
     6b8:	e2 f7       	brpl	.-8      	; 0x6b2 <initSensor+0x154>
     6ba:	80 95       	com	r24
     6bc:	82 23       	and	r24, r18
     6be:	80 83       	st	Z, r24
     6c0:	08 95       	ret

000006c2 <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register_)
     6c2:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     6c6:	8e 2f       	mov	r24, r30
     6c8:	90 e0       	ldi	r25, 0x00	; 0
     6ca:	fc 01       	movw	r30, r24
     6cc:	e1 54       	subi	r30, 0x41	; 65
     6ce:	f1 09       	sbc	r31, r1
     6d0:	ec 30       	cpi	r30, 0x0C	; 12
     6d2:	f1 05       	cpc	r31, r1
     6d4:	08 f0       	brcs	.+2      	; 0x6d8 <kontorStatus+0x16>
     6d6:	06 c1       	rjmp	.+524    	; 0x8e4 <kontorStatus+0x222>
     6d8:	88 27       	eor	r24, r24
     6da:	e2 58       	subi	r30, 0x82	; 130
     6dc:	ff 4f       	sbci	r31, 0xFF	; 255
     6de:	8f 4f       	sbci	r24, 0xFF	; 255
     6e0:	6f c5       	rjmp	.+2782   	; 0x11c0 <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << port_))
     6e2:	80 b1       	in	r24, 0x00	; 0
     6e4:	90 e0       	ldi	r25, 0x00	; 0
     6e6:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     6ea:	02 c0       	rjmp	.+4      	; 0x6f0 <kontorStatus+0x2e>
     6ec:	95 95       	asr	r25
     6ee:	87 95       	ror	r24
     6f0:	0a 94       	dec	r0
     6f2:	e2 f7       	brpl	.-8      	; 0x6ec <kontorStatus+0x2a>
     6f4:	80 ff       	sbrs	r24, 0
     6f6:	06 c0       	rjmp	.+12     	; 0x704 <kontorStatus+0x42>
		{
			lektorDetected_ = '1';
     6f8:	81 e3       	ldi	r24, 0x31	; 49
     6fa:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     6fe:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     702:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     704:	80 e3       	ldi	r24, 0x30	; 48
     706:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     70a:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     70e:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << port_))
     710:	83 b1       	in	r24, 0x03	; 3
     712:	90 e0       	ldi	r25, 0x00	; 0
     714:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     718:	02 c0       	rjmp	.+4      	; 0x71e <kontorStatus+0x5c>
     71a:	95 95       	asr	r25
     71c:	87 95       	ror	r24
     71e:	0a 94       	dec	r0
     720:	e2 f7       	brpl	.-8      	; 0x71a <kontorStatus+0x58>
     722:	80 ff       	sbrs	r24, 0
     724:	06 c0       	rjmp	.+12     	; 0x732 <kontorStatus+0x70>
		{
			lektorDetected_ = '1';
     726:	81 e3       	ldi	r24, 0x31	; 49
     728:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     72c:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     730:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     732:	80 e3       	ldi	r24, 0x30	; 48
     734:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     738:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     73c:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << port_))
     73e:	86 b1       	in	r24, 0x06	; 6
     740:	90 e0       	ldi	r25, 0x00	; 0
     742:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     746:	02 c0       	rjmp	.+4      	; 0x74c <kontorStatus+0x8a>
     748:	95 95       	asr	r25
     74a:	87 95       	ror	r24
     74c:	0a 94       	dec	r0
     74e:	e2 f7       	brpl	.-8      	; 0x748 <kontorStatus+0x86>
     750:	80 ff       	sbrs	r24, 0
     752:	06 c0       	rjmp	.+12     	; 0x760 <kontorStatus+0x9e>
		{
			lektorDetected_ = '1';
     754:	81 e3       	ldi	r24, 0x31	; 49
     756:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     75a:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     75e:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     760:	80 e3       	ldi	r24, 0x30	; 48
     762:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     766:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     76a:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << port_))
     76c:	89 b1       	in	r24, 0x09	; 9
     76e:	90 e0       	ldi	r25, 0x00	; 0
     770:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     774:	02 c0       	rjmp	.+4      	; 0x77a <kontorStatus+0xb8>
     776:	95 95       	asr	r25
     778:	87 95       	ror	r24
     77a:	0a 94       	dec	r0
     77c:	e2 f7       	brpl	.-8      	; 0x776 <kontorStatus+0xb4>
     77e:	80 ff       	sbrs	r24, 0
     780:	06 c0       	rjmp	.+12     	; 0x78e <kontorStatus+0xcc>
		{
			lektorDetected_ = '1';
     782:	81 e3       	ldi	r24, 0x31	; 49
     784:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     788:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     78c:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     78e:	80 e3       	ldi	r24, 0x30	; 48
     790:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     794:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     798:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << port_))
     79a:	8c b1       	in	r24, 0x0c	; 12
     79c:	90 e0       	ldi	r25, 0x00	; 0
     79e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     7a2:	02 c0       	rjmp	.+4      	; 0x7a8 <kontorStatus+0xe6>
     7a4:	95 95       	asr	r25
     7a6:	87 95       	ror	r24
     7a8:	0a 94       	dec	r0
     7aa:	e2 f7       	brpl	.-8      	; 0x7a4 <kontorStatus+0xe2>
     7ac:	80 ff       	sbrs	r24, 0
     7ae:	06 c0       	rjmp	.+12     	; 0x7bc <kontorStatus+0xfa>
		{
			lektorDetected_ = '1';
     7b0:	81 e3       	ldi	r24, 0x31	; 49
     7b2:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     7b6:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7ba:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     7bc:	80 e3       	ldi	r24, 0x30	; 48
     7be:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     7c2:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7c6:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << port_))
     7c8:	8f b1       	in	r24, 0x0f	; 15
     7ca:	90 e0       	ldi	r25, 0x00	; 0
     7cc:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     7d0:	02 c0       	rjmp	.+4      	; 0x7d6 <kontorStatus+0x114>
     7d2:	95 95       	asr	r25
     7d4:	87 95       	ror	r24
     7d6:	0a 94       	dec	r0
     7d8:	e2 f7       	brpl	.-8      	; 0x7d2 <kontorStatus+0x110>
     7da:	80 ff       	sbrs	r24, 0
     7dc:	06 c0       	rjmp	.+12     	; 0x7ea <kontorStatus+0x128>
		{
			lektorDetected_ = '1';
     7de:	81 e3       	ldi	r24, 0x31	; 49
     7e0:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     7e4:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7e8:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     7ea:	80 e3       	ldi	r24, 0x30	; 48
     7ec:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     7f0:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7f4:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << port_))
     7f6:	82 b3       	in	r24, 0x12	; 18
     7f8:	90 e0       	ldi	r25, 0x00	; 0
     7fa:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     7fe:	02 c0       	rjmp	.+4      	; 0x804 <kontorStatus+0x142>
     800:	95 95       	asr	r25
     802:	87 95       	ror	r24
     804:	0a 94       	dec	r0
     806:	e2 f7       	brpl	.-8      	; 0x800 <kontorStatus+0x13e>
     808:	80 ff       	sbrs	r24, 0
     80a:	06 c0       	rjmp	.+12     	; 0x818 <kontorStatus+0x156>
		{
			lektorDetected_ = '1';
     80c:	81 e3       	ldi	r24, 0x31	; 49
     80e:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     812:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     816:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     818:	80 e3       	ldi	r24, 0x30	; 48
     81a:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     81e:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     822:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << port_))
     824:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     82e:	02 c0       	rjmp	.+4      	; 0x834 <kontorStatus+0x172>
     830:	95 95       	asr	r25
     832:	87 95       	ror	r24
     834:	0a 94       	dec	r0
     836:	e2 f7       	brpl	.-8      	; 0x830 <kontorStatus+0x16e>
     838:	80 ff       	sbrs	r24, 0
     83a:	06 c0       	rjmp	.+12     	; 0x848 <kontorStatus+0x186>
		{
			lektorDetected_ = '1';
     83c:	81 e3       	ldi	r24, 0x31	; 49
     83e:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     842:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     846:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     848:	80 e3       	ldi	r24, 0x30	; 48
     84a:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     84e:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     852:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << port_))
     854:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     858:	90 e0       	ldi	r25, 0x00	; 0
     85a:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     85e:	02 c0       	rjmp	.+4      	; 0x864 <kontorStatus+0x1a2>
     860:	95 95       	asr	r25
     862:	87 95       	ror	r24
     864:	0a 94       	dec	r0
     866:	e2 f7       	brpl	.-8      	; 0x860 <kontorStatus+0x19e>
     868:	80 ff       	sbrs	r24, 0
     86a:	06 c0       	rjmp	.+12     	; 0x878 <kontorStatus+0x1b6>
		{
			lektorDetected_ = '1';
     86c:	81 e3       	ldi	r24, 0x31	; 49
     86e:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     872:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     876:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     878:	80 e3       	ldi	r24, 0x30	; 48
     87a:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     87e:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     882:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << port_))
     884:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     888:	90 e0       	ldi	r25, 0x00	; 0
     88a:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     88e:	02 c0       	rjmp	.+4      	; 0x894 <kontorStatus+0x1d2>
     890:	95 95       	asr	r25
     892:	87 95       	ror	r24
     894:	0a 94       	dec	r0
     896:	e2 f7       	brpl	.-8      	; 0x890 <kontorStatus+0x1ce>
     898:	80 ff       	sbrs	r24, 0
     89a:	06 c0       	rjmp	.+12     	; 0x8a8 <kontorStatus+0x1e6>
		{
			lektorDetected_ = '1';
     89c:	81 e3       	ldi	r24, 0x31	; 49
     89e:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     8a2:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     8a6:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     8a8:	80 e3       	ldi	r24, 0x30	; 48
     8aa:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     8ae:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     8b2:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << port_))
     8b4:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     8b8:	90 e0       	ldi	r25, 0x00	; 0
     8ba:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     8be:	02 c0       	rjmp	.+4      	; 0x8c4 <kontorStatus+0x202>
     8c0:	95 95       	asr	r25
     8c2:	87 95       	ror	r24
     8c4:	0a 94       	dec	r0
     8c6:	e2 f7       	brpl	.-8      	; 0x8c0 <kontorStatus+0x1fe>
     8c8:	80 ff       	sbrs	r24, 0
     8ca:	06 c0       	rjmp	.+12     	; 0x8d8 <kontorStatus+0x216>
		{
			lektorDetected_ = '1';
     8cc:	81 e3       	ldi	r24, 0x31	; 49
     8ce:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     8d2:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     8d6:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     8d8:	80 e3       	ldi	r24, 0x30	; 48
     8da:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     8de:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     8e2:	08 95       	ret
		}
		break;
		default: return '0';
     8e4:	80 e3       	ldi	r24, 0x30	; 48
	}
     8e6:	08 95       	ret

000008e8 <returnerTimerStatus>:

 #include "Timer_1.h"

 int returnerTimerStatus()
 {
	return timerStatus_;
     8e8:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <timerStatus_>
     8ec:	90 91 10 02 	lds	r25, 0x0210	; 0x800210 <timerStatus_+0x1>
 }
     8f0:	08 95       	ret

000008f2 <resetTimer>:



 void resetTimer()
 {
	timerStatus_ = '0';
     8f2:	80 e3       	ldi	r24, 0x30	; 48
     8f4:	90 e0       	ldi	r25, 0x00	; 0
     8f6:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <timerStatus_+0x1>
     8fa:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <timerStatus_>
	ctr_ = 0;
     8fe:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <ctr_+0x1>
     902:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <ctr_>
     906:	08 95       	ret

00000908 <setTimer>:

 void setTimer()
 {
 
      //Sæt timerStatus til '1' (=going)
	  timerStatus_ = '1';	
     908:	81 e3       	ldi	r24, 0x31	; 49
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <timerStatus_+0x1>
     910:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     914:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     918:	85 e0       	ldi	r24, 0x05	; 5
     91a:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     91e:	86 ef       	ldi	r24, 0xF6	; 246
     920:	92 ec       	ldi	r25, 0xC2	; 194
     922:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     926:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     92a:	ef e6       	ldi	r30, 0x6F	; 111
     92c:	f0 e0       	ldi	r31, 0x00	; 0
     92e:	80 81       	ld	r24, Z
     930:	81 60       	ori	r24, 0x01	; 1
     932:	80 83       	st	Z, r24
     934:	08 95       	ret

00000936 <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     936:	1f 92       	push	r1
     938:	0f 92       	push	r0
     93a:	0f b6       	in	r0, 0x3f	; 63
     93c:	0f 92       	push	r0
     93e:	11 24       	eor	r1, r1
     940:	0b b6       	in	r0, 0x3b	; 59
     942:	0f 92       	push	r0
     944:	2f 93       	push	r18
     946:	3f 93       	push	r19
     948:	4f 93       	push	r20
     94a:	5f 93       	push	r21
     94c:	6f 93       	push	r22
     94e:	7f 93       	push	r23
     950:	8f 93       	push	r24
     952:	9f 93       	push	r25
     954:	af 93       	push	r26
     956:	bf 93       	push	r27
     958:	ef 93       	push	r30
     95a:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     95c:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <ctr_>
     960:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <ctr_+0x1>
     964:	01 96       	adiw	r24, 0x01	; 1
     966:	90 93 12 02 	sts	0x0212, r25	; 0x800212 <ctr_+0x1>
     96a:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     96e:	86 ef       	ldi	r24, 0xF6	; 246
     970:	92 ec       	ldi	r25, 0xC2	; 194
     972:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     976:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 600) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     97a:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <ctr_>
     97e:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <ctr_+0x1>
     982:	88 35       	cpi	r24, 0x58	; 88
     984:	92 40       	sbci	r25, 0x02	; 2
	 {
		resetTimer();
     986:	29 f4       	brne	.+10     	; 0x992 <__vector_20+0x5c>
		TIMSK1 &= 0;
     988:	b4 df       	rcall	.-152    	; 0x8f2 <resetTimer>
     98a:	ef e6       	ldi	r30, 0x6F	; 111
     98c:	f0 e0       	ldi	r31, 0x00	; 0
     98e:	80 81       	ld	r24, Z
	 }
     990:	10 82       	st	Z, r1
     992:	ff 91       	pop	r31
     994:	ef 91       	pop	r30
     996:	bf 91       	pop	r27
     998:	af 91       	pop	r26
     99a:	9f 91       	pop	r25
     99c:	8f 91       	pop	r24
     99e:	7f 91       	pop	r23
     9a0:	6f 91       	pop	r22
     9a2:	5f 91       	pop	r21
     9a4:	4f 91       	pop	r20
     9a6:	3f 91       	pop	r19
     9a8:	2f 91       	pop	r18
     9aa:	0f 90       	pop	r0
     9ac:	0b be       	out	0x3b, r0	; 59
     9ae:	0f 90       	pop	r0
     9b0:	0f be       	out	0x3f, r0	; 63
     9b2:	0f 90       	pop	r0
     9b4:	1f 90       	pop	r1
     9b6:	18 95       	reti

000009b8 <initToggleSwitch>:
short int port_;

void initToggleSwitch(char register__, short int port)

{
 	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     9b8:	9f eb       	ldi	r25, 0xBF	; 191
     9ba:	98 0f       	add	r25, r24
     9bc:	9c 30       	cpi	r25, 0x0C	; 12
     9be:	10 f4       	brcc	.+4      	; 0x9c4 <initToggleSwitch+0xc>
     9c0:	89 34       	cpi	r24, 0x49	; 73
     9c2:	39 f4       	brne	.+14     	; 0x9d2 <initToggleSwitch+0x1a>
 	{
	 	register_ = 'A';
     9c4:	81 e4       	ldi	r24, 0x41	; 65
     9c6:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <register_>
 	}
 	if (port > 7)
     9ca:	68 30       	cpi	r22, 0x08	; 8
     9cc:	71 05       	cpc	r23, r1
     9ce:	24 f4       	brge	.+8      	; 0x9d8 <initToggleSwitch+0x20>
     9d0:	19 c0       	rjmp	.+50     	; 0xa04 <initToggleSwitch+0x4c>
     9d2:	68 30       	cpi	r22, 0x08	; 8
     9d4:	71 05       	cpc	r23, r1
     9d6:	34 f0       	brlt	.+12     	; 0x9e4 <initToggleSwitch+0x2c>
 	{
	 	port_ = 1;
     9d8:	81 e0       	ldi	r24, 0x01	; 1
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	90 93 20 02 	sts	0x0220, r25	; 0x800220 <port_+0x1>
     9e0:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <port_>
 	}
 	
 	switch (register_)
     9e4:	e0 91 21 02 	lds	r30, 0x0221	; 0x800221 <register_>
     9e8:	8e 2f       	mov	r24, r30
     9ea:	90 e0       	ldi	r25, 0x00	; 0
     9ec:	fc 01       	movw	r30, r24
     9ee:	e1 54       	subi	r30, 0x41	; 65
     9f0:	f1 09       	sbc	r31, r1
     9f2:	ec 30       	cpi	r30, 0x0C	; 12
     9f4:	f1 05       	cpc	r31, r1
     9f6:	08 f0       	brcs	.+2      	; 0x9fa <initToggleSwitch+0x42>
     9f8:	90 c0       	rjmp	.+288    	; 0xb1a <initToggleSwitch+0x162>
     9fa:	88 27       	eor	r24, r24
     9fc:	e6 57       	subi	r30, 0x76	; 118
     9fe:	ff 4f       	sbci	r31, 0xFF	; 255
     a00:	8f 4f       	sbci	r24, 0xFF	; 255
     a02:	de c3       	rjmp	.+1980   	; 0x11c0 <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << port);
     a04:	21 b1       	in	r18, 0x01	; 1
     a06:	81 e0       	ldi	r24, 0x01	; 1
     a08:	90 e0       	ldi	r25, 0x00	; 0
     a0a:	02 c0       	rjmp	.+4      	; 0xa10 <initToggleSwitch+0x58>
     a0c:	88 0f       	add	r24, r24
     a0e:	99 1f       	adc	r25, r25
     a10:	6a 95       	dec	r22
     a12:	e2 f7       	brpl	.-8      	; 0xa0c <initToggleSwitch+0x54>
     a14:	80 95       	com	r24
     a16:	82 23       	and	r24, r18
     a18:	81 b9       	out	0x01, r24	; 1
	 	break;
     a1a:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << port);
     a1c:	24 b1       	in	r18, 0x04	; 4
     a1e:	81 e0       	ldi	r24, 0x01	; 1
     a20:	90 e0       	ldi	r25, 0x00	; 0
     a22:	02 c0       	rjmp	.+4      	; 0xa28 <initToggleSwitch+0x70>
     a24:	88 0f       	add	r24, r24
     a26:	99 1f       	adc	r25, r25
     a28:	6a 95       	dec	r22
     a2a:	e2 f7       	brpl	.-8      	; 0xa24 <initToggleSwitch+0x6c>
     a2c:	80 95       	com	r24
     a2e:	82 23       	and	r24, r18
     a30:	84 b9       	out	0x04, r24	; 4
	 	break;
     a32:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << port);
     a34:	27 b1       	in	r18, 0x07	; 7
     a36:	81 e0       	ldi	r24, 0x01	; 1
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	02 c0       	rjmp	.+4      	; 0xa40 <initToggleSwitch+0x88>
     a3c:	88 0f       	add	r24, r24
     a3e:	99 1f       	adc	r25, r25
     a40:	6a 95       	dec	r22
     a42:	e2 f7       	brpl	.-8      	; 0xa3c <initToggleSwitch+0x84>
     a44:	80 95       	com	r24
     a46:	82 23       	and	r24, r18
     a48:	87 b9       	out	0x07, r24	; 7
	 	break;
     a4a:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << port);
     a4c:	2a b1       	in	r18, 0x0a	; 10
     a4e:	81 e0       	ldi	r24, 0x01	; 1
     a50:	90 e0       	ldi	r25, 0x00	; 0
     a52:	02 c0       	rjmp	.+4      	; 0xa58 <initToggleSwitch+0xa0>
     a54:	88 0f       	add	r24, r24
     a56:	99 1f       	adc	r25, r25
     a58:	6a 95       	dec	r22
     a5a:	e2 f7       	brpl	.-8      	; 0xa54 <initToggleSwitch+0x9c>
     a5c:	80 95       	com	r24
     a5e:	82 23       	and	r24, r18
     a60:	8a b9       	out	0x0a, r24	; 10
	 	break;
     a62:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << port);
     a64:	2d b1       	in	r18, 0x0d	; 13
     a66:	81 e0       	ldi	r24, 0x01	; 1
     a68:	90 e0       	ldi	r25, 0x00	; 0
     a6a:	02 c0       	rjmp	.+4      	; 0xa70 <initToggleSwitch+0xb8>
     a6c:	88 0f       	add	r24, r24
     a6e:	99 1f       	adc	r25, r25
     a70:	6a 95       	dec	r22
     a72:	e2 f7       	brpl	.-8      	; 0xa6c <initToggleSwitch+0xb4>
     a74:	80 95       	com	r24
     a76:	82 23       	and	r24, r18
     a78:	8d b9       	out	0x0d, r24	; 13
	 	break;
     a7a:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << port);
     a7c:	20 b3       	in	r18, 0x10	; 16
     a7e:	81 e0       	ldi	r24, 0x01	; 1
     a80:	90 e0       	ldi	r25, 0x00	; 0
     a82:	02 c0       	rjmp	.+4      	; 0xa88 <initToggleSwitch+0xd0>
     a84:	88 0f       	add	r24, r24
     a86:	99 1f       	adc	r25, r25
     a88:	6a 95       	dec	r22
     a8a:	e2 f7       	brpl	.-8      	; 0xa84 <initToggleSwitch+0xcc>
     a8c:	80 95       	com	r24
     a8e:	82 23       	and	r24, r18
     a90:	80 bb       	out	0x10, r24	; 16
	 	break;
     a92:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << port);
     a94:	23 b3       	in	r18, 0x13	; 19
     a96:	81 e0       	ldi	r24, 0x01	; 1
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	02 c0       	rjmp	.+4      	; 0xaa0 <initToggleSwitch+0xe8>
     a9c:	88 0f       	add	r24, r24
     a9e:	99 1f       	adc	r25, r25
     aa0:	6a 95       	dec	r22
     aa2:	e2 f7       	brpl	.-8      	; 0xa9c <initToggleSwitch+0xe4>
     aa4:	80 95       	com	r24
     aa6:	82 23       	and	r24, r18
     aa8:	83 bb       	out	0x13, r24	; 19
	 	break;
     aaa:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << port);
     aac:	e1 e0       	ldi	r30, 0x01	; 1
     aae:	f1 e0       	ldi	r31, 0x01	; 1
     ab0:	20 81       	ld	r18, Z
     ab2:	81 e0       	ldi	r24, 0x01	; 1
     ab4:	90 e0       	ldi	r25, 0x00	; 0
     ab6:	02 c0       	rjmp	.+4      	; 0xabc <initToggleSwitch+0x104>
     ab8:	88 0f       	add	r24, r24
     aba:	99 1f       	adc	r25, r25
     abc:	6a 95       	dec	r22
     abe:	e2 f7       	brpl	.-8      	; 0xab8 <initToggleSwitch+0x100>
     ac0:	80 95       	com	r24
     ac2:	82 23       	and	r24, r18
     ac4:	80 83       	st	Z, r24
	 	break;
     ac6:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << port);
     ac8:	e4 e0       	ldi	r30, 0x04	; 4
     aca:	f1 e0       	ldi	r31, 0x01	; 1
     acc:	20 81       	ld	r18, Z
     ace:	81 e0       	ldi	r24, 0x01	; 1
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	02 c0       	rjmp	.+4      	; 0xad8 <initToggleSwitch+0x120>
     ad4:	88 0f       	add	r24, r24
     ad6:	99 1f       	adc	r25, r25
     ad8:	6a 95       	dec	r22
     ada:	e2 f7       	brpl	.-8      	; 0xad4 <initToggleSwitch+0x11c>
     adc:	80 95       	com	r24
     ade:	82 23       	and	r24, r18
     ae0:	80 83       	st	Z, r24
	 	break;
     ae2:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << port);
     ae4:	e7 e0       	ldi	r30, 0x07	; 7
     ae6:	f1 e0       	ldi	r31, 0x01	; 1
     ae8:	20 81       	ld	r18, Z
     aea:	81 e0       	ldi	r24, 0x01	; 1
     aec:	90 e0       	ldi	r25, 0x00	; 0
     aee:	02 c0       	rjmp	.+4      	; 0xaf4 <initToggleSwitch+0x13c>
     af0:	88 0f       	add	r24, r24
     af2:	99 1f       	adc	r25, r25
     af4:	6a 95       	dec	r22
     af6:	e2 f7       	brpl	.-8      	; 0xaf0 <initToggleSwitch+0x138>
     af8:	80 95       	com	r24
     afa:	82 23       	and	r24, r18
     afc:	80 83       	st	Z, r24
	 	break;
     afe:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << port);
     b00:	ea e0       	ldi	r30, 0x0A	; 10
     b02:	f1 e0       	ldi	r31, 0x01	; 1
     b04:	20 81       	ld	r18, Z
     b06:	81 e0       	ldi	r24, 0x01	; 1
     b08:	90 e0       	ldi	r25, 0x00	; 0
     b0a:	02 c0       	rjmp	.+4      	; 0xb10 <initToggleSwitch+0x158>
     b0c:	88 0f       	add	r24, r24
     b0e:	99 1f       	adc	r25, r25
     b10:	6a 95       	dec	r22
     b12:	e2 f7       	brpl	.-8      	; 0xb0c <initToggleSwitch+0x154>
     b14:	80 95       	com	r24
     b16:	82 23       	and	r24, r18
     b18:	80 83       	st	Z, r24
     b1a:	08 95       	ret

00000b1c <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register_)
     b1c:	e0 91 21 02 	lds	r30, 0x0221	; 0x800221 <register_>
     b20:	8e 2f       	mov	r24, r30
     b22:	90 e0       	ldi	r25, 0x00	; 0
     b24:	fc 01       	movw	r30, r24
     b26:	e1 54       	subi	r30, 0x41	; 65
     b28:	f1 09       	sbc	r31, r1
     b2a:	ec 30       	cpi	r30, 0x0C	; 12
     b2c:	f1 05       	cpc	r31, r1
     b2e:	08 f0       	brcs	.+2      	; 0xb32 <toggleSwitchStatus+0x16>
     b30:	06 c1       	rjmp	.+524    	; 0xd3e <toggleSwitchStatus+0x222>
     b32:	88 27       	eor	r24, r24
     b34:	ea 56       	subi	r30, 0x6A	; 106
     b36:	ff 4f       	sbci	r31, 0xFF	; 255
     b38:	8f 4f       	sbci	r24, 0xFF	; 255
     b3a:	42 c3       	rjmp	.+1668   	; 0x11c0 <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << port_))
     b3c:	80 b1       	in	r24, 0x00	; 0
     b3e:	90 e0       	ldi	r25, 0x00	; 0
     b40:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     b44:	02 c0       	rjmp	.+4      	; 0xb4a <toggleSwitchStatus+0x2e>
     b46:	95 95       	asr	r25
     b48:	87 95       	ror	r24
     b4a:	0a 94       	dec	r0
     b4c:	e2 f7       	brpl	.-8      	; 0xb46 <toggleSwitchStatus+0x2a>
     b4e:	80 ff       	sbrs	r24, 0
     b50:	06 c0       	rjmp	.+12     	; 0xb5e <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     b52:	81 e3       	ldi	r24, 0x31	; 49
     b54:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b58:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b5c:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b5e:	80 e3       	ldi	r24, 0x30	; 48
     b60:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b64:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b68:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << port_))
     b6a:	83 b1       	in	r24, 0x03	; 3
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     b72:	02 c0       	rjmp	.+4      	; 0xb78 <toggleSwitchStatus+0x5c>
     b74:	95 95       	asr	r25
     b76:	87 95       	ror	r24
     b78:	0a 94       	dec	r0
     b7a:	e2 f7       	brpl	.-8      	; 0xb74 <toggleSwitchStatus+0x58>
     b7c:	80 ff       	sbrs	r24, 0
     b7e:	06 c0       	rjmp	.+12     	; 0xb8c <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     b80:	81 e3       	ldi	r24, 0x31	; 49
     b82:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b86:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b8a:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b8c:	80 e3       	ldi	r24, 0x30	; 48
     b8e:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b92:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b96:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << port_))
     b98:	86 b1       	in	r24, 0x06	; 6
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     ba0:	02 c0       	rjmp	.+4      	; 0xba6 <toggleSwitchStatus+0x8a>
     ba2:	95 95       	asr	r25
     ba4:	87 95       	ror	r24
     ba6:	0a 94       	dec	r0
     ba8:	e2 f7       	brpl	.-8      	; 0xba2 <toggleSwitchStatus+0x86>
     baa:	80 ff       	sbrs	r24, 0
     bac:	06 c0       	rjmp	.+12     	; 0xbba <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     bae:	81 e3       	ldi	r24, 0x31	; 49
     bb0:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     bb4:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     bb8:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bba:	80 e3       	ldi	r24, 0x30	; 48
     bbc:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     bc0:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     bc4:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << port_))
     bc6:	89 b1       	in	r24, 0x09	; 9
     bc8:	90 e0       	ldi	r25, 0x00	; 0
     bca:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     bce:	02 c0       	rjmp	.+4      	; 0xbd4 <toggleSwitchStatus+0xb8>
     bd0:	95 95       	asr	r25
     bd2:	87 95       	ror	r24
     bd4:	0a 94       	dec	r0
     bd6:	e2 f7       	brpl	.-8      	; 0xbd0 <toggleSwitchStatus+0xb4>
     bd8:	80 ff       	sbrs	r24, 0
     bda:	06 c0       	rjmp	.+12     	; 0xbe8 <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     bdc:	81 e3       	ldi	r24, 0x31	; 49
     bde:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     be2:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     be6:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     be8:	80 e3       	ldi	r24, 0x30	; 48
     bea:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     bee:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     bf2:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << port_))
     bf4:	8c b1       	in	r24, 0x0c	; 12
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     bfc:	02 c0       	rjmp	.+4      	; 0xc02 <toggleSwitchStatus+0xe6>
     bfe:	95 95       	asr	r25
     c00:	87 95       	ror	r24
     c02:	0a 94       	dec	r0
     c04:	e2 f7       	brpl	.-8      	; 0xbfe <toggleSwitchStatus+0xe2>
     c06:	80 ff       	sbrs	r24, 0
     c08:	06 c0       	rjmp	.+12     	; 0xc16 <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     c0a:	81 e3       	ldi	r24, 0x31	; 49
     c0c:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c10:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c14:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c16:	80 e3       	ldi	r24, 0x30	; 48
     c18:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c1c:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c20:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << port_))
     c22:	8f b1       	in	r24, 0x0f	; 15
     c24:	90 e0       	ldi	r25, 0x00	; 0
     c26:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     c2a:	02 c0       	rjmp	.+4      	; 0xc30 <toggleSwitchStatus+0x114>
     c2c:	95 95       	asr	r25
     c2e:	87 95       	ror	r24
     c30:	0a 94       	dec	r0
     c32:	e2 f7       	brpl	.-8      	; 0xc2c <toggleSwitchStatus+0x110>
     c34:	80 ff       	sbrs	r24, 0
     c36:	06 c0       	rjmp	.+12     	; 0xc44 <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     c38:	81 e3       	ldi	r24, 0x31	; 49
     c3a:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c3e:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c42:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c44:	80 e3       	ldi	r24, 0x30	; 48
     c46:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c4a:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c4e:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << port_))
     c50:	82 b3       	in	r24, 0x12	; 18
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     c58:	02 c0       	rjmp	.+4      	; 0xc5e <toggleSwitchStatus+0x142>
     c5a:	95 95       	asr	r25
     c5c:	87 95       	ror	r24
     c5e:	0a 94       	dec	r0
     c60:	e2 f7       	brpl	.-8      	; 0xc5a <toggleSwitchStatus+0x13e>
     c62:	80 ff       	sbrs	r24, 0
     c64:	06 c0       	rjmp	.+12     	; 0xc72 <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     c66:	81 e3       	ldi	r24, 0x31	; 49
     c68:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c6c:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c70:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c72:	80 e3       	ldi	r24, 0x30	; 48
     c74:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c78:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c7c:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << port_))
     c7e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     c82:	90 e0       	ldi	r25, 0x00	; 0
     c84:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     c88:	02 c0       	rjmp	.+4      	; 0xc8e <toggleSwitchStatus+0x172>
     c8a:	95 95       	asr	r25
     c8c:	87 95       	ror	r24
     c8e:	0a 94       	dec	r0
     c90:	e2 f7       	brpl	.-8      	; 0xc8a <toggleSwitchStatus+0x16e>
     c92:	80 ff       	sbrs	r24, 0
     c94:	06 c0       	rjmp	.+12     	; 0xca2 <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     c96:	81 e3       	ldi	r24, 0x31	; 49
     c98:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c9c:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     ca0:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     ca2:	80 e3       	ldi	r24, 0x30	; 48
     ca4:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     ca8:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     cac:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << port_))
     cae:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     cb8:	02 c0       	rjmp	.+4      	; 0xcbe <toggleSwitchStatus+0x1a2>
     cba:	95 95       	asr	r25
     cbc:	87 95       	ror	r24
     cbe:	0a 94       	dec	r0
     cc0:	e2 f7       	brpl	.-8      	; 0xcba <toggleSwitchStatus+0x19e>
     cc2:	80 ff       	sbrs	r24, 0
     cc4:	06 c0       	rjmp	.+12     	; 0xcd2 <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     cc6:	81 e3       	ldi	r24, 0x31	; 49
     cc8:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     ccc:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     cd0:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cd2:	80 e3       	ldi	r24, 0x30	; 48
     cd4:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     cd8:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     cdc:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << port_))
     cde:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     ce8:	02 c0       	rjmp	.+4      	; 0xcee <toggleSwitchStatus+0x1d2>
     cea:	95 95       	asr	r25
     cec:	87 95       	ror	r24
     cee:	0a 94       	dec	r0
     cf0:	e2 f7       	brpl	.-8      	; 0xcea <toggleSwitchStatus+0x1ce>
     cf2:	80 ff       	sbrs	r24, 0
     cf4:	06 c0       	rjmp	.+12     	; 0xd02 <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     cf6:	81 e3       	ldi	r24, 0x31	; 49
     cf8:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     cfc:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     d00:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     d02:	80 e3       	ldi	r24, 0x30	; 48
     d04:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     d08:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     d0c:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << port_))
     d0e:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     d12:	90 e0       	ldi	r25, 0x00	; 0
     d14:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     d18:	02 c0       	rjmp	.+4      	; 0xd1e <toggleSwitchStatus+0x202>
     d1a:	95 95       	asr	r25
     d1c:	87 95       	ror	r24
     d1e:	0a 94       	dec	r0
     d20:	e2 f7       	brpl	.-8      	; 0xd1a <toggleSwitchStatus+0x1fe>
     d22:	80 ff       	sbrs	r24, 0
     d24:	06 c0       	rjmp	.+12     	; 0xd32 <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     d26:	81 e3       	ldi	r24, 0x31	; 49
     d28:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     d2c:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     d30:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     d32:	80 e3       	ldi	r24, 0x30	; 48
     d34:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     d38:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     d3c:	08 95       	ret
		}
		break;
		default: return '0';
     d3e:	80 e3       	ldi	r24, 0x30	; 48
	}
     d40:	08 95       	ret

00000d42 <initToggleSwitchLED>:
 static char register_;
 static short int port_;

 void initToggleSwitchLED(char register__, short int port)
 {
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     d42:	9f eb       	ldi	r25, 0xBF	; 191
     d44:	98 0f       	add	r25, r24
     d46:	9c 30       	cpi	r25, 0x0C	; 12
     d48:	10 f4       	brcc	.+4      	; 0xd4e <initToggleSwitchLED+0xc>
     d4a:	89 34       	cpi	r24, 0x49	; 73
     d4c:	39 f4       	brne	.+14     	; 0xd5c <initToggleSwitchLED+0x1a>
	{
		register_ = 'A';
     d4e:	81 e4       	ldi	r24, 0x41	; 65
     d50:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <register_>
	}
	if (port > 7 || port < 0)
     d54:	68 30       	cpi	r22, 0x08	; 8
     d56:	71 05       	cpc	r23, r1
     d58:	20 f4       	brcc	.+8      	; 0xd62 <initToggleSwitchLED+0x20>
     d5a:	19 c0       	rjmp	.+50     	; 0xd8e <initToggleSwitchLED+0x4c>
     d5c:	68 30       	cpi	r22, 0x08	; 8
     d5e:	71 05       	cpc	r23, r1
     d60:	30 f0       	brcs	.+12     	; 0xd6e <initToggleSwitchLED+0x2c>
	{
		port_ = 1;
     d62:	81 e0       	ldi	r24, 0x01	; 1
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <port_+0x1>
     d6a:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <port_>
	}

	//sæt given pin til output

	switch (register_)
     d6e:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <register_>
     d72:	8e 2f       	mov	r24, r30
     d74:	90 e0       	ldi	r25, 0x00	; 0
     d76:	fc 01       	movw	r30, r24
     d78:	e1 54       	subi	r30, 0x41	; 65
     d7a:	f1 09       	sbc	r31, r1
     d7c:	ec 30       	cpi	r30, 0x0C	; 12
     d7e:	f1 05       	cpc	r31, r1
     d80:	08 f0       	brcs	.+2      	; 0xd84 <initToggleSwitchLED+0x42>
     d82:	9b c0       	rjmp	.+310    	; 0xeba <initToggleSwitchLED+0x178>
     d84:	88 27       	eor	r24, r24
     d86:	ee 55       	subi	r30, 0x5E	; 94
     d88:	ff 4f       	sbci	r31, 0xFF	; 255
     d8a:	8f 4f       	sbci	r24, 0xFF	; 255
     d8c:	19 c2       	rjmp	.+1074   	; 0x11c0 <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << port_);
     d8e:	21 b1       	in	r18, 0x01	; 1
     d90:	81 e0       	ldi	r24, 0x01	; 1
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     d98:	02 c0       	rjmp	.+4      	; 0xd9e <initToggleSwitchLED+0x5c>
     d9a:	88 0f       	add	r24, r24
     d9c:	99 1f       	adc	r25, r25
     d9e:	0a 94       	dec	r0
     da0:	e2 f7       	brpl	.-8      	; 0xd9a <initToggleSwitchLED+0x58>
     da2:	82 2b       	or	r24, r18
     da4:	81 b9       	out	0x01, r24	; 1
	break;
     da6:	08 95       	ret
	case 'B':
	DDRB |= (1 << port_);
     da8:	24 b1       	in	r18, 0x04	; 4
     daa:	81 e0       	ldi	r24, 0x01	; 1
     dac:	90 e0       	ldi	r25, 0x00	; 0
     dae:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     db2:	02 c0       	rjmp	.+4      	; 0xdb8 <initToggleSwitchLED+0x76>
     db4:	88 0f       	add	r24, r24
     db6:	99 1f       	adc	r25, r25
     db8:	0a 94       	dec	r0
     dba:	e2 f7       	brpl	.-8      	; 0xdb4 <initToggleSwitchLED+0x72>
     dbc:	82 2b       	or	r24, r18
     dbe:	84 b9       	out	0x04, r24	; 4
	break;
     dc0:	08 95       	ret
	case 'C':
	DDRC |= (1 << port_);
     dc2:	27 b1       	in	r18, 0x07	; 7
     dc4:	81 e0       	ldi	r24, 0x01	; 1
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     dcc:	02 c0       	rjmp	.+4      	; 0xdd2 <initToggleSwitchLED+0x90>
     dce:	88 0f       	add	r24, r24
     dd0:	99 1f       	adc	r25, r25
     dd2:	0a 94       	dec	r0
     dd4:	e2 f7       	brpl	.-8      	; 0xdce <initToggleSwitchLED+0x8c>
     dd6:	82 2b       	or	r24, r18
     dd8:	87 b9       	out	0x07, r24	; 7
	break;
     dda:	08 95       	ret
	case 'D':
	DDRD |= (1 << port_);
     ddc:	2a b1       	in	r18, 0x0a	; 10
     dde:	81 e0       	ldi	r24, 0x01	; 1
     de0:	90 e0       	ldi	r25, 0x00	; 0
     de2:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     de6:	02 c0       	rjmp	.+4      	; 0xdec <initToggleSwitchLED+0xaa>
     de8:	88 0f       	add	r24, r24
     dea:	99 1f       	adc	r25, r25
     dec:	0a 94       	dec	r0
     dee:	e2 f7       	brpl	.-8      	; 0xde8 <initToggleSwitchLED+0xa6>
     df0:	82 2b       	or	r24, r18
     df2:	8a b9       	out	0x0a, r24	; 10
	break;
     df4:	08 95       	ret
	case 'E':
	DDRE |= (1 << port_);
     df6:	2d b1       	in	r18, 0x0d	; 13
     df8:	81 e0       	ldi	r24, 0x01	; 1
     dfa:	90 e0       	ldi	r25, 0x00	; 0
     dfc:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e00:	02 c0       	rjmp	.+4      	; 0xe06 <initToggleSwitchLED+0xc4>
     e02:	88 0f       	add	r24, r24
     e04:	99 1f       	adc	r25, r25
     e06:	0a 94       	dec	r0
     e08:	e2 f7       	brpl	.-8      	; 0xe02 <initToggleSwitchLED+0xc0>
     e0a:	82 2b       	or	r24, r18
     e0c:	8d b9       	out	0x0d, r24	; 13
	break;
     e0e:	08 95       	ret
	case 'F':
	DDRF |= (1 << port_);
     e10:	20 b3       	in	r18, 0x10	; 16
     e12:	81 e0       	ldi	r24, 0x01	; 1
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e1a:	02 c0       	rjmp	.+4      	; 0xe20 <initToggleSwitchLED+0xde>
     e1c:	88 0f       	add	r24, r24
     e1e:	99 1f       	adc	r25, r25
     e20:	0a 94       	dec	r0
     e22:	e2 f7       	brpl	.-8      	; 0xe1c <initToggleSwitchLED+0xda>
     e24:	82 2b       	or	r24, r18
     e26:	80 bb       	out	0x10, r24	; 16
	break;
     e28:	08 95       	ret
	case 'G':
	DDRG |= (1 << port_);
     e2a:	23 b3       	in	r18, 0x13	; 19
     e2c:	81 e0       	ldi	r24, 0x01	; 1
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e34:	02 c0       	rjmp	.+4      	; 0xe3a <initToggleSwitchLED+0xf8>
     e36:	88 0f       	add	r24, r24
     e38:	99 1f       	adc	r25, r25
     e3a:	0a 94       	dec	r0
     e3c:	e2 f7       	brpl	.-8      	; 0xe36 <initToggleSwitchLED+0xf4>
     e3e:	82 2b       	or	r24, r18
     e40:	83 bb       	out	0x13, r24	; 19
	break;
     e42:	08 95       	ret
	case 'H':
	DDRH |= (1 << port_);
     e44:	e1 e0       	ldi	r30, 0x01	; 1
     e46:	f1 e0       	ldi	r31, 0x01	; 1
     e48:	20 81       	ld	r18, Z
     e4a:	81 e0       	ldi	r24, 0x01	; 1
     e4c:	90 e0       	ldi	r25, 0x00	; 0
     e4e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e52:	02 c0       	rjmp	.+4      	; 0xe58 <initToggleSwitchLED+0x116>
     e54:	88 0f       	add	r24, r24
     e56:	99 1f       	adc	r25, r25
     e58:	0a 94       	dec	r0
     e5a:	e2 f7       	brpl	.-8      	; 0xe54 <initToggleSwitchLED+0x112>
     e5c:	82 2b       	or	r24, r18
     e5e:	80 83       	st	Z, r24
	break;
     e60:	08 95       	ret
	case 'J':
	DDRJ |= (1 << port_);
     e62:	e4 e0       	ldi	r30, 0x04	; 4
     e64:	f1 e0       	ldi	r31, 0x01	; 1
     e66:	20 81       	ld	r18, Z
     e68:	81 e0       	ldi	r24, 0x01	; 1
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e70:	02 c0       	rjmp	.+4      	; 0xe76 <initToggleSwitchLED+0x134>
     e72:	88 0f       	add	r24, r24
     e74:	99 1f       	adc	r25, r25
     e76:	0a 94       	dec	r0
     e78:	e2 f7       	brpl	.-8      	; 0xe72 <initToggleSwitchLED+0x130>
     e7a:	82 2b       	or	r24, r18
     e7c:	80 83       	st	Z, r24
	break;
     e7e:	08 95       	ret
	case 'K':
	DDRK |= (1 << port_);
     e80:	e7 e0       	ldi	r30, 0x07	; 7
     e82:	f1 e0       	ldi	r31, 0x01	; 1
     e84:	20 81       	ld	r18, Z
     e86:	81 e0       	ldi	r24, 0x01	; 1
     e88:	90 e0       	ldi	r25, 0x00	; 0
     e8a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e8e:	02 c0       	rjmp	.+4      	; 0xe94 <initToggleSwitchLED+0x152>
     e90:	88 0f       	add	r24, r24
     e92:	99 1f       	adc	r25, r25
     e94:	0a 94       	dec	r0
     e96:	e2 f7       	brpl	.-8      	; 0xe90 <initToggleSwitchLED+0x14e>
     e98:	82 2b       	or	r24, r18
     e9a:	80 83       	st	Z, r24
	break;
     e9c:	08 95       	ret
	case 'L':
	DDRL |= (1 << port_);
     e9e:	ea e0       	ldi	r30, 0x0A	; 10
     ea0:	f1 e0       	ldi	r31, 0x01	; 1
     ea2:	20 81       	ld	r18, Z
     ea4:	81 e0       	ldi	r24, 0x01	; 1
     ea6:	90 e0       	ldi	r25, 0x00	; 0
     ea8:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     eac:	02 c0       	rjmp	.+4      	; 0xeb2 <initToggleSwitchLED+0x170>
     eae:	88 0f       	add	r24, r24
     eb0:	99 1f       	adc	r25, r25
     eb2:	0a 94       	dec	r0
     eb4:	e2 f7       	brpl	.-8      	; 0xeae <initToggleSwitchLED+0x16c>
     eb6:	82 2b       	or	r24, r18
     eb8:	80 83       	st	Z, r24
     eba:	08 95       	ret

00000ebc <setToggleSwitchLED>:
	}
 }


 void setToggleSwitchLED(char bool_)
 {
     ebc:	28 2f       	mov	r18, r24
	switch (register_)
     ebe:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <register_>
     ec2:	8e 2f       	mov	r24, r30
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	fc 01       	movw	r30, r24
     ec8:	e1 54       	subi	r30, 0x41	; 65
     eca:	f1 09       	sbc	r31, r1
     ecc:	ec 30       	cpi	r30, 0x0C	; 12
     ece:	f1 05       	cpc	r31, r1
     ed0:	08 f0       	brcs	.+2      	; 0xed4 <setToggleSwitchLED+0x18>
     ed2:	53 c1       	rjmp	.+678    	; 0x117a <setToggleSwitchLED+0x2be>
     ed4:	88 27       	eor	r24, r24
     ed6:	e2 55       	subi	r30, 0x52	; 82
     ed8:	ff 4f       	sbci	r31, 0xFF	; 255
     eda:	8f 4f       	sbci	r24, 0xFF	; 255
     edc:	71 c1       	rjmp	.+738    	; 0x11c0 <__tablejump2__>
	{
		case 'A':
		if (bool_ == '0')
     ede:	20 33       	cpi	r18, 0x30	; 48
     ee0:	71 f4       	brne	.+28     	; 0xefe <setToggleSwitchLED+0x42>
		{
			PORTA &= ~(1 << port_);
     ee2:	22 b1       	in	r18, 0x02	; 2
     ee4:	81 e0       	ldi	r24, 0x01	; 1
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     eec:	02 c0       	rjmp	.+4      	; 0xef2 <setToggleSwitchLED+0x36>
     eee:	88 0f       	add	r24, r24
     ef0:	99 1f       	adc	r25, r25
     ef2:	0a 94       	dec	r0
     ef4:	e2 f7       	brpl	.-8      	; 0xeee <setToggleSwitchLED+0x32>
     ef6:	80 95       	com	r24
     ef8:	82 23       	and	r24, r18
     efa:	82 b9       	out	0x02, r24	; 2
     efc:	08 95       	ret
		}
		else 
		{
			PORTA |= (1 << port_);
     efe:	22 b1       	in	r18, 0x02	; 2
     f00:	81 e0       	ldi	r24, 0x01	; 1
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f08:	02 c0       	rjmp	.+4      	; 0xf0e <setToggleSwitchLED+0x52>
     f0a:	88 0f       	add	r24, r24
     f0c:	99 1f       	adc	r25, r25
     f0e:	0a 94       	dec	r0
     f10:	e2 f7       	brpl	.-8      	; 0xf0a <setToggleSwitchLED+0x4e>
     f12:	82 2b       	or	r24, r18
     f14:	82 b9       	out	0x02, r24	; 2
     f16:	08 95       	ret
		}
		break;

		case 'B':
		if (bool_ == '0')
     f18:	20 33       	cpi	r18, 0x30	; 48
     f1a:	71 f4       	brne	.+28     	; 0xf38 <setToggleSwitchLED+0x7c>
		{
			PORTB &= ~(1 << port_);
     f1c:	25 b1       	in	r18, 0x05	; 5
     f1e:	81 e0       	ldi	r24, 0x01	; 1
     f20:	90 e0       	ldi	r25, 0x00	; 0
     f22:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f26:	02 c0       	rjmp	.+4      	; 0xf2c <setToggleSwitchLED+0x70>
     f28:	88 0f       	add	r24, r24
     f2a:	99 1f       	adc	r25, r25
     f2c:	0a 94       	dec	r0
     f2e:	e2 f7       	brpl	.-8      	; 0xf28 <setToggleSwitchLED+0x6c>
     f30:	80 95       	com	r24
     f32:	82 23       	and	r24, r18
     f34:	85 b9       	out	0x05, r24	; 5
     f36:	08 95       	ret
		}
		else
		{
			PORTB |= (1 << port_);
     f38:	25 b1       	in	r18, 0x05	; 5
     f3a:	81 e0       	ldi	r24, 0x01	; 1
     f3c:	90 e0       	ldi	r25, 0x00	; 0
     f3e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f42:	02 c0       	rjmp	.+4      	; 0xf48 <setToggleSwitchLED+0x8c>
     f44:	88 0f       	add	r24, r24
     f46:	99 1f       	adc	r25, r25
     f48:	0a 94       	dec	r0
     f4a:	e2 f7       	brpl	.-8      	; 0xf44 <setToggleSwitchLED+0x88>
     f4c:	82 2b       	or	r24, r18
     f4e:	85 b9       	out	0x05, r24	; 5
     f50:	08 95       	ret
		}
		break;
		case 'C':
		if (bool_ == '0')
     f52:	20 33       	cpi	r18, 0x30	; 48
     f54:	71 f4       	brne	.+28     	; 0xf72 <setToggleSwitchLED+0xb6>
		{
			PORTC &= ~(1 << port_);
     f56:	28 b1       	in	r18, 0x08	; 8
     f58:	81 e0       	ldi	r24, 0x01	; 1
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f60:	02 c0       	rjmp	.+4      	; 0xf66 <setToggleSwitchLED+0xaa>
     f62:	88 0f       	add	r24, r24
     f64:	99 1f       	adc	r25, r25
     f66:	0a 94       	dec	r0
     f68:	e2 f7       	brpl	.-8      	; 0xf62 <setToggleSwitchLED+0xa6>
     f6a:	80 95       	com	r24
     f6c:	82 23       	and	r24, r18
     f6e:	88 b9       	out	0x08, r24	; 8
     f70:	08 95       	ret
		}
		else
		{
			PORTC |= (1 << port_);
     f72:	28 b1       	in	r18, 0x08	; 8
     f74:	81 e0       	ldi	r24, 0x01	; 1
     f76:	90 e0       	ldi	r25, 0x00	; 0
     f78:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f7c:	02 c0       	rjmp	.+4      	; 0xf82 <setToggleSwitchLED+0xc6>
     f7e:	88 0f       	add	r24, r24
     f80:	99 1f       	adc	r25, r25
     f82:	0a 94       	dec	r0
     f84:	e2 f7       	brpl	.-8      	; 0xf7e <setToggleSwitchLED+0xc2>
     f86:	82 2b       	or	r24, r18
     f88:	88 b9       	out	0x08, r24	; 8
     f8a:	08 95       	ret
		}
		break;
		case 'D':
		if (bool_ == '0')
     f8c:	20 33       	cpi	r18, 0x30	; 48
     f8e:	71 f4       	brne	.+28     	; 0xfac <setToggleSwitchLED+0xf0>
		{
			PORTD &= ~(1 << port_);
     f90:	2b b1       	in	r18, 0x0b	; 11
     f92:	81 e0       	ldi	r24, 0x01	; 1
     f94:	90 e0       	ldi	r25, 0x00	; 0
     f96:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f9a:	02 c0       	rjmp	.+4      	; 0xfa0 <setToggleSwitchLED+0xe4>
     f9c:	88 0f       	add	r24, r24
     f9e:	99 1f       	adc	r25, r25
     fa0:	0a 94       	dec	r0
     fa2:	e2 f7       	brpl	.-8      	; 0xf9c <setToggleSwitchLED+0xe0>
     fa4:	80 95       	com	r24
     fa6:	82 23       	and	r24, r18
     fa8:	8b b9       	out	0x0b, r24	; 11
     faa:	08 95       	ret
		}
		else
		{
			PORTD |= (1 << port_);
     fac:	2b b1       	in	r18, 0x0b	; 11
     fae:	81 e0       	ldi	r24, 0x01	; 1
     fb0:	90 e0       	ldi	r25, 0x00	; 0
     fb2:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     fb6:	02 c0       	rjmp	.+4      	; 0xfbc <setToggleSwitchLED+0x100>
     fb8:	88 0f       	add	r24, r24
     fba:	99 1f       	adc	r25, r25
     fbc:	0a 94       	dec	r0
     fbe:	e2 f7       	brpl	.-8      	; 0xfb8 <setToggleSwitchLED+0xfc>
     fc0:	82 2b       	or	r24, r18
     fc2:	8b b9       	out	0x0b, r24	; 11
     fc4:	08 95       	ret
		}
		break;
		case 'E':
		if (bool_ == '0')
     fc6:	20 33       	cpi	r18, 0x30	; 48
     fc8:	71 f4       	brne	.+28     	; 0xfe6 <setToggleSwitchLED+0x12a>
		{
			PORTE &= ~(1 << port_);
     fca:	2e b1       	in	r18, 0x0e	; 14
     fcc:	81 e0       	ldi	r24, 0x01	; 1
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     fd4:	02 c0       	rjmp	.+4      	; 0xfda <setToggleSwitchLED+0x11e>
     fd6:	88 0f       	add	r24, r24
     fd8:	99 1f       	adc	r25, r25
     fda:	0a 94       	dec	r0
     fdc:	e2 f7       	brpl	.-8      	; 0xfd6 <setToggleSwitchLED+0x11a>
     fde:	80 95       	com	r24
     fe0:	82 23       	and	r24, r18
     fe2:	8e b9       	out	0x0e, r24	; 14
     fe4:	08 95       	ret
		}
		else
		{
			PORTE |= (1 << port_);
     fe6:	2e b1       	in	r18, 0x0e	; 14
     fe8:	81 e0       	ldi	r24, 0x01	; 1
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     ff0:	02 c0       	rjmp	.+4      	; 0xff6 <setToggleSwitchLED+0x13a>
     ff2:	88 0f       	add	r24, r24
     ff4:	99 1f       	adc	r25, r25
     ff6:	0a 94       	dec	r0
     ff8:	e2 f7       	brpl	.-8      	; 0xff2 <setToggleSwitchLED+0x136>
     ffa:	82 2b       	or	r24, r18
     ffc:	8e b9       	out	0x0e, r24	; 14
     ffe:	08 95       	ret
		}
		break;
		case 'F':
		if (bool_ == '0')
    1000:	20 33       	cpi	r18, 0x30	; 48
    1002:	71 f4       	brne	.+28     	; 0x1020 <setToggleSwitchLED+0x164>
		{
			PORTF &= ~(1 << port_);
    1004:	21 b3       	in	r18, 0x11	; 17
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    100e:	02 c0       	rjmp	.+4      	; 0x1014 <setToggleSwitchLED+0x158>
    1010:	88 0f       	add	r24, r24
    1012:	99 1f       	adc	r25, r25
    1014:	0a 94       	dec	r0
    1016:	e2 f7       	brpl	.-8      	; 0x1010 <setToggleSwitchLED+0x154>
    1018:	80 95       	com	r24
    101a:	82 23       	and	r24, r18
    101c:	81 bb       	out	0x11, r24	; 17
    101e:	08 95       	ret
		}
		else
		{
			PORTF |= (1 << port_);
    1020:	21 b3       	in	r18, 0x11	; 17
    1022:	81 e0       	ldi	r24, 0x01	; 1
    1024:	90 e0       	ldi	r25, 0x00	; 0
    1026:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    102a:	02 c0       	rjmp	.+4      	; 0x1030 <setToggleSwitchLED+0x174>
    102c:	88 0f       	add	r24, r24
    102e:	99 1f       	adc	r25, r25
    1030:	0a 94       	dec	r0
    1032:	e2 f7       	brpl	.-8      	; 0x102c <setToggleSwitchLED+0x170>
    1034:	82 2b       	or	r24, r18
    1036:	81 bb       	out	0x11, r24	; 17
    1038:	08 95       	ret
		}
		break;
		case 'G':
		if (bool_ == '0')
    103a:	20 33       	cpi	r18, 0x30	; 48
    103c:	71 f4       	brne	.+28     	; 0x105a <setToggleSwitchLED+0x19e>
		{
			PORTG &= ~(1 << port_);
    103e:	24 b3       	in	r18, 0x14	; 20
    1040:	81 e0       	ldi	r24, 0x01	; 1
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1048:	02 c0       	rjmp	.+4      	; 0x104e <setToggleSwitchLED+0x192>
    104a:	88 0f       	add	r24, r24
    104c:	99 1f       	adc	r25, r25
    104e:	0a 94       	dec	r0
    1050:	e2 f7       	brpl	.-8      	; 0x104a <setToggleSwitchLED+0x18e>
    1052:	80 95       	com	r24
    1054:	82 23       	and	r24, r18
    1056:	84 bb       	out	0x14, r24	; 20
    1058:	08 95       	ret
		}
		else
		{
			PORTG |= (1 << port_);
    105a:	24 b3       	in	r18, 0x14	; 20
    105c:	81 e0       	ldi	r24, 0x01	; 1
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1064:	02 c0       	rjmp	.+4      	; 0x106a <setToggleSwitchLED+0x1ae>
    1066:	88 0f       	add	r24, r24
    1068:	99 1f       	adc	r25, r25
    106a:	0a 94       	dec	r0
    106c:	e2 f7       	brpl	.-8      	; 0x1066 <setToggleSwitchLED+0x1aa>
    106e:	82 2b       	or	r24, r18
    1070:	84 bb       	out	0x14, r24	; 20
    1072:	08 95       	ret
		}
		break;
		case 'H':
		if (bool_ == '0')
    1074:	20 33       	cpi	r18, 0x30	; 48
    1076:	81 f4       	brne	.+32     	; 0x1098 <setToggleSwitchLED+0x1dc>
		{
			PORTH &= ~(1 << port_);
    1078:	e2 e0       	ldi	r30, 0x02	; 2
    107a:	f1 e0       	ldi	r31, 0x01	; 1
    107c:	20 81       	ld	r18, Z
    107e:	81 e0       	ldi	r24, 0x01	; 1
    1080:	90 e0       	ldi	r25, 0x00	; 0
    1082:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1086:	02 c0       	rjmp	.+4      	; 0x108c <setToggleSwitchLED+0x1d0>
    1088:	88 0f       	add	r24, r24
    108a:	99 1f       	adc	r25, r25
    108c:	0a 94       	dec	r0
    108e:	e2 f7       	brpl	.-8      	; 0x1088 <setToggleSwitchLED+0x1cc>
    1090:	80 95       	com	r24
    1092:	82 23       	and	r24, r18
    1094:	80 83       	st	Z, r24
    1096:	08 95       	ret
		}
		else
		{
			PORTH |= (1 << port_);
    1098:	e2 e0       	ldi	r30, 0x02	; 2
    109a:	f1 e0       	ldi	r31, 0x01	; 1
    109c:	20 81       	ld	r18, Z
    109e:	81 e0       	ldi	r24, 0x01	; 1
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    10a2:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    10a6:	02 c0       	rjmp	.+4      	; 0x10ac <setToggleSwitchLED+0x1f0>
    10a8:	88 0f       	add	r24, r24
    10aa:	99 1f       	adc	r25, r25
    10ac:	0a 94       	dec	r0
    10ae:	e2 f7       	brpl	.-8      	; 0x10a8 <setToggleSwitchLED+0x1ec>
    10b0:	82 2b       	or	r24, r18
    10b2:	80 83       	st	Z, r24
    10b4:	08 95       	ret
		}
		break;
		case 'J':
		if (bool_ == '0')
    10b6:	20 33       	cpi	r18, 0x30	; 48
    10b8:	81 f4       	brne	.+32     	; 0x10da <setToggleSwitchLED+0x21e>
		{
			PORTJ &= ~(1 << port_);
    10ba:	e5 e0       	ldi	r30, 0x05	; 5
    10bc:	f1 e0       	ldi	r31, 0x01	; 1
    10be:	20 81       	ld	r18, Z
    10c0:	81 e0       	ldi	r24, 0x01	; 1
    10c2:	90 e0       	ldi	r25, 0x00	; 0
    10c4:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    10c8:	02 c0       	rjmp	.+4      	; 0x10ce <setToggleSwitchLED+0x212>
    10ca:	88 0f       	add	r24, r24
    10cc:	99 1f       	adc	r25, r25
    10ce:	0a 94       	dec	r0
    10d0:	e2 f7       	brpl	.-8      	; 0x10ca <setToggleSwitchLED+0x20e>
    10d2:	80 95       	com	r24
    10d4:	82 23       	and	r24, r18
    10d6:	80 83       	st	Z, r24
    10d8:	08 95       	ret
		}
		else
		{
			PORTJ |= (1 << port_);
    10da:	e5 e0       	ldi	r30, 0x05	; 5
    10dc:	f1 e0       	ldi	r31, 0x01	; 1
    10de:	20 81       	ld	r18, Z
    10e0:	81 e0       	ldi	r24, 0x01	; 1
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    10e8:	02 c0       	rjmp	.+4      	; 0x10ee <setToggleSwitchLED+0x232>
    10ea:	88 0f       	add	r24, r24
    10ec:	99 1f       	adc	r25, r25
    10ee:	0a 94       	dec	r0
    10f0:	e2 f7       	brpl	.-8      	; 0x10ea <setToggleSwitchLED+0x22e>
    10f2:	82 2b       	or	r24, r18
    10f4:	80 83       	st	Z, r24
    10f6:	08 95       	ret
		}
		break;
		case 'K':
		if (bool_ == '0')
    10f8:	20 33       	cpi	r18, 0x30	; 48
    10fa:	81 f4       	brne	.+32     	; 0x111c <setToggleSwitchLED+0x260>
		{
			PORTK &= ~(1 << port_);
    10fc:	e8 e0       	ldi	r30, 0x08	; 8
    10fe:	f1 e0       	ldi	r31, 0x01	; 1
    1100:	20 81       	ld	r18, Z
    1102:	81 e0       	ldi	r24, 0x01	; 1
    1104:	90 e0       	ldi	r25, 0x00	; 0
    1106:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    110a:	02 c0       	rjmp	.+4      	; 0x1110 <setToggleSwitchLED+0x254>
    110c:	88 0f       	add	r24, r24
    110e:	99 1f       	adc	r25, r25
    1110:	0a 94       	dec	r0
    1112:	e2 f7       	brpl	.-8      	; 0x110c <setToggleSwitchLED+0x250>
    1114:	80 95       	com	r24
    1116:	82 23       	and	r24, r18
    1118:	80 83       	st	Z, r24
    111a:	08 95       	ret
		}
		else
		{
			PORTK |= (1 << port_);
    111c:	e8 e0       	ldi	r30, 0x08	; 8
    111e:	f1 e0       	ldi	r31, 0x01	; 1
    1120:	20 81       	ld	r18, Z
    1122:	81 e0       	ldi	r24, 0x01	; 1
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    112a:	02 c0       	rjmp	.+4      	; 0x1130 <setToggleSwitchLED+0x274>
    112c:	88 0f       	add	r24, r24
    112e:	99 1f       	adc	r25, r25
    1130:	0a 94       	dec	r0
    1132:	e2 f7       	brpl	.-8      	; 0x112c <setToggleSwitchLED+0x270>
    1134:	82 2b       	or	r24, r18
    1136:	80 83       	st	Z, r24
    1138:	08 95       	ret
		}
		break;
		case 'L':
		if (bool_ == '0')
    113a:	20 33       	cpi	r18, 0x30	; 48
    113c:	81 f4       	brne	.+32     	; 0x115e <setToggleSwitchLED+0x2a2>
		{
			PORTL &= ~(1 << port_);
    113e:	eb e0       	ldi	r30, 0x0B	; 11
    1140:	f1 e0       	ldi	r31, 0x01	; 1
    1142:	20 81       	ld	r18, Z
    1144:	81 e0       	ldi	r24, 0x01	; 1
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    114c:	02 c0       	rjmp	.+4      	; 0x1152 <setToggleSwitchLED+0x296>
    114e:	88 0f       	add	r24, r24
    1150:	99 1f       	adc	r25, r25
    1152:	0a 94       	dec	r0
    1154:	e2 f7       	brpl	.-8      	; 0x114e <setToggleSwitchLED+0x292>
    1156:	80 95       	com	r24
    1158:	82 23       	and	r24, r18
    115a:	80 83       	st	Z, r24
    115c:	08 95       	ret
		}
		else
		{
			PORTL |= (1 << port_);
    115e:	eb e0       	ldi	r30, 0x0B	; 11
    1160:	f1 e0       	ldi	r31, 0x01	; 1
    1162:	20 81       	ld	r18, Z
    1164:	81 e0       	ldi	r24, 0x01	; 1
    1166:	90 e0       	ldi	r25, 0x00	; 0
    1168:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    116c:	02 c0       	rjmp	.+4      	; 0x1172 <setToggleSwitchLED+0x2b6>
    116e:	88 0f       	add	r24, r24
    1170:	99 1f       	adc	r25, r25
    1172:	0a 94       	dec	r0
    1174:	e2 f7       	brpl	.-8      	; 0x116e <setToggleSwitchLED+0x2b2>
    1176:	82 2b       	or	r24, r18
    1178:	80 83       	st	Z, r24
    117a:	08 95       	ret

0000117c <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
    117c:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
    117e:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
    1180:	83 e0       	ldi	r24, 0x03	; 3
    1182:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
    1186:	e8 9a       	sbi	0x1d, 0	; 29
	 //------------------------------------//

	 //Initializing
	 UCSR0B = 0;
    1188:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	 DDRB |= (1 << PINNR);		//OUTPUT
    118c:	20 9a       	sbi	0x04, 0	; 4
    118e:	08 95       	ret

00001190 <__vector_1>:

 }

 // Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
 ISR(INT0_vect)
 {
    1190:	1f 92       	push	r1
    1192:	0f 92       	push	r0
    1194:	0f b6       	in	r0, 0x3f	; 63
    1196:	0f 92       	push	r0
    1198:	11 24       	eor	r1, r1
    119a:	8f 93       	push	r24
    119c:	9f 93       	push	r25
	 ZCDetected_ = 1;
    119e:	81 e0       	ldi	r24, 0x01	; 1
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	90 93 1d 02 	sts	0x021D, r25	; 0x80021d <ZCDetected_+0x1>
    11a6:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <ZCDetected_>
	 ZCDetected_ = 0;
    11aa:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <ZCDetected_+0x1>
    11ae:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <ZCDetected_>
    11b2:	9f 91       	pop	r25
    11b4:	8f 91       	pop	r24
    11b6:	0f 90       	pop	r0
    11b8:	0f be       	out	0x3f, r0	; 63
    11ba:	0f 90       	pop	r0
    11bc:	1f 90       	pop	r1
    11be:	18 95       	reti

000011c0 <__tablejump2__>:
    11c0:	ee 0f       	add	r30, r30
    11c2:	ff 1f       	adc	r31, r31
    11c4:	88 1f       	adc	r24, r24
    11c6:	8b bf       	out	0x3b, r24	; 59
    11c8:	07 90       	elpm	r0, Z+
    11ca:	f6 91       	elpm	r31, Z
    11cc:	e0 2d       	mov	r30, r0
    11ce:	19 94       	eijmp

000011d0 <calloc>:
    11d0:	0f 93       	push	r16
    11d2:	1f 93       	push	r17
    11d4:	cf 93       	push	r28
    11d6:	df 93       	push	r29
    11d8:	86 9f       	mul	r24, r22
    11da:	80 01       	movw	r16, r0
    11dc:	87 9f       	mul	r24, r23
    11de:	10 0d       	add	r17, r0
    11e0:	96 9f       	mul	r25, r22
    11e2:	10 0d       	add	r17, r0
    11e4:	11 24       	eor	r1, r1
    11e6:	c8 01       	movw	r24, r16
    11e8:	0d d0       	rcall	.+26     	; 0x1204 <malloc>
    11ea:	ec 01       	movw	r28, r24
    11ec:	00 97       	sbiw	r24, 0x00	; 0
    11ee:	21 f0       	breq	.+8      	; 0x11f8 <calloc+0x28>
    11f0:	a8 01       	movw	r20, r16
    11f2:	60 e0       	ldi	r22, 0x00	; 0
    11f4:	70 e0       	ldi	r23, 0x00	; 0
    11f6:	27 d1       	rcall	.+590    	; 0x1446 <memset>
    11f8:	ce 01       	movw	r24, r28
    11fa:	df 91       	pop	r29
    11fc:	cf 91       	pop	r28
    11fe:	1f 91       	pop	r17
    1200:	0f 91       	pop	r16
    1202:	08 95       	ret

00001204 <malloc>:
    1204:	0f 93       	push	r16
    1206:	1f 93       	push	r17
    1208:	cf 93       	push	r28
    120a:	df 93       	push	r29
    120c:	82 30       	cpi	r24, 0x02	; 2
    120e:	91 05       	cpc	r25, r1
    1210:	10 f4       	brcc	.+4      	; 0x1216 <malloc+0x12>
    1212:	82 e0       	ldi	r24, 0x02	; 2
    1214:	90 e0       	ldi	r25, 0x00	; 0
    1216:	e0 91 25 02 	lds	r30, 0x0225	; 0x800225 <__flp>
    121a:	f0 91 26 02 	lds	r31, 0x0226	; 0x800226 <__flp+0x1>
    121e:	20 e0       	ldi	r18, 0x00	; 0
    1220:	30 e0       	ldi	r19, 0x00	; 0
    1222:	a0 e0       	ldi	r26, 0x00	; 0
    1224:	b0 e0       	ldi	r27, 0x00	; 0
    1226:	30 97       	sbiw	r30, 0x00	; 0
    1228:	19 f1       	breq	.+70     	; 0x1270 <malloc+0x6c>
    122a:	40 81       	ld	r20, Z
    122c:	51 81       	ldd	r21, Z+1	; 0x01
    122e:	02 81       	ldd	r16, Z+2	; 0x02
    1230:	13 81       	ldd	r17, Z+3	; 0x03
    1232:	48 17       	cp	r20, r24
    1234:	59 07       	cpc	r21, r25
    1236:	c8 f0       	brcs	.+50     	; 0x126a <malloc+0x66>
    1238:	84 17       	cp	r24, r20
    123a:	95 07       	cpc	r25, r21
    123c:	69 f4       	brne	.+26     	; 0x1258 <malloc+0x54>
    123e:	10 97       	sbiw	r26, 0x00	; 0
    1240:	31 f0       	breq	.+12     	; 0x124e <malloc+0x4a>
    1242:	12 96       	adiw	r26, 0x02	; 2
    1244:	0c 93       	st	X, r16
    1246:	12 97       	sbiw	r26, 0x02	; 2
    1248:	13 96       	adiw	r26, 0x03	; 3
    124a:	1c 93       	st	X, r17
    124c:	27 c0       	rjmp	.+78     	; 0x129c <malloc+0x98>
    124e:	00 93 25 02 	sts	0x0225, r16	; 0x800225 <__flp>
    1252:	10 93 26 02 	sts	0x0226, r17	; 0x800226 <__flp+0x1>
    1256:	22 c0       	rjmp	.+68     	; 0x129c <malloc+0x98>
    1258:	21 15       	cp	r18, r1
    125a:	31 05       	cpc	r19, r1
    125c:	19 f0       	breq	.+6      	; 0x1264 <malloc+0x60>
    125e:	42 17       	cp	r20, r18
    1260:	53 07       	cpc	r21, r19
    1262:	18 f4       	brcc	.+6      	; 0x126a <malloc+0x66>
    1264:	9a 01       	movw	r18, r20
    1266:	bd 01       	movw	r22, r26
    1268:	ef 01       	movw	r28, r30
    126a:	df 01       	movw	r26, r30
    126c:	f8 01       	movw	r30, r16
    126e:	db cf       	rjmp	.-74     	; 0x1226 <malloc+0x22>
    1270:	21 15       	cp	r18, r1
    1272:	31 05       	cpc	r19, r1
    1274:	f9 f0       	breq	.+62     	; 0x12b4 <malloc+0xb0>
    1276:	28 1b       	sub	r18, r24
    1278:	39 0b       	sbc	r19, r25
    127a:	24 30       	cpi	r18, 0x04	; 4
    127c:	31 05       	cpc	r19, r1
    127e:	80 f4       	brcc	.+32     	; 0x12a0 <malloc+0x9c>
    1280:	8a 81       	ldd	r24, Y+2	; 0x02
    1282:	9b 81       	ldd	r25, Y+3	; 0x03
    1284:	61 15       	cp	r22, r1
    1286:	71 05       	cpc	r23, r1
    1288:	21 f0       	breq	.+8      	; 0x1292 <malloc+0x8e>
    128a:	fb 01       	movw	r30, r22
    128c:	93 83       	std	Z+3, r25	; 0x03
    128e:	82 83       	std	Z+2, r24	; 0x02
    1290:	04 c0       	rjmp	.+8      	; 0x129a <malloc+0x96>
    1292:	90 93 26 02 	sts	0x0226, r25	; 0x800226 <__flp+0x1>
    1296:	80 93 25 02 	sts	0x0225, r24	; 0x800225 <__flp>
    129a:	fe 01       	movw	r30, r28
    129c:	32 96       	adiw	r30, 0x02	; 2
    129e:	44 c0       	rjmp	.+136    	; 0x1328 <malloc+0x124>
    12a0:	fe 01       	movw	r30, r28
    12a2:	e2 0f       	add	r30, r18
    12a4:	f3 1f       	adc	r31, r19
    12a6:	81 93       	st	Z+, r24
    12a8:	91 93       	st	Z+, r25
    12aa:	22 50       	subi	r18, 0x02	; 2
    12ac:	31 09       	sbc	r19, r1
    12ae:	39 83       	std	Y+1, r19	; 0x01
    12b0:	28 83       	st	Y, r18
    12b2:	3a c0       	rjmp	.+116    	; 0x1328 <malloc+0x124>
    12b4:	20 91 23 02 	lds	r18, 0x0223	; 0x800223 <__brkval>
    12b8:	30 91 24 02 	lds	r19, 0x0224	; 0x800224 <__brkval+0x1>
    12bc:	23 2b       	or	r18, r19
    12be:	41 f4       	brne	.+16     	; 0x12d0 <malloc+0xcc>
    12c0:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    12c4:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    12c8:	30 93 24 02 	sts	0x0224, r19	; 0x800224 <__brkval+0x1>
    12cc:	20 93 23 02 	sts	0x0223, r18	; 0x800223 <__brkval>
    12d0:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    12d4:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    12d8:	21 15       	cp	r18, r1
    12da:	31 05       	cpc	r19, r1
    12dc:	41 f4       	brne	.+16     	; 0x12ee <malloc+0xea>
    12de:	2d b7       	in	r18, 0x3d	; 61
    12e0:	3e b7       	in	r19, 0x3e	; 62
    12e2:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    12e6:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    12ea:	24 1b       	sub	r18, r20
    12ec:	35 0b       	sbc	r19, r21
    12ee:	e0 91 23 02 	lds	r30, 0x0223	; 0x800223 <__brkval>
    12f2:	f0 91 24 02 	lds	r31, 0x0224	; 0x800224 <__brkval+0x1>
    12f6:	e2 17       	cp	r30, r18
    12f8:	f3 07       	cpc	r31, r19
    12fa:	a0 f4       	brcc	.+40     	; 0x1324 <malloc+0x120>
    12fc:	2e 1b       	sub	r18, r30
    12fe:	3f 0b       	sbc	r19, r31
    1300:	28 17       	cp	r18, r24
    1302:	39 07       	cpc	r19, r25
    1304:	78 f0       	brcs	.+30     	; 0x1324 <malloc+0x120>
    1306:	ac 01       	movw	r20, r24
    1308:	4e 5f       	subi	r20, 0xFE	; 254
    130a:	5f 4f       	sbci	r21, 0xFF	; 255
    130c:	24 17       	cp	r18, r20
    130e:	35 07       	cpc	r19, r21
    1310:	48 f0       	brcs	.+18     	; 0x1324 <malloc+0x120>
    1312:	4e 0f       	add	r20, r30
    1314:	5f 1f       	adc	r21, r31
    1316:	50 93 24 02 	sts	0x0224, r21	; 0x800224 <__brkval+0x1>
    131a:	40 93 23 02 	sts	0x0223, r20	; 0x800223 <__brkval>
    131e:	81 93       	st	Z+, r24
    1320:	91 93       	st	Z+, r25
    1322:	02 c0       	rjmp	.+4      	; 0x1328 <malloc+0x124>
    1324:	e0 e0       	ldi	r30, 0x00	; 0
    1326:	f0 e0       	ldi	r31, 0x00	; 0
    1328:	cf 01       	movw	r24, r30
    132a:	df 91       	pop	r29
    132c:	cf 91       	pop	r28
    132e:	1f 91       	pop	r17
    1330:	0f 91       	pop	r16
    1332:	08 95       	ret

00001334 <free>:
    1334:	cf 93       	push	r28
    1336:	df 93       	push	r29
    1338:	00 97       	sbiw	r24, 0x00	; 0
    133a:	09 f4       	brne	.+2      	; 0x133e <free+0xa>
    133c:	81 c0       	rjmp	.+258    	; 0x1440 <free+0x10c>
    133e:	fc 01       	movw	r30, r24
    1340:	32 97       	sbiw	r30, 0x02	; 2
    1342:	13 82       	std	Z+3, r1	; 0x03
    1344:	12 82       	std	Z+2, r1	; 0x02
    1346:	a0 91 25 02 	lds	r26, 0x0225	; 0x800225 <__flp>
    134a:	b0 91 26 02 	lds	r27, 0x0226	; 0x800226 <__flp+0x1>
    134e:	10 97       	sbiw	r26, 0x00	; 0
    1350:	81 f4       	brne	.+32     	; 0x1372 <free+0x3e>
    1352:	20 81       	ld	r18, Z
    1354:	31 81       	ldd	r19, Z+1	; 0x01
    1356:	82 0f       	add	r24, r18
    1358:	93 1f       	adc	r25, r19
    135a:	20 91 23 02 	lds	r18, 0x0223	; 0x800223 <__brkval>
    135e:	30 91 24 02 	lds	r19, 0x0224	; 0x800224 <__brkval+0x1>
    1362:	28 17       	cp	r18, r24
    1364:	39 07       	cpc	r19, r25
    1366:	51 f5       	brne	.+84     	; 0x13bc <free+0x88>
    1368:	f0 93 24 02 	sts	0x0224, r31	; 0x800224 <__brkval+0x1>
    136c:	e0 93 23 02 	sts	0x0223, r30	; 0x800223 <__brkval>
    1370:	67 c0       	rjmp	.+206    	; 0x1440 <free+0x10c>
    1372:	ed 01       	movw	r28, r26
    1374:	20 e0       	ldi	r18, 0x00	; 0
    1376:	30 e0       	ldi	r19, 0x00	; 0
    1378:	ce 17       	cp	r28, r30
    137a:	df 07       	cpc	r29, r31
    137c:	40 f4       	brcc	.+16     	; 0x138e <free+0x5a>
    137e:	4a 81       	ldd	r20, Y+2	; 0x02
    1380:	5b 81       	ldd	r21, Y+3	; 0x03
    1382:	9e 01       	movw	r18, r28
    1384:	41 15       	cp	r20, r1
    1386:	51 05       	cpc	r21, r1
    1388:	f1 f0       	breq	.+60     	; 0x13c6 <free+0x92>
    138a:	ea 01       	movw	r28, r20
    138c:	f5 cf       	rjmp	.-22     	; 0x1378 <free+0x44>
    138e:	d3 83       	std	Z+3, r29	; 0x03
    1390:	c2 83       	std	Z+2, r28	; 0x02
    1392:	40 81       	ld	r20, Z
    1394:	51 81       	ldd	r21, Z+1	; 0x01
    1396:	84 0f       	add	r24, r20
    1398:	95 1f       	adc	r25, r21
    139a:	c8 17       	cp	r28, r24
    139c:	d9 07       	cpc	r29, r25
    139e:	59 f4       	brne	.+22     	; 0x13b6 <free+0x82>
    13a0:	88 81       	ld	r24, Y
    13a2:	99 81       	ldd	r25, Y+1	; 0x01
    13a4:	84 0f       	add	r24, r20
    13a6:	95 1f       	adc	r25, r21
    13a8:	02 96       	adiw	r24, 0x02	; 2
    13aa:	91 83       	std	Z+1, r25	; 0x01
    13ac:	80 83       	st	Z, r24
    13ae:	8a 81       	ldd	r24, Y+2	; 0x02
    13b0:	9b 81       	ldd	r25, Y+3	; 0x03
    13b2:	93 83       	std	Z+3, r25	; 0x03
    13b4:	82 83       	std	Z+2, r24	; 0x02
    13b6:	21 15       	cp	r18, r1
    13b8:	31 05       	cpc	r19, r1
    13ba:	29 f4       	brne	.+10     	; 0x13c6 <free+0x92>
    13bc:	f0 93 26 02 	sts	0x0226, r31	; 0x800226 <__flp+0x1>
    13c0:	e0 93 25 02 	sts	0x0225, r30	; 0x800225 <__flp>
    13c4:	3d c0       	rjmp	.+122    	; 0x1440 <free+0x10c>
    13c6:	e9 01       	movw	r28, r18
    13c8:	fb 83       	std	Y+3, r31	; 0x03
    13ca:	ea 83       	std	Y+2, r30	; 0x02
    13cc:	49 91       	ld	r20, Y+
    13ce:	59 91       	ld	r21, Y+
    13d0:	c4 0f       	add	r28, r20
    13d2:	d5 1f       	adc	r29, r21
    13d4:	ec 17       	cp	r30, r28
    13d6:	fd 07       	cpc	r31, r29
    13d8:	61 f4       	brne	.+24     	; 0x13f2 <free+0xbe>
    13da:	80 81       	ld	r24, Z
    13dc:	91 81       	ldd	r25, Z+1	; 0x01
    13de:	84 0f       	add	r24, r20
    13e0:	95 1f       	adc	r25, r21
    13e2:	02 96       	adiw	r24, 0x02	; 2
    13e4:	e9 01       	movw	r28, r18
    13e6:	99 83       	std	Y+1, r25	; 0x01
    13e8:	88 83       	st	Y, r24
    13ea:	82 81       	ldd	r24, Z+2	; 0x02
    13ec:	93 81       	ldd	r25, Z+3	; 0x03
    13ee:	9b 83       	std	Y+3, r25	; 0x03
    13f0:	8a 83       	std	Y+2, r24	; 0x02
    13f2:	e0 e0       	ldi	r30, 0x00	; 0
    13f4:	f0 e0       	ldi	r31, 0x00	; 0
    13f6:	12 96       	adiw	r26, 0x02	; 2
    13f8:	8d 91       	ld	r24, X+
    13fa:	9c 91       	ld	r25, X
    13fc:	13 97       	sbiw	r26, 0x03	; 3
    13fe:	00 97       	sbiw	r24, 0x00	; 0
    1400:	19 f0       	breq	.+6      	; 0x1408 <free+0xd4>
    1402:	fd 01       	movw	r30, r26
    1404:	dc 01       	movw	r26, r24
    1406:	f7 cf       	rjmp	.-18     	; 0x13f6 <free+0xc2>
    1408:	8d 91       	ld	r24, X+
    140a:	9c 91       	ld	r25, X
    140c:	11 97       	sbiw	r26, 0x01	; 1
    140e:	9d 01       	movw	r18, r26
    1410:	2e 5f       	subi	r18, 0xFE	; 254
    1412:	3f 4f       	sbci	r19, 0xFF	; 255
    1414:	82 0f       	add	r24, r18
    1416:	93 1f       	adc	r25, r19
    1418:	20 91 23 02 	lds	r18, 0x0223	; 0x800223 <__brkval>
    141c:	30 91 24 02 	lds	r19, 0x0224	; 0x800224 <__brkval+0x1>
    1420:	28 17       	cp	r18, r24
    1422:	39 07       	cpc	r19, r25
    1424:	69 f4       	brne	.+26     	; 0x1440 <free+0x10c>
    1426:	30 97       	sbiw	r30, 0x00	; 0
    1428:	29 f4       	brne	.+10     	; 0x1434 <free+0x100>
    142a:	10 92 26 02 	sts	0x0226, r1	; 0x800226 <__flp+0x1>
    142e:	10 92 25 02 	sts	0x0225, r1	; 0x800225 <__flp>
    1432:	02 c0       	rjmp	.+4      	; 0x1438 <free+0x104>
    1434:	13 82       	std	Z+3, r1	; 0x03
    1436:	12 82       	std	Z+2, r1	; 0x02
    1438:	b0 93 24 02 	sts	0x0224, r27	; 0x800224 <__brkval+0x1>
    143c:	a0 93 23 02 	sts	0x0223, r26	; 0x800223 <__brkval>
    1440:	df 91       	pop	r29
    1442:	cf 91       	pop	r28
    1444:	08 95       	ret

00001446 <memset>:
    1446:	dc 01       	movw	r26, r24
    1448:	01 c0       	rjmp	.+2      	; 0x144c <memset+0x6>
    144a:	6d 93       	st	X+, r22
    144c:	41 50       	subi	r20, 0x01	; 1
    144e:	50 40       	sbci	r21, 0x00	; 0
    1450:	e0 f7       	brcc	.-8      	; 0x144a <memset+0x4>
    1452:	08 95       	ret

00001454 <_exit>:
    1454:	f8 94       	cli

00001456 <__stop_program>:
    1456:	ff cf       	rjmp	.-2      	; 0x1456 <__stop_program>
