
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125338                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383680                       # Number of bytes of host memory used
host_op_rate                                   145630                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47303.57                       # Real time elapsed on the host
host_tick_rate                               42972511                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5928947917                       # Number of instructions simulated
sim_ops                                    6888812229                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032753                       # Number of seconds simulated
sim_ticks                                2032753086429                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   294                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15412982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      30825674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     43.991019                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       328802237                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    747430378                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       610216                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    674600274                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     19767310                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19770855                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3545                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       845453646                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        63085256                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1510002906                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1409602833                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       609499                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          837414743                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     274234150                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     43435914                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     18063619                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3928947916                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4571375829                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4872035689                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.938289                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.126056                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3676317416     75.46%     75.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    317192359      6.51%     81.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    259180041      5.32%     87.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     64840025      1.33%     88.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    166131388      3.41%     92.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     40500170      0.83%     92.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     35077269      0.72%     93.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     38562871      0.79%     94.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    274234150      5.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4872035689                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     62899316                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        4072887126                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             888216865                       # Number of loads committed
system.switch_cpus.commit.membars            48261310                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2832024402     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    178563727      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    888216865     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    672570835     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4571375829                       # Class of committed instruction
system.switch_cpus.commit.refs             1560787700                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          74210910                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3928947916                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4571375829                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.240716                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.240716                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3877681208                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           721                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    327738466                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4599117451                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        275826914                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         556086054                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         652306                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          1114                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     164459287                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           845453646                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         541492885                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4332077811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3963858689                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         1306046                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.173437                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    541974874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    411654803                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.813148                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4874705776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.945777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.253518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3939869887     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        128691726      2.64%     83.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         82455681      1.69%     85.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        133997273      2.75%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        101284022      2.08%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         54536262      1.12%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        104794650      2.15%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24407631      0.50%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        304668644      6.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4874705776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       911848                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        838543774                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.946670                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1598331727                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          673441295                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      1108390211                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     891351782                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     43587615                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        15271                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    674784282                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4589439515                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     924890432                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       676987                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4614737976                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        6778419                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     831849486                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         652306                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     839711910                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          455                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    170181127                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        64188                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     34751383                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3134884                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2213417                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        64188                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       906819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4422362126                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4579011175                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.574675                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2541421680                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.939341                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4579240914                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       5643015921                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3276212598                       # number of integer regfile writes
system.switch_cpus.ipc                       0.805986                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.805986                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2838079825     61.49%     61.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    178603490      3.87%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    925057756     20.04%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    673673889     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4615414963                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            72305354                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015666                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8841270     12.23%     12.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        9651996     13.35%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       20344880     28.14%     53.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      33467208     46.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4578608616                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  13964599777                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4504788614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4533251514                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4545851899                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4615414963                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     43587616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     18063550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        11137                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       151702                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     17040654                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4874705776                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.946809                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.748383                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3308546936     67.87%     67.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    497872856     10.21%     78.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    296613270      6.08%     84.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    216246214      4.44%     88.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    187053761      3.84%     92.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    199154665      4.09%     96.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     85620275      1.76%     98.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     50915486      1.04%     99.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     32682313      0.67%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4874705776                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.946809                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      109111701                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    213252416                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     74222561                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     74315365                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     51148468                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     44312737                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    891351782                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    674784282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4860262494                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      173742480                       # number of misc regfile writes
system.switch_cpus.numCycles               4874707641                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      2037770568                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4788373256                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      171715810                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        345751791                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      274523714                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       8248145                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7369362036                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4593984849                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4813355175                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         645739354                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       63488077                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         652306                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     601836204                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         24981771                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   5625454025                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1242955543                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     53392752                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         976904029                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     43588201                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     49512258                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           9187237165                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9181550246                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         49482488                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        24740073                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          277                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15502531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12411574                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     31005064                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12411851                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15412396                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3568834                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11843854                       # Transaction distribution
system.membus.trans_dist::ReadExReq               588                       # Transaction distribution
system.membus.trans_dist::ReadExResp              588                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15412398                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     23784402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     22454256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     46238658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               46238658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1244802944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1184869760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2429672704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2429672704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15412986                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15412986    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15412986                       # Request fanout histogram
system.membus.reqLayer0.occupancy         37247584735                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         35790511457                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy       145470369607                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15501943                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7137682                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26622193                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             588                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            37                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15501908                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     46507484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              46507595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2441131776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2441141248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18257381                       # Total snoops (count)
system.tol2bus.snoopTraffic                 456810752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33759914                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.367667                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.482187                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21347768     63.23%     63.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12411869     36.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    277      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33759914                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18882011868                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32322699990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             77145                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data   1014812160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        1014814336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    229988608                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      229988608                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      7928220                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            7928237                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1796786                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1796786                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    499230412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            499231482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     113141438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           113141438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     113141438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    499230412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           612372920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3593572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  15856444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000147414876                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       203512                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       203512                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           25464386                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3395330                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    7928239                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1796786                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 15856478                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3593572                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           670070                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           812734                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           678938                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          1066594                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1208152                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1753488                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1745232                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1207058                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           745180                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          1131216                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         1282194                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          839228                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          584612                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          575176                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          934176                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          622430                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            18852                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           246252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           603224                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           603199                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           613276                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           358188                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           546708                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          603264                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             588                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.27                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.42                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                391351010052                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               79282390000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           688659972552                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24680.83                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43430.83                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 9886105                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3242263                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.35                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.22                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             15856478                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3593572                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                6988540                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                6988711                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 939549                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 939399                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    144                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    126                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                144091                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                155578                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                197861                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                202146                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                203535                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                203544                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                203517                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                203519                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                203566                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                205900                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                206172                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                206896                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                207716                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                209479                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                210926                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                206157                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                203586                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                203530                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                 15798                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      6321650                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   196.910667                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   160.826394                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   188.666572                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        25238      0.40%      0.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      5044172     79.79%     80.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       575357      9.10%     89.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       277924      4.40%     93.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        72604      1.15%     94.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        44541      0.70%     95.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        41019      0.65%     96.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        41987      0.66%     96.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       198808      3.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      6321650                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       203512                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     77.914089                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    74.870512                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    23.291502                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          605      0.30%      0.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1065      0.52%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         3881      1.91%      2.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        17115      8.41%     11.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        32281     15.86%     27.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        38880     19.10%     46.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        30086     14.78%     60.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87        26045     12.80%     73.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95        19920      9.79%     83.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103        10243      5.03%     88.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         6429      3.16%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         2278      1.12%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         3410      1.68%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         2414      1.19%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          664      0.33%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151         5543      2.72%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159         2617      1.29%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           35      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       203512                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       203512                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.657686                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.632285                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.937570                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           39904     19.61%     19.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17           10425      5.12%     24.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          138141     67.88%     92.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           10051      4.94%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            4461      2.19%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             525      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       203512                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            1014814592                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              229987264                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             1014814592                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           229988608                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      499.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      113.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   499.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   113.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.78                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.90                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2032753049184                       # Total gap between requests
system.mem_ctrls0.avgGap                    209022.91                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data   1014812416                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    229987264                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1070.469411424014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 499230537.528171837330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 113140777.173299342394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     15856444                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3593572                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1559808                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 688658412744                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47991991534159                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     45876.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43430.82                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  13354954.77                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   67.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         19995534300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         10627859550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        47939459400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6005923200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    789545561070                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    115696420800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1150274208480                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       565.870108                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 293438437324                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1671436709105                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         25141125240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         13362802200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        65275764960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       12752413020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    887421124050                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     33275178720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1197691858350                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       589.196920                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  78927144191                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1885948002238                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    958045184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         958047616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    226822144                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      226822144                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      7484728                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            7484747                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1772048                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1772048                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    471304257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            471305454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     111583716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           111583716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     111583716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    471304257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           582889170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3544096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  14969456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000130650650                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       202575                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       202575                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           24248557                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3345756                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    7484747                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1772048                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 14969494                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3544096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           678892                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           634162                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           669650                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           971000                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1066304                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1819974                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1547494                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          1084128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           594834                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          1358338                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         1112516                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          744854                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          650922                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          678756                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          744780                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          612890                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           235650                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           603228                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           603197                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           603262                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           348762                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           556134                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          593838                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.91                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                357678660631                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               74847470000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           638356673131                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23893.84                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42643.84                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 9339105                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3201929                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.39                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.35                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             14969494                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3544096                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                6676505                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                6676548                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 807893                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 807856                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    344                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    339                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                135984                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                144021                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                195103                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                201106                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                204088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                204849                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                204017                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                203995                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                203700                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                204316                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                204567                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                203602                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                203045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                203221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                203436                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                203072                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                203993                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                203831                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                 14107                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    27                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      5972518                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   198.386382                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   160.349981                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   195.105092                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        22709      0.38%      0.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      4845992     81.14%     81.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       446397      7.47%     88.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       233690      3.91%     92.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        82637      1.38%     94.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        58051      0.97%     95.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        43855      0.73%     96.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        31254      0.52%     96.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       207933      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      5972518                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       202575                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     73.895811                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    71.338101                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    19.705757                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         3006      1.48%      1.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        10114      4.99%      6.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        17463      8.62%     15.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        39950     19.72%     34.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        27096     13.38%     48.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        36203     17.87%     66.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87        18076      8.92%     74.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95        13586      6.71%     81.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103        16395      8.09%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111        11934      5.89%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         6129      3.03%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         1794      0.89%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          577      0.28%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          235      0.12%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       202575                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       202575                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.495106                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.463281                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.049702                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           57843     28.55%     28.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            7907      3.90%     32.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          122438     60.44%     92.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            7651      3.78%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            6555      3.24%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             172      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       202575                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             958047616                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              226820544                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              958047616                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           226822144                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      471.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      111.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   471.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   111.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2032752934092                       # Total gap between requests
system.mem_ctrls1.avgGap                    219595.76                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    958045184                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    226820544                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1196.406989238604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 471304257.460519969463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 111582929.335732877254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     14969456                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3544096                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      3139248                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 638353533883                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47356289319677                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     82611.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42643.74                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  13362022.17                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         19536639360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         10383947310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        46394934600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6002853840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    778220968650                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    125233192320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1146235986240                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       563.883530                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 318563431298                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1646311715131                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         23107231980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         12281758500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        60487252560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       12497196780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    880456599570                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     39139945440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1188433434990                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       584.642298                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  94076280653                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1870798865776                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        89546                       # number of demand (read+write) hits
system.l2.demand_hits::total                    89547                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        89546                       # number of overall hits
system.l2.overall_hits::total                   89547                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     15412950                       # number of demand (read+write) misses
system.l2.demand_misses::total               15412986                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           36                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     15412950                       # number of overall misses
system.l2.overall_misses::total              15412986                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4247145                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1464736095528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1464740342673                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4247145                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1464736095528                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1464740342673                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     15502496                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15502533                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     15502496                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15502533                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.994224                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994224                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.994224                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994224                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 117976.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95032.819514                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95032.873103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 117976.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95032.819514                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95032.873103                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3568834                       # number of writebacks
system.l2.writebacks::total                   3568834                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     15412950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15412986                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     15412950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15412986                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3940263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1332995437729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1332999377992                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3940263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1332995437729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1332999377992                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.994224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994224                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.994224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994224                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 109451.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86485.418932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86485.472574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 109451.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86485.418932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86485.472574                       # average overall mshr miss latency
system.l2.replacements                       18257381                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3568848                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3568848                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3568848                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3568848                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           37                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               37                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           37                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           37                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      9567158                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       9567158                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 588                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     50875251                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      50875251                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86522.535714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86522.535714                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     45843163                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45843163                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77964.562925                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77964.562925                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4247145                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4247145                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 117976.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117976.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3940263                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3940263                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 109451.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 109451.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        89546                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             89546                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     15412362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        15412362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 1464685220277                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1464685220277                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     15501908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15501908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.994224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.994224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95033.144191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95033.144191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     15412362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     15412362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1332949594566                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1332949594566                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.994224                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.994224                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86485.744013                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86485.744013                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                    21437912                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18257637                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.174189                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.171681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   220.826437                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.137389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.862603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 514333685                       # Number of tag accesses
system.l2.tags.data_accesses                514333685                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967246913571                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2032753086429                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099731                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    541492831                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2543592562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099731                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    541492831                       # number of overall hits
system.cpu.icache.overall_hits::total      2543592562                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            887                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          834                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.cpu.icache.overall_misses::total           887                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5716236                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5716236                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5716236                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5716236                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    541492884                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2543593449                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    541492884                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2543593449                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 107853.509434                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6444.459977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 107853.509434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6444.459977                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          732                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          244                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          247                       # number of writebacks
system.cpu.icache.writebacks::total               247                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4303857                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4303857                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4303857                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4303857                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 116320.459459                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 116320.459459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 116320.459459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 116320.459459                       # average overall mshr miss latency
system.cpu.icache.replacements                    247                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099731                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    541492831                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2543592562                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           53                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           887                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5716236                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5716236                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    541492884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2543593449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 107853.509434                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6444.459977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4303857                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4303857                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 116320.459459                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 116320.459459                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.926985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2543593433                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               871                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2920313.929966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   598.886916                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.040070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.040128                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       99200145382                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      99200145382                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713784230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1248707073                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1962491303                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713784230                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1248707073                       # number of overall hits
system.cpu.dcache.overall_hits::total      1962491303                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9763153                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     62648301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       72411454                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9763153                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     62648301                       # number of overall misses
system.cpu.dcache.overall_misses::total      72411454                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 5747580509730                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5747580509730                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 5747580509730                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5747580509730                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723547383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1311355374                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2034902757                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723547383                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1311355374                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2034902757                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.047774                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035585                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.047774                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035585                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 91743.597480                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79373.913825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 91743.597480                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79373.913825                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        76310                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               745                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   102.429530                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8494142                       # number of writebacks
system.cpu.dcache.writebacks::total           8494142                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     47146099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     47146099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     47146099                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     47146099                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     15502202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15502202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     15502202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15502202                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1484988478650                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1484988478650                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1484988478650                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1484988478650                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007618                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011822                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007618                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 95792.099642                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95792.099642                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 95792.099642                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95792.099642                       # average overall mshr miss latency
system.cpu.dcache.replacements               25265550                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    395638914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    619574210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1015213124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6219262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     62645949                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      68865211                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 5747358192852                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5747358192852                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    401858176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    682220159                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1084078335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015476                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.091827                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 91743.493148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83458.078606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     47144335                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     47144335                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     15501614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15501614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1484936867811                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1484936867811                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 95792.403798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95792.403798                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    318145316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    629132863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      947278179                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3546243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    222316878                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    222316878                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321689207                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    629135215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    950824422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 94522.482143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    62.690819                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1764                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1764                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     51610839                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     51610839                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87773.535714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87773.535714                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839368                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     43435336                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     62274704                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          159                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          587                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          746                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     51530358                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     51530358                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     43435923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     62275450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 87785.959114                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69075.546917                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          293                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          293                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          294                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          294                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     21845796                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     21845796                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 74305.428571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74305.428571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839527                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     43435620                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     62275147                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839527                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     43435620                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     62275147                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2112306960                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          25265806                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.603387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.773138                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.226404                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       69127773134                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      69127773134                       # Number of data accesses

---------- End Simulation Statistics   ----------
