/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sm_l2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 6/14/12 2:37p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:39:04 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/b0/bchp_sm_l2.h $
 * 
 * Hydra_Software_Devel/1   6/14/12 2:37p pntruong
 * SW7429-185: Initial version.
 *
 ***************************************************************************/

#ifndef BCHP_SM_L2_H__
#define BCHP_SM_L2_H__

/***************************************************************************
 *SM_L2 - Registers for the soft modem block's L2 interrupt controller
 ***************************************************************************/
#define BCHP_SM_L2_CPU_STATUS                    0x00403400 /* CPU interrupt Status Register */
#define BCHP_SM_L2_CPU_SET                       0x00403404 /* CPU interrupt Set Register */
#define BCHP_SM_L2_CPU_CLEAR                     0x00403408 /* CPU interrupt Clear Register */
#define BCHP_SM_L2_CPU_MASK_STATUS               0x0040340c /* CPU interrupt Mask Status Register */
#define BCHP_SM_L2_CPU_MASK_SET                  0x00403410 /* CPU interrupt Mask Set Register */
#define BCHP_SM_L2_CPU_MASK_CLEAR                0x00403414 /* CPU interrupt Mask Clear Register */
#define BCHP_SM_L2_PCI_STATUS                    0x00403418 /* PCI interrupt Status Register */
#define BCHP_SM_L2_PCI_SET                       0x0040341c /* PCI interrupt Set Register */
#define BCHP_SM_L2_PCI_CLEAR                     0x00403420 /* PCI interrupt Clear Register */
#define BCHP_SM_L2_PCI_MASK_STATUS               0x00403424 /* PCI interrupt Mask Status Register */
#define BCHP_SM_L2_PCI_MASK_SET                  0x00403428 /* PCI interrupt Mask Set Register */
#define BCHP_SM_L2_PCI_MASK_CLEAR                0x0040342c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SM_L2 :: CPU_STATUS :: reserved0 [31:03] */
#define BCHP_SM_L2_CPU_STATUS_reserved0_MASK                       0xfffffff8
#define BCHP_SM_L2_CPU_STATUS_reserved0_SHIFT                      3

/* SM_L2 :: CPU_STATUS :: SM_IRQ [02:02] */
#define BCHP_SM_L2_CPU_STATUS_SM_IRQ_MASK                          0x00000004
#define BCHP_SM_L2_CPU_STATUS_SM_IRQ_SHIFT                         2
#define BCHP_SM_L2_CPU_STATUS_SM_IRQ_DEFAULT                       0x00000000

/* SM_L2 :: CPU_STATUS :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_CPU_STATUS_SM_RX_FIFO_INTR_MASK                 0x00000002
#define BCHP_SM_L2_CPU_STATUS_SM_RX_FIFO_INTR_SHIFT                1
#define BCHP_SM_L2_CPU_STATUS_SM_RX_FIFO_INTR_DEFAULT              0x00000000

/* SM_L2 :: CPU_STATUS :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_CPU_STATUS_SM_TX_FIFO_INTR_MASK                 0x00000001
#define BCHP_SM_L2_CPU_STATUS_SM_TX_FIFO_INTR_SHIFT                0
#define BCHP_SM_L2_CPU_STATUS_SM_TX_FIFO_INTR_DEFAULT              0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SM_L2 :: CPU_SET :: reserved0 [31:03] */
#define BCHP_SM_L2_CPU_SET_reserved0_MASK                          0xfffffff8
#define BCHP_SM_L2_CPU_SET_reserved0_SHIFT                         3

/* SM_L2 :: CPU_SET :: SM_IRQ [02:02] */
#define BCHP_SM_L2_CPU_SET_SM_IRQ_MASK                             0x00000004
#define BCHP_SM_L2_CPU_SET_SM_IRQ_SHIFT                            2
#define BCHP_SM_L2_CPU_SET_SM_IRQ_DEFAULT                          0x00000000

/* SM_L2 :: CPU_SET :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_CPU_SET_SM_RX_FIFO_INTR_MASK                    0x00000002
#define BCHP_SM_L2_CPU_SET_SM_RX_FIFO_INTR_SHIFT                   1
#define BCHP_SM_L2_CPU_SET_SM_RX_FIFO_INTR_DEFAULT                 0x00000000

/* SM_L2 :: CPU_SET :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_CPU_SET_SM_TX_FIFO_INTR_MASK                    0x00000001
#define BCHP_SM_L2_CPU_SET_SM_TX_FIFO_INTR_SHIFT                   0
#define BCHP_SM_L2_CPU_SET_SM_TX_FIFO_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SM_L2 :: CPU_CLEAR :: reserved0 [31:03] */
#define BCHP_SM_L2_CPU_CLEAR_reserved0_MASK                        0xfffffff8
#define BCHP_SM_L2_CPU_CLEAR_reserved0_SHIFT                       3

/* SM_L2 :: CPU_CLEAR :: SM_IRQ [02:02] */
#define BCHP_SM_L2_CPU_CLEAR_SM_IRQ_MASK                           0x00000004
#define BCHP_SM_L2_CPU_CLEAR_SM_IRQ_SHIFT                          2
#define BCHP_SM_L2_CPU_CLEAR_SM_IRQ_DEFAULT                        0x00000000

/* SM_L2 :: CPU_CLEAR :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_CPU_CLEAR_SM_RX_FIFO_INTR_MASK                  0x00000002
#define BCHP_SM_L2_CPU_CLEAR_SM_RX_FIFO_INTR_SHIFT                 1
#define BCHP_SM_L2_CPU_CLEAR_SM_RX_FIFO_INTR_DEFAULT               0x00000000

/* SM_L2 :: CPU_CLEAR :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_CPU_CLEAR_SM_TX_FIFO_INTR_MASK                  0x00000001
#define BCHP_SM_L2_CPU_CLEAR_SM_TX_FIFO_INTR_SHIFT                 0
#define BCHP_SM_L2_CPU_CLEAR_SM_TX_FIFO_INTR_DEFAULT               0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SM_L2 :: CPU_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_SM_L2_CPU_MASK_STATUS_reserved0_MASK                  0xfffffff8
#define BCHP_SM_L2_CPU_MASK_STATUS_reserved0_SHIFT                 3

/* SM_L2 :: CPU_MASK_STATUS :: SM_IRQ [02:02] */
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_IRQ_MASK                     0x00000004
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_IRQ_SHIFT                    2
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_IRQ_DEFAULT                  0x00000001

/* SM_L2 :: CPU_MASK_STATUS :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_RX_FIFO_INTR_MASK            0x00000002
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_RX_FIFO_INTR_SHIFT           1
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_RX_FIFO_INTR_DEFAULT         0x00000001

/* SM_L2 :: CPU_MASK_STATUS :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_TX_FIFO_INTR_MASK            0x00000001
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_TX_FIFO_INTR_SHIFT           0
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_TX_FIFO_INTR_DEFAULT         0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SM_L2 :: CPU_MASK_SET :: reserved0 [31:03] */
#define BCHP_SM_L2_CPU_MASK_SET_reserved0_MASK                     0xfffffff8
#define BCHP_SM_L2_CPU_MASK_SET_reserved0_SHIFT                    3

/* SM_L2 :: CPU_MASK_SET :: SM_IRQ [02:02] */
#define BCHP_SM_L2_CPU_MASK_SET_SM_IRQ_MASK                        0x00000004
#define BCHP_SM_L2_CPU_MASK_SET_SM_IRQ_SHIFT                       2
#define BCHP_SM_L2_CPU_MASK_SET_SM_IRQ_DEFAULT                     0x00000001

/* SM_L2 :: CPU_MASK_SET :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_CPU_MASK_SET_SM_RX_FIFO_INTR_MASK               0x00000002
#define BCHP_SM_L2_CPU_MASK_SET_SM_RX_FIFO_INTR_SHIFT              1
#define BCHP_SM_L2_CPU_MASK_SET_SM_RX_FIFO_INTR_DEFAULT            0x00000001

/* SM_L2 :: CPU_MASK_SET :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_CPU_MASK_SET_SM_TX_FIFO_INTR_MASK               0x00000001
#define BCHP_SM_L2_CPU_MASK_SET_SM_TX_FIFO_INTR_SHIFT              0
#define BCHP_SM_L2_CPU_MASK_SET_SM_TX_FIFO_INTR_DEFAULT            0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SM_L2 :: CPU_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_SM_L2_CPU_MASK_CLEAR_reserved0_MASK                   0xfffffff8
#define BCHP_SM_L2_CPU_MASK_CLEAR_reserved0_SHIFT                  3

/* SM_L2 :: CPU_MASK_CLEAR :: SM_IRQ [02:02] */
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_IRQ_MASK                      0x00000004
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_IRQ_SHIFT                     2
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_IRQ_DEFAULT                   0x00000001

/* SM_L2 :: CPU_MASK_CLEAR :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_RX_FIFO_INTR_MASK             0x00000002
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_RX_FIFO_INTR_SHIFT            1
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_RX_FIFO_INTR_DEFAULT          0x00000001

/* SM_L2 :: CPU_MASK_CLEAR :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_TX_FIFO_INTR_MASK             0x00000001
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_TX_FIFO_INTR_SHIFT            0
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_TX_FIFO_INTR_DEFAULT          0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SM_L2 :: PCI_STATUS :: reserved0 [31:03] */
#define BCHP_SM_L2_PCI_STATUS_reserved0_MASK                       0xfffffff8
#define BCHP_SM_L2_PCI_STATUS_reserved0_SHIFT                      3

/* SM_L2 :: PCI_STATUS :: SM_IRQ [02:02] */
#define BCHP_SM_L2_PCI_STATUS_SM_IRQ_MASK                          0x00000004
#define BCHP_SM_L2_PCI_STATUS_SM_IRQ_SHIFT                         2
#define BCHP_SM_L2_PCI_STATUS_SM_IRQ_DEFAULT                       0x00000000

/* SM_L2 :: PCI_STATUS :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_PCI_STATUS_SM_RX_FIFO_INTR_MASK                 0x00000002
#define BCHP_SM_L2_PCI_STATUS_SM_RX_FIFO_INTR_SHIFT                1
#define BCHP_SM_L2_PCI_STATUS_SM_RX_FIFO_INTR_DEFAULT              0x00000000

/* SM_L2 :: PCI_STATUS :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_PCI_STATUS_SM_TX_FIFO_INTR_MASK                 0x00000001
#define BCHP_SM_L2_PCI_STATUS_SM_TX_FIFO_INTR_SHIFT                0
#define BCHP_SM_L2_PCI_STATUS_SM_TX_FIFO_INTR_DEFAULT              0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SM_L2 :: PCI_SET :: reserved0 [31:03] */
#define BCHP_SM_L2_PCI_SET_reserved0_MASK                          0xfffffff8
#define BCHP_SM_L2_PCI_SET_reserved0_SHIFT                         3

/* SM_L2 :: PCI_SET :: SM_IRQ [02:02] */
#define BCHP_SM_L2_PCI_SET_SM_IRQ_MASK                             0x00000004
#define BCHP_SM_L2_PCI_SET_SM_IRQ_SHIFT                            2
#define BCHP_SM_L2_PCI_SET_SM_IRQ_DEFAULT                          0x00000000

/* SM_L2 :: PCI_SET :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_PCI_SET_SM_RX_FIFO_INTR_MASK                    0x00000002
#define BCHP_SM_L2_PCI_SET_SM_RX_FIFO_INTR_SHIFT                   1
#define BCHP_SM_L2_PCI_SET_SM_RX_FIFO_INTR_DEFAULT                 0x00000000

/* SM_L2 :: PCI_SET :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_PCI_SET_SM_TX_FIFO_INTR_MASK                    0x00000001
#define BCHP_SM_L2_PCI_SET_SM_TX_FIFO_INTR_SHIFT                   0
#define BCHP_SM_L2_PCI_SET_SM_TX_FIFO_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SM_L2 :: PCI_CLEAR :: reserved0 [31:03] */
#define BCHP_SM_L2_PCI_CLEAR_reserved0_MASK                        0xfffffff8
#define BCHP_SM_L2_PCI_CLEAR_reserved0_SHIFT                       3

/* SM_L2 :: PCI_CLEAR :: SM_IRQ [02:02] */
#define BCHP_SM_L2_PCI_CLEAR_SM_IRQ_MASK                           0x00000004
#define BCHP_SM_L2_PCI_CLEAR_SM_IRQ_SHIFT                          2
#define BCHP_SM_L2_PCI_CLEAR_SM_IRQ_DEFAULT                        0x00000000

/* SM_L2 :: PCI_CLEAR :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_PCI_CLEAR_SM_RX_FIFO_INTR_MASK                  0x00000002
#define BCHP_SM_L2_PCI_CLEAR_SM_RX_FIFO_INTR_SHIFT                 1
#define BCHP_SM_L2_PCI_CLEAR_SM_RX_FIFO_INTR_DEFAULT               0x00000000

/* SM_L2 :: PCI_CLEAR :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_PCI_CLEAR_SM_TX_FIFO_INTR_MASK                  0x00000001
#define BCHP_SM_L2_PCI_CLEAR_SM_TX_FIFO_INTR_SHIFT                 0
#define BCHP_SM_L2_PCI_CLEAR_SM_TX_FIFO_INTR_DEFAULT               0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SM_L2 :: PCI_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_SM_L2_PCI_MASK_STATUS_reserved0_MASK                  0xfffffff8
#define BCHP_SM_L2_PCI_MASK_STATUS_reserved0_SHIFT                 3

/* SM_L2 :: PCI_MASK_STATUS :: SM_IRQ [02:02] */
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_IRQ_MASK                     0x00000004
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_IRQ_SHIFT                    2
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_IRQ_DEFAULT                  0x00000001

/* SM_L2 :: PCI_MASK_STATUS :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_RX_FIFO_INTR_MASK            0x00000002
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_RX_FIFO_INTR_SHIFT           1
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_RX_FIFO_INTR_DEFAULT         0x00000001

/* SM_L2 :: PCI_MASK_STATUS :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_TX_FIFO_INTR_MASK            0x00000001
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_TX_FIFO_INTR_SHIFT           0
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_TX_FIFO_INTR_DEFAULT         0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SM_L2 :: PCI_MASK_SET :: reserved0 [31:03] */
#define BCHP_SM_L2_PCI_MASK_SET_reserved0_MASK                     0xfffffff8
#define BCHP_SM_L2_PCI_MASK_SET_reserved0_SHIFT                    3

/* SM_L2 :: PCI_MASK_SET :: SM_IRQ [02:02] */
#define BCHP_SM_L2_PCI_MASK_SET_SM_IRQ_MASK                        0x00000004
#define BCHP_SM_L2_PCI_MASK_SET_SM_IRQ_SHIFT                       2
#define BCHP_SM_L2_PCI_MASK_SET_SM_IRQ_DEFAULT                     0x00000001

/* SM_L2 :: PCI_MASK_SET :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_PCI_MASK_SET_SM_RX_FIFO_INTR_MASK               0x00000002
#define BCHP_SM_L2_PCI_MASK_SET_SM_RX_FIFO_INTR_SHIFT              1
#define BCHP_SM_L2_PCI_MASK_SET_SM_RX_FIFO_INTR_DEFAULT            0x00000001

/* SM_L2 :: PCI_MASK_SET :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_PCI_MASK_SET_SM_TX_FIFO_INTR_MASK               0x00000001
#define BCHP_SM_L2_PCI_MASK_SET_SM_TX_FIFO_INTR_SHIFT              0
#define BCHP_SM_L2_PCI_MASK_SET_SM_TX_FIFO_INTR_DEFAULT            0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SM_L2 :: PCI_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_SM_L2_PCI_MASK_CLEAR_reserved0_MASK                   0xfffffff8
#define BCHP_SM_L2_PCI_MASK_CLEAR_reserved0_SHIFT                  3

/* SM_L2 :: PCI_MASK_CLEAR :: SM_IRQ [02:02] */
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_IRQ_MASK                      0x00000004
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_IRQ_SHIFT                     2
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_IRQ_DEFAULT                   0x00000001

/* SM_L2 :: PCI_MASK_CLEAR :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_RX_FIFO_INTR_MASK             0x00000002
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_RX_FIFO_INTR_SHIFT            1
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_RX_FIFO_INTR_DEFAULT          0x00000001

/* SM_L2 :: PCI_MASK_CLEAR :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_TX_FIFO_INTR_MASK             0x00000001
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_TX_FIFO_INTR_SHIFT            0
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_TX_FIFO_INTR_DEFAULT          0x00000001

#endif /* #ifndef BCHP_SM_L2_H__ */

/* End of File */
