<html xmlns="http://www.w3.org/1999/xhtml">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>25th Asia and South Pacific Design Automation Conference (ASP-DAC 2020)</title>
    <link rel="stylesheet" href="../aspdac.css" type="text/css" />
</head>

<body>

    <div id="body">

        <div id="header">
            <div id="title">
                <h2>25th Asia and South Pacific Design Automation Conference</h2>
                <h2>ASP-DAC 2020</h2>
                <p>
                    Date: Jan. 13-16, 2020<br />
                    Place: <a href="http://www.cnccchina.com/en/" style="color:#0000FF" target="_blank">China National Convention Center</a>, Beijing, China<br />
                    <br />
                    <br />
                    <a href="http://www.aspdac.com/aspdac/bylaws/" target="_blank">ASP-DAC Bylaws</a><br />
                </p>
            </div><!--title-->
        </div><!--header-->


        <div id="content">

            <div id="sidemenu">
                <div id="navcontainer">
                    <ul>
                        <li><a href="../index.html">Home</a></li>
                        <li><a href="../welcome/index.html">Welcome Message</a></li>
                        <li><a href="../highlights/index.html">Highlights</a></li>
                        <li><a href="../glance/index.html">At a Glance</a></li>
                        <li><a href="../contest/index.html">Design Contest</a></li>
                        <li><a href="../special_session/index.html">Special Session</a></li>
                        <li><a href="../designers_forum/index.html">Designers' Forum</a></li>
                        <li><a href="../transportation/index.html">Transportation</a></li>
                        <li><a href="../keynote/index.html">Keynote Addresses</a></li>
                        <li><a href="../tutorial/index.html">Tutorials</a></li>
                        <li><a href="../registration/index.html">Registration</a></li>
                        <li>
                            <a href="../program/index.html">Technical Program</a>
                        </li>
                        <li><a href="../hotel/index.html">Hotel Reservation</a></li>
                        <li><a href="../visa/index.html">Visa Information</a></li>
                        <li><a href="../sigda_srf/index.html">Student Research Forum</a></li>
                        <li><a href="../accepted/index.html">Accepted Papers</a></li>
                        <li><a href="../author/index.html">Author's Guide</a></li>
                        <li><a href="../cft/index.html">Call for Tutorials</a></li>
                        <li><a href="../cfp/index.html">Call for Papers</a></li>
                        <li><a href="../cfd/index.html">Call for Designs</a></li>
                        <li><a href="../committee/index.html">Committees</a></li>
                        <li><a href="../history/index.html">ASP-DAC History</a></li>
                        <li><a href="http://www.aspdac.com/awardarchive/" target="_blank">ASP-DAC Award History</a></li>
                        <li><a href="../assoc_conf/index.html">Sister Conferences</a></li>
                        <li><a href="../sponsor/index.html">Sponsors / Supporters</a></li>
                        <li><a href="../contact/index.html">Contacts</a></li>
                        <li><a href="../policy/index.html">Policies</a></li>
                    </ul>
                </div> <!--navcontainer-->
                Sponsored by:
                <table align="right" border="0" cellpadding="0" cellspacing="10">
                    <tbody>
                        <tr>
                            <td>
                                <a href="http://www.sigda.org/" target="_blank"><img width="45" src="../images/sigda_logo.png" alt="ACM/SIGDA"></a>
                            </td>
                            <td>
                                <a href="http://ieee-cas.org/" target="_blank">
                                    <img width="45" src="../images/CAS_logo.jpg" alt="IEEE CAS"><br>
                                    <img width="45" src="../images/IEEE.jpg" alt="IEEE">
                                </a>
                            </td>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="http://ieee-ceda.org/" target="_blank"><img width="100" src="../images/ceda_m.gif" alt="CEDA"></a>
                            </th>
                        </tr>
                    </tbody>
                </table>

                <br clear="right">
                Supported by:<br><br>
                <a href="http://www.hisilicon.com/" target="_blank"><img width=60% src="../images/hisilicon.png" alt="HiSilicon" border=0></a></br></br>
                <a href="https://www.synopsys.com/" target="_blank"><img width=60% src="../images/synopsys.png" alt="Synopsys" border=0></a></br></br>
                <a href="http://www.gigadevice.com/" target="_blank"><img width=60% src="../images/gigadevice.png" alt="GigaDevice" border=0></a></br></br>
                <a href="https://www.alibaba.com/" target="_blank"><img width=60% src="../images/alibaba.png" alt="Alibaba Group" border=0></a></br></br>
                <a href="http://www.ee.tsinghua.edu.cn/" target="_blank"><img width=60% src="../images/tsinghua.png" alt="Department of Electronic Engineering, Tsinghua University" border=0></a></br></br>
                <a href="https://www.xilinx.com/" target="_blank"><img width=60% src="../images/thuxilinx.png" alt="Tsinghua EE Xilinx AI Research Fund" border=0></a></br></br>
                <a href="https://www.cadence.com/" target="_blank"><img width=60% src="../images/cadence.png" alt="Cadence" border=0></a></br></br>
                <a href="http://imo.vc/" target="_blank"><img width=60% src="../images/IMO_Ventures.png" alt="IMO Ventures" border=0></a></br></br>
                <a href="http://witin.net/" target="_blank"><img width=60% src="../images/witinmem.png" alt="WITINMEM" border=0></a></br></br>
                <a href="http://www.platform-da.com/en/" target="_blank"><img width=60% src="../images/pda.png" alt="Platform Design Automation, INC" border=0></a></br></br>
                <a href="https://www.jeejio.com/en" target="_blank"><img width=60% src="../images/jeejio.png" alt="Jeejio" border=0></a></br></br>
                <a href="https://virtai.tech/" target="_blank"><img width=60% src="../images/virtai.png" alt="VirtAI Tech" border=0></a></br></br>
                <a href="https://www.empyrean-tech.com/" target="_blank"><img width=60% src="../images/hd.png" alt="Empyrean Software" border=0></a></br></br>
                <a href="http://www.icfc.tsinghua.edu.cn/" target="_blank"><img width=60% src="../images/icfc.png" alt="Beijing Innovation Center for Future Chips" border=0></a></br></br>
                <a href="http://www.nsfc.gov.cn/" target="_blank"><img width=60% src="../images/nsfc.jpg" alt="National Natural Science Foundation of China" border=0></a></br></br>
                <a href="http://www.ict.ac.cn/" target="_blank"><img width=60% src="../images/ict.png" alt="Institute of Computing Technology, Chinese Academy of Sciences" border=0></a></br></br>
                <a href="http://www.pi2star.com/" target="_blank"><img width=60% src="../images/pi2star.png" alt="Pi2Star Technology Ltd." border=0></a></br></br>
                <a href="https://jiagu.360.cn" target="_blank"><img width=60% src="../images/360.png" alt="Qihoo 360 Technology Co. Ltd" border=0></a></br></br>

            </div><!--sidemenu-->




            <div id="main">
                <h1>Special Sessions</h1>
                <br />
                <table width="100%" cellpadding="4" cellspacing="1" style="margin-bottom:30px">
                    <tr>
                        <td class="bgtitle"></td>
                        <td class="bgtitle">Date/Time</td>
                        <td class="bgtitle">Title</td>
                    </tr>
                    <tr>
                        <td class="bgleft1"><a href="#ss1">SS-1</a></td>
                        <td class="bgleft1" nowrap>Tuesday, January 14, <br>14:00-15:40</td>
                        <td class="bgleft1">Designing Reliable and Robust Circuits and Systems in the Nanometer Era</td>
                    </tr>
                    <tr>
                        <td class="bgleft2"><a href="#ss2">SS-2</a></td>
                        <td class="bgleft2" nowrap>Wednesday, January 15,<br>15:45-17:00</td>
                        <td class="bgleft2">
                            Computation-in-Memory based on emerging non-volatile memories: Technology,
                            design, and test and reliability
                        </td>
                    </tr>
                    <tr>
                        <td class="bgleft1"><a href="#ss3">SS-3</a></td>
                        <td class="bgleft1" nowrap>Wednesday, January 15,<br>15:45-17:00</td>
                        <td class="bgleft1">Emerging Memory Enabled Computing in The Post-Moore’s Era</td>
                    </tr>
                    <tr>
                        <td class="bgleft1"><a href="#ss4">SS-4</a></td>
                        <td class="bgleft1" nowrap>Wednesday, January 15,<br>15:45-17:00</td>
                        <td class="bgleft1">AI Enhanced Simulation and Optimization in Back-End EDA Flow</td>
                    </tr>
                    <tr>
                        <td class="bgleft2"><a href="#ss5">SS-5</a></td>
                        <td class="bgleft2" nowrap>Thursday, January 16,<br>15:45-17:00</td>
                        <td class="bgleft2">Resilience in Integrated Systems</td>
                    </tr>
                    <tr>
                        <td class="bgleft1"><a href="#ss6">SS-6</a></td>
                        <td class="bgleft1" nowrap>Thursday, January 16,<br>15:45-17:00</td>
                        <td class="bgleft1">Emerging Technologies across the Abstraction Layers</td>
                    </tr>
                    <tr>
                        <td class="bgleft1"><a href="#ss7">SS-7</a></td>
                        <td class="bgleft1" nowrap>Thursday, January 16,<br>15:45-17:00</td>
                        <td class="bgleft1">
                            CMOS Annealing Hardware: Pursuing Efficiency for Solving Combinatorial
                            Optimization Problems
                        </td>
                    </tr>
                </table>






                <!-- ------------------------------------------------------------- -->
                <h2><a name="ss1">SS-1: Designing Reliable and Robust Circuits and Systems in the Nanometer Era</a></h2>
                <ul>
                    <li><b>Organizer</b>: Sheldon Tan (Univ. of California Riverside, USA)</li>
                    <li><b>Time</b>: 14:00 - 15:40, Tuesday, January 14, 2020</li>
                    <li><b>Location</b>: Room 310</li>
                </ul>

                <ol style="margin-bottom: 30px; font-weight:600">
                    <li style="margin-bottom: 10px">
                        (Invited Paper) Impact of Self-Heating On Performance, Power and Reliability in FinFET Technology<br />
                        <span style="font-weight:normal">
                            Victor M. van Santen, Paul R. Genssler, Om Prakash, Simon Thomann, Jörg Henkel, *Hussam Amrouch
                            (Karlsruhe Inst. of Tech., Germany)
                        </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) Reliable Power Grid Network Design Framework Considering EM Immortalities for Multi-Segment
                        Wires <br />
                        <span style="font-weight:normal">
                            Han Zhou, Shuyuan Yu, Zeyu Sun, *Sheldon Tan (Univ. of California, Riverside, USA)
                        </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) Investigating the Inherent Soft Error Resilience of Embedded Applications by Full-System Simulation<br />
                        <span style="font-weight:normal">
                            Uzair Sharif, Daniel Müller-Gritschneder, *Ulf Schlichtmann (Tech. Univ. of Munich, Germany)
                        </span>
                    </li>

                </ol>



                <!-- ------------------------------------------------------------- -->
                <h2><a name="ss2">
    SS-2: Computation-in-Memory based on emerging non-volatile memories:
    Technology, design, and test and reliability
</a></h2>
                <ul>
                    <li><b>Organizer</b>: Mehdi Tahoori (Faculty of Informatik, Karlsruhe Inst. of Tech. (KIT), Germany)</li>
                    <li><b>Time</b>: 15:45 - 17:00,Wednesday, January 15, 2020</li>
                    <li><b>Location</b>: Room 310</li>
                </ul>

                <ol style="margin-bottom: 30px; font-weight:600">
                    <li style="margin-bottom: 10px">
                        (Invited Paper) Emerging Non-VolatileMemories for Computation-in-Memory<br />
                                                                                               <span style="font-weight:normal">
                                                                                                   *Bin Gao (Tsinghua Univ., China)
                                                                                               </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) The Power of Computation-in-Memory Based on Memristive Devices<br />
                                                                                                      <span style="font-weight:normal">
                                                                                                          *Jintao Yu, Muath Abu Lebdeh, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui (Delft Univ. of
                                                                                                          Tech., Netherlands)
                                                                                                      </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) Tolerating Retention Failures in Neuromorphic Fabric based on Emerging Resistive Memories<br />
                                                                                                                                 <span style="font-weight:normal">
                                                                                                                                     ChristopherMünch (Karlsruhe Inst. of Tech., Germany), Rajendra Bishnoi (Delft Univ. of Tech., Netherlands),
                                                                                                                                     *Mehdi B. Tahoori (Karlsruhe Inst. of Tech., Germany)
                                                                                                                                 </span>
                    </li>

                </ol>



                <!-- ------------------------------------------------------------- -->
                <h2><a name="ss3">SS-3: EmergingMemory Enabled Computing in The Post-Moore’s Era</a></h2>
                <ul>
                    <li><b>Organizer</b>: Xueqing Li (Tsinghua Univ., China)</li>
                    <li><b>Time</b>: 15:45 - 17:25,Wednesday, January 15, 2020</li>
                    <li><b>Location</b>: Room 308</li>
                </ul>

                <ol style="margin-bottom: 30px; font-weight:600">
                    <li style="margin-bottom: 10px">
                        (Invited Paper) Ferroelectrics: From Memory to Computing<br />
                        <span style="font-weight:normal">
                            *Kai Ni (Rochester Inst. of Tech., USA), Sourav Dutta, Suman Datta (Univ. of Notre Dame, USA)
                        </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) Adaptive Circuit Approaches to Low-Power Multi-Level/Cell FeFET Memory<br />
                        <span style="font-weight:normal">
                            Juejian Wu, Yixin Xu, Bowen Xue, Yu Wang, Yongpan Liu, Huazhong Yang, *Xueqing Li (Tsinghua Univ.,
                            China)
                        </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) EmergingMemories as Enablers for In-Memory Layout Transformation Acceleration and Virtualization<br />
                        <span style="font-weight:normal">
                            Minli Liao, *John (Jack) Sampson (Pennsylvania State Univ., USA)
                        </span>
                    </li>
                    <li style="margin-bottom: 10px">
                        (Invited Paper) BenchmarkNon-volatile and VolatileMemory Based Hybrid Precision Synapses for In-situ Deep Neural
                        Network Training<br />
                                        <span style="font-weight:normal">
                                            Yandong Luo, *Shimeng Yu (Georgia Tech, USA)
                                        </span>
                    </li>
                </ol>




                <!-- ------------------------------------------------------------- -->
                <h2><a name="ss4">SS-4: AI Enhanced Simulation and Optimization in Back-End EDA Flow</a></h2>
                <ul>
                    <li><b>Organizer</b>: Wenjian Yu (Tsinghua Univ., China)</li>
                    <li><b>Time</b>: 15:45 - 17:00,Wednesday, January 15, 2020</li>
                    <li><b>Location</b>: Room 307A</li>
                </ul>

                <ol style="margin-bottom: 30px; font-weight:600">
                    <li style="margin-bottom: 10px">
                        (Invited Paper) Capacitance Extraction and Power Grid Analysis Using Statistical and AI Methods<br />
                                                                                                                       <span style="font-weight:normal">
                                                                                                                           *Wenjian Yu, Ming Yang, Yao Feng, Ganqu Cui (Tsinghua Univ., China), Ben Gu (Tsinghua Univ., USA)
                                                                                                                       </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) VLSI Mask Optimization: From Shallow To Deep Learning<br />
                                                                                             <span style="font-weight:normal">
                                                                                                 *Haoyu Yang (Chinese Univ. of Hong Kong, Hong Kong),Wei Zhong (Dalian Univ. of Tech., China), Yuzhe
                                                                                                 Ma, Hao Geng, Ran Chen,Wanli Chen, Bei Yu (Chinese Univ. of Hong Kong, Hong Kong)
                                                                                             </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) BayesianMethods for the Yield Optimization of Analog and SRAMCircuits<br />
                                                                                                             <span style="font-weight:normal">
                                                                                                                 Shuhan Zhang, *Fan Yang (Fudan Univ., China), Dian Zhou (Univ. of Texas, Dallas, USA), Xuan Zeng (Fudan
                                                                                                                 Univ., China)
                                                                                                             </span>
                    </li>

                </ol>


                <!-- ------------------------------------------------------------- -->
                <h2><a name="ss5">SS-5: Resilience in Integrated Systems</a></h2>
                <ul>
                    <li><b>Organizer</b>: Masanori Hashimoto (Osaka Univ., Japan)</li>
                    <li><b>Time</b>: 15:45 - 17:00, Thursday, January 16, 2020</li>
                    <li><b>Location</b>: Room 310</li>
                </ul>

                <ol style="margin-bottom: 30px; font-weight:600">
                    <li style="margin-bottom: 10px">
                        (Invited Paper) Soft Error and Its Countermeasures in Terrestrial Environment<br />
                                                                                                     <span style="font-weight:normal">
                                                                                                         *Masanori Hashimoto (Osaka Univ., Japan),Wang Liao (Kochi Univ. of Tech., Japan)
                                                                                                     </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) Timing Resilience for Efficient and Secure Circuits<br />
                                                                                           <span style="font-weight:normal">
                                                                                               Grace Li Zhang, Michaela Brunner, *Bing Li, Georg Sigl, Ulf Schlichtmann (Tech. Univ. of Munich,
                                                                                               Germany)
                                                                                           </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) Run-Time Enforcement of Non-Functional Application Requirements in Heterogeneous Many-Core
                        Systems<br />
                               <span style="font-weight:normal">
                                   Jürgen Teich, Behnaz Pourmohseni, *Oliver Keszocze, Jan Spieck, StefanWildermann (Friedrich-Alexander-
                                   Univ. Erlangen-Nürnberg (FAU), Germany)
                               </span>
                    </li>

                </ol>



                <!-- ------------------------------------------------------------- -->
                <h2><a name="ss6">SS-6: Emerging Technologies across the Abstraction Layers </a></h2>
                <ul>
                    <li><b>Organizer</b>: Hussam Amrouch (Karlsruhe Inst. of Tech. (KIT), Germany)</li>
                    <li><b>Time</b>: 15:45 - 17:00, Thursday, January 16, 2020</li>
                    <li><b>Location</b>: Room 308</li>
                </ul>

                <ol style="margin-bottom: 30px; font-weight:600">
                    <li style="margin-bottom: 10px">
                        (Invited Paper) NCFET to Rescue Technology Scaling: Opportunities and Challenges<br />
                                                                                                        <span style="font-weight:normal">
                                                                                                            *Hussam Amrouch, Victor M. van Santen (Karlsruhe Inst. of Tech., Germany), Girish Pahwa (Indian Inst. of
                                                                                                            Tech. Kanpur, India), Yogesh Chauhan (Indian Inst. of Tech. Kanpur, Germany), Jörg Henkel (Karlsruhe Inst.
                                                                                                            of Tech. (KIT), Germany)
                                                                                                        </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) Parallelism in Deep Learning Accelerators<br />
                                                                                 <span style="font-weight:normal">
                                                                                     *Linghao Song, Fan Chen, Yiran Chen, Hai (Helen) Li (Duke Univ., USA)
                                                                                 </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) Software-BasedMemory Analysis Environments for In-MemoryWear-Leveling<br />
                                                                                                             <span style="font-weight:normal">
                                                                                                                 *Christian Hakert, Kuan-Hsun Chen, Mikail Yayla, Georg von der Brueggen, Sebastian Bloemeke, Jian-Jia
                                                                                                                 Chen (TU Dortmund, Germany)
                                                                                                             </span>
                    </li>

                </ol>



                <!-- ------------------------------------------------------------- -->
                <h2><a name="ss7">
    SS-7: CMOS Annealing Hardware: Pursuing Efficiency for Solving Combinatorial
    Optimization Problems
</a></h2>
                <ul>
                    <li><b>Organizer</b>: Shu Tanaka (Waseda Univ., Japan)</li>
                    <li><b>Time</b>: 15:45 - 17:00, Thursday, January 16, 2020</li>
                    <li><b>Location</b>: Room 307A</li>
                </ul>

                <ol style="margin-bottom: 30px; font-weight:600">
                    <li style="margin-bottom: 10px">
                        (Invited Paper) Digital Annealer for High-Speed Solving of CombinatorialOptimization Problems and Its Applications <br />
                                                                                                                                           <span style="font-weight:normal">
                                                                                                                                               *SatoshiMatsubara,MotomuTakatsu, ToshiyukiMiyazawa, Takayuki Shibasaki, YasuhiroWatanabe, Kazuya
                                                                                                                                               Takemoto, Hirotaka Tamura (Fujitsu Labs., Japan)
                                                                                                                                           </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) CMOS AnnealingMachine: A Domain-Specific Architecture for Combinatorial Optimization Problem<br />
                                                                                                                                    <span style="font-weight:normal">
                                                                                                                                        *Chihiro Yoshimura, Masato Hayashi, Takashi Takemoto,Masanao Yamaoka (Hitachi, Japan)
                                                                                                                                    </span>
                    </li>

                    <li style="margin-bottom: 10px">
                        (Invited Paper) Theory of Ising Machines and a Common Software Platform for IsingMachines <br />
                                                                                                                  <span style="font-weight:normal">
                                                                                                                      *Shu Tanaka (Waseda Univ., Japan), Yoshiki Matsuda (Fixstars, Japan), Nozomu Togawa (Waseda Univ.,
                                                                                                                      Japan)
                                                                                                                  </span>
                    </li>

                </ol>


                <h6>Last Updated on: Jan 13, 2020</h6>

            </div><!--main-->
            <div class="clear">&nbsp;</div>
        </div><!--content-->

        <div id="footer">
            Conference Secretariat  <br />
            E-mail: aspdac2020.oc [at] gmail.com
        </div><!--footer-->

    </div><!--body-->
</body>
</html>
