
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119272                       # Number of seconds simulated
sim_ticks                                119271623943                       # Number of ticks simulated
final_tick                               684570055770                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167750                       # Simulator instruction rate (inst/s)
host_op_rate                                   214830                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2154722                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347628                       # Number of bytes of host memory used
host_seconds                                 55353.59                       # Real time elapsed on the host
sim_insts                                  9285560698                       # Number of instructions simulated
sim_ops                                   11891628753                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2095616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2079488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2088320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2017664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1449216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3423872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1439616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2047360                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16679552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5410688                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5410688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16372                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16246                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16315                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        15763                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        11322                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        26749                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        11247                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        15995                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                130309                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           42271                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                42271                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17570114                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        36488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17434893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        37561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17508942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        39708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16916547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        44000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12150551                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        42927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28706509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        44000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     12070063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        40781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17165525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               139845099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36488                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        36488                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        37561                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        39708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        44000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        42927                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        44000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        40781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             321954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45364420                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45364420                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45364420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17570114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        36488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17434893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        37561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17508942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        39708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16916547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        44000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12150551                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        42927                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28706509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        44000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     12070063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        40781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17165525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185209518                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               286023080                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21798441                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19456589                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1737386                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14435703                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14198865                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1309610                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52273                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230211052                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123860780                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21798441                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15508475                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27602234                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5709170                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3234700                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13930462                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1705272                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    265010019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.523703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       237407785     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4201180      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133141      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4155733      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1332897      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3836448      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          607878      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          988751      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10346206      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    265010019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076212                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.433045                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       227957970                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5540834                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27547352                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22238                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3941621                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2064210                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20382                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138567439                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38431                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3941621                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228215720                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3209825                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1532927                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27302954                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       806968                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138373632                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106837                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       619654                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181381627                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627199551                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627199551                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34347295                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18585                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9396                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1860332                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24931805                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4065887                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26087                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926543                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137663452                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18647                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128875397                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82040                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24892214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51046491                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    265010019                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486304                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.099180                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    208542635     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17752118      6.70%     85.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18890793      7.13%     92.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10981769      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5673462      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1419146      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1677270      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39420      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33406      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    265010019                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215317     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86741     23.13%     80.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        72896     19.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101073949     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012830      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22747632     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4031796      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128875397                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450577                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             374954                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002909                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    523217806                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162574662                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125598966                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129250351                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102847                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5093739                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        99942                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3941621                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2257988                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       100034                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137682187                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18303                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24931805                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4065887                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9389                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45791                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2042                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1169393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       671527                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1840920                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127248051                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22429336                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1627345                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26460943                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19332915                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031607                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444887                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125626759                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125598966                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75995241                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165615696                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.439122                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458865                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25071128                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1726503                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    261068398                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431366                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.301691                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    219107782     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16500035      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10572783      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3353792      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5531931      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1078648      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       686012      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       627354      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3610061      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    261068398                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3610061                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           395145067                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279318984                       # The number of ROB writes
system.switch_cpus0.timesIdled                5123397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21013061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.860231                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.860231                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.349622                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.349622                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591421574                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163674285                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147124605                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus1.numCycles               286023080                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21797217                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19453704                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1739294                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14482056                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14200317                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1310504                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52201                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    230220489                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123839749                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21797217                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15510821                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27601979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5713761                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3219586                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13932993                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1707305                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    265006767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.766567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       237404788     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         4199884      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2134819      0.81%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4155695      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1334756      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3837780      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          608307      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          987718      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10343020      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    265006767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076208                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.432971                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       227977389                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5515732                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27546960                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22380                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3944302                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2065388                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        20382                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     138553783                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        38409                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3944302                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       228234278                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3186272                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1535426                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27303636                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       802849                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     138361262                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        106601                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       615459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    181364380                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    627148831                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    627148831                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    147012909                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34351445                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18591                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9403                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1849838                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     24924971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4066682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        26834                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       927739                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         137652052                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18655                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        128865361                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        82676                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24897342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51051649                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    265006767                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.486272                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.099140                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    208541835     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17753030      6.70%     85.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     18890294      7.13%     92.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10980214      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5672393      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1418664      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1677527      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        39433      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        33377      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    265006767                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         215812     57.48%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         86746     23.10%     80.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        72911     19.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    101069450     78.43%     78.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1012850      0.79%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     22741632     17.65%     96.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4032239      3.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     128865361                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.450542                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             375469                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002914                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    523195634                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162568385                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125587037                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129240830                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       101507                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      5092311                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       100747                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3944302                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2239585                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99668                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    137670811                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     24924971                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4066682                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9397                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45657                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         2063                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1173049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       670329                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1843378                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127236450                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     22421273                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1628911                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  104                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            26453294                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19330594                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4032021                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.444847                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125615179                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125587037                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75982797                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        165623415                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.439080                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.458768                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99981886                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112597865                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25077882                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1728427                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    261062465                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.431306                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.301597                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    219106633     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16501306      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10570283      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3350227      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5532346      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1079296      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       685703      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       628138      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3608533      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    261062465                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99981886                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112597865                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              23798588                       # Number of memory references committed
system.switch_cpus1.commit.loads             19832653                       # Number of loads committed
system.switch_cpus1.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17264925                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         98421054                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1412123                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3608533                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           395129302                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          279298987                       # The number of ROB writes
system.switch_cpus1.timesIdled                5123492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21016313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99981886                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112597865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99981886                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.860749                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.860749                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.349559                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.349559                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       591352146                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      163660149                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147095576                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus2.numCycles               286023072                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21798850                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19456433                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1739408                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14441078                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14198483                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1310091                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        52013                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    230216065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             123861107                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21798850                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15508574                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27602502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5715838                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3237981                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13932305                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1707377                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    265023237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.766723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       237420735     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4198189      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2133862      0.81%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4155091      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1335638      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3836621      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          608395      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          988639      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10346067      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    265023237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076214                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.433046                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       227941517                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5565679                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27547540                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22216                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3946281                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2064583                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        20378                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     138576539                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        38408                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3946281                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       228201713                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3230289                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1532666                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27301793                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       810491                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     138382648                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          142                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        106378                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       623539                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    181394232                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    627251076                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    627251076                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    147009551                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34384681                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18589                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9399                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1865134                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     24931498                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4066105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        25912                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       926732                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137672849                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18655                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        128874932                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        81868                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24921701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51110323                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          120                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    265023237                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486278                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.099194                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    208555566     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17758214      6.70%     85.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     18883366      7.13%     92.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10981919      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5673842      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1419295      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1678242      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        39410      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        33383      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    265023237                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         215283     57.39%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         86825     23.15%     80.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        72988     19.46%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    101075357     78.43%     78.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1012771      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     22745567     17.65%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4032047      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     128874932                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.450575                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             375096                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002911                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    523230065                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    162613545                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    125594835                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     129250028                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       101315                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      5099344                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100272                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3946281                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2268584                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       101003                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137691597                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        18289                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     24931498                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4066105                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9396                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45964                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         2094                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1171751                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       672132                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1843883                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    127246173                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     22426538                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1628759                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   93                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            26458386                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19331121                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4031848                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.444881                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             125622751                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            125594835                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75989775                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        165634718                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.439107                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458779                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99979546                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112595203                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25101357                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18535                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1728528                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    261076956                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.431272                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.301510                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    219121562     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16499346      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10571242      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3352337      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5530978      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1079600      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       686345      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       627988      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3607558      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    261076956                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99979546                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112595203                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              23797987                       # Number of memory references committed
system.switch_cpus2.commit.loads             19832154                       # Number of loads committed
system.switch_cpus2.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17264495                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         98418719                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1412078                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3607558                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           395165581                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          279342564                       # The number of ROB writes
system.switch_cpus2.timesIdled                5123748                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20999835                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99979546                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112595203                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99979546                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.860816                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.860816                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.349551                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.349551                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       591404256                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163669826                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147120118                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18518                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus3.numCycles               286023080                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23384337                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19176379                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2293025                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9759976                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9143796                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2401178                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       103326                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    223231471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             132826864                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23384337                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11544974                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29229525                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6495333                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6780273                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13750080                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2274250                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    263408226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.967968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       234178701     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3170866      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3672019      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2016587      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2315377      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1282274      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          868527      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2261732      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13642143      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    263408226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081757                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464392                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       221427294                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8618863                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28983940                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       232460                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4145665                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3795871                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        21293                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     162156805                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       104802                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4145665                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       221781341                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3241506                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4386260                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28876679                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       976771                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     162055478                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          224                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        250528                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       455075                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    225237142                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    754497813                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    754497813                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    192506623                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        32730519                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42589                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23815                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2608379                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15473540                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8426130                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       222629                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1864366                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         161822381                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        42669                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        153014507                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       214342                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20084784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     46293636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4860                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    263408226                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580903                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270242                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    198928392     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     25938646      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13940485      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9641924      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8426656      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4310716      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1046166      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       670009      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       505232      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    263408226                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          41239     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        140949     42.61%     55.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       148565     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    128088532     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2390330      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18747      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14149323      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8367575      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     153014507                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534973                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             330753                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002162                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    569982335                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    181951285                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    150471279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     153345260                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       386047                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2719233                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          962                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1453                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       174980                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         9370                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4145665                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2678710                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       168717                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    161865173                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        58931                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15473540                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8426130                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23784                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        119684                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1453                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1331798                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1283270                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2615068                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    150754739                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13288411                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2259768                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21654165                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21103778                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8365754                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527072                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             150473775                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            150471279                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         89429508                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        234210807                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526081                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381833                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    113044422                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    138691442                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23175256                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        37809                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2306156                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    259262561                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534946                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354044                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    202607717     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     26271116     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11010989      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      6616581      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4579808      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2960346      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1532507      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1235375      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2448122      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    259262561                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    113044422                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     138691442                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21005457                       # Number of memory references committed
system.switch_cpus3.commit.loads             12754307                       # Number of loads committed
system.switch_cpus3.commit.membars              18864                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19850334                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        125034600                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2821671                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2448122                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           418680383                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          327879139                       # The number of ROB writes
system.switch_cpus3.timesIdled                3419183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               22614854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          113044422                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            138691442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    113044422                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.530183                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.530183                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395228                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395228                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       680046523                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      208845574                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      151336230                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         37774                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  60                       # Number of system calls
system.switch_cpus4.numCycles               286023080                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        23691502                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19386283                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2309123                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      9791341                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         9326823                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2443548                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect       105220                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    227920785                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             132481231                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           23691502                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     11770371                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27653673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        6312017                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4928108                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         13943309                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2311472                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    264475424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.958187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       236821751     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1291977      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2046037      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2769367      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2854445      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2412644      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1357363      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2002930      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12918910      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    264475424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082831                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463184                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       225603815                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7264889                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27603566                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        30701                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3972452                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3899092                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          384                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     162565154                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2005                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3972452                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       226225704                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1537891                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4306230                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27020079                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1413065                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     162507338                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          165                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        193353                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       615845                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    226726054                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    756044386                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    756044386                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    196514471                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30211583                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        40108                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20792                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          4199756                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     15212546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      8242432                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        97041                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1978278                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         162304936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        40249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        154082150                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        21011                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18027777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     43223262                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1295                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    264475424                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582595                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273242                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    199264029     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     26823114     10.14%     85.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13578074      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     10243855      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8056312      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3264368      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2037060      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1067021      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       141591      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    264475424                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          29234     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         96309     37.35%     48.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       132310     51.31%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    129587264     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2303624      1.50%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        19314      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     13955453      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      8216495      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     154082150                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538705                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             257853                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    572918588                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    180373585                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    151785734                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     154340003                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       315802                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2446758                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          159                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          625                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       121555                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3972452                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1220023                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       136394                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    162345346                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        65964                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     15212546                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      8242432                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20794                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        115014                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          625                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1342023                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1301315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2643338                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    151972055                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     13134358                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2110095                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  161                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21350543                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        21593896                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           8216185                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.531328                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             151785969                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            151785734                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         87135859                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        234836419                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530677                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371049                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    114555930                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    140958983                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21386396                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        38954                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2338378                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    260502972                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.541103                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.389945                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    202672857     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     28672316     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10820994      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5156559      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4362887      1.67%     96.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2490404      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      2178850      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       986506      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3161599      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    260502972                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    114555930                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     140958983                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              20886665                       # Number of memory references committed
system.switch_cpus4.commit.loads             12765788                       # Number of loads committed
system.switch_cpus4.commit.membars              19434                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          20326794                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        127001911                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2902591                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3161599                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           419685972                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          328663276                       # The number of ROB writes
system.switch_cpus4.timesIdled                3450771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               21547656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          114555930                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            140958983                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    114555930                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.496799                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.496799                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400513                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400513                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       683973449                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      211426030                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      150695122                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         38920                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus5.numCycles               286023080                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22298373                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     20118696                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1175796                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8998590                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7994590                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1235904                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        51989                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    236649963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             140327231                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22298373                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9230494                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27761975                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3668812                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5298226                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         13588483                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1182520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    272173628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.604918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.932745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       244411653     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          995184      0.37%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2029546      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          847606      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         4621098      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         4105132      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          805813      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1660125      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12697471      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    272173628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077960                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490615                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       235391250                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6570741                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27661618                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        87002                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2463012                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1958938                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          452                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     164569142                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2444                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2463012                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       235622970                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4627070                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1207233                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27528429                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       724909                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     164484850                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          160                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        308037                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       263412                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         5648                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    193106900                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    774804771                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    774804771                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    171481765                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        21625123                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        19108                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         9645                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1832324                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     38842020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     19652204                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       179057                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       947763                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         164169887                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        19168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        157993503                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        80482                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     12465573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     29647486                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           98                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    272173628                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580488                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378005                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    216063626     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     16776224      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13804418      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5958202      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7550550      2.77%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      7330561      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      4156356      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       328832      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       204859      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    272173628                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         399625     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       3121339     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        90396      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     99106371     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1377690      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         9460      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     37891035     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     19608947     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     157993503                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552380                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3611360                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022858                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    591852476                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    176658699                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    156647046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     161604863                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       284751                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1484571                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          664                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         4077                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       119021                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        13986                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2463012                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        4219930                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       201222                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    164189158                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     38842020                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     19652204                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         9648                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        137660                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          113                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         4077                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       690011                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       688134                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1378145                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    156884317                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     37761646                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1109186                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  103                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            57368715                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        20554521                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          19607069                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548502                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             156651903                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            156647046                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         84594891                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        166615545                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547673                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507725                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    127286354                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    149583389                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     14621276                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        19070                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1201930                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    269710616                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.554607                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378308                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    215497234     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     19757429      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9279787      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      9182225      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2495307      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5     10691243      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       797700      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       581460      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1428231      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    269710616                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    127286354                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     149583389                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              56890625                       # Number of memory references committed
system.switch_cpus5.commit.loads             37357442                       # Number of loads committed
system.switch_cpus5.commit.membars               9520                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19752665                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        133016086                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1448812                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1428231                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           432486660                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          330872625                       # The number of ROB writes
system.switch_cpus5.timesIdled                5198277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               13849452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          127286354                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            149583389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    127286354                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.247084                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.247084                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445021                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445021                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       775658231                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      181907195                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      196018102                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         19040                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  60                       # Number of system calls
system.switch_cpus6.numCycles               286023080                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        23683185                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19378024                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2309708                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9867992                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9333003                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2446498                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       105538                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    227960654                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             132406960                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           23683185                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11779501                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27646024                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6298572                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4913437                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         13944284                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2311982                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    264478933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.614796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.957489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       236832909     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1291848      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2046957      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2770573      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2855315      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         2414996      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1360973      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         2001743      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12903619      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    264478933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082802                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462924                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       225639893                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7253947                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27596395                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        30286                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3958411                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3898790                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          384                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     162476952                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2012                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3958411                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       226261446                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1532309                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4301855                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         27012852                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1412057                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     162419025                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          169                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        192694                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       615752                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    226606254                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    755617780                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    755617780                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    196561070                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30045170                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        40255                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        20931                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          4196127                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15204309                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8239759                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        96916                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      2005628                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         162218562                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        40399                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        154070547                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        21094                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17901238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     42836115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1433                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    264478933                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582544                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273045                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    199241443     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     26859230     10.16%     85.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13590686      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3     10227889      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8050571      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3262592      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2035946      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1069250      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       141326      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    264478933                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          29191     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         94257     36.80%     48.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       132718     51.81%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    129577197     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2301034      1.49%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        19319      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13959276      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8213721      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     154070547                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.538665                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             256166                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    572897287                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    180160821                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    151776513                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     154326713                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       314926                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2435509                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          624                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       116953                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3958411                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1213563                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       136654                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    162259126                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        65061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15204309                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8239759                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20936                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        115428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          624                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1342583                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1298243                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2640826                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    151961595                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13137113                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2108952                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  165                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21350529                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        21595187                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8213416                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.531291                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             151776745                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            151776513                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         87124735                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        234777384                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.530644                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371095                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    114583156                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    140992401                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     21266766                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        38966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2338973                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    260520522                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.541195                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.389695                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    202659097     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     28691648     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10822644      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5163428      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4373588      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2495212      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      2168864      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       986743      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3159298      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    260520522                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    114583156                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     140992401                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20891606                       # Number of memory references committed
system.switch_cpus6.commit.loads             12768800                       # Number of loads committed
system.switch_cpus6.commit.membars              19440                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          20331587                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        127032048                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2903278                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3159298                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           419619611                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          328476808                       # The number of ROB writes
system.switch_cpus6.timesIdled                3450396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               21544147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          114583156                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            140992401                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    114583156                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.496205                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.496205                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.400608                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.400608                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       683956241                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      211414969                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      150621405                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         38932                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus7.numCycles               286023080                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23393477                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19183177                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2290610                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9606770                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9136909                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2398550                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       102048                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    223209137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             132967244                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23393477                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11535459                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             29252252                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6510057                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6771339                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         13750382                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2273171                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    263416782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.969176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       234164530     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3170150      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         3677668      1.40%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2015034      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2318214      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1273621      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          865930      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2262769      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13668866      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    263416782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081789                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464883                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       221399474                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      8615562                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         29008189                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       230785                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       4162768                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3798471                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        21286                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     162337978                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts       104811                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       4162768                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       221752689                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3132878                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4493769                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         28900317                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       974357                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     162238572                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          250                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        248949                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       455287                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    225474407                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    755420105                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    755420105                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    192491949                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        32982429                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        42293                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        23540                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2609004                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15483963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8436177                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       222454                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1869826                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         161995863                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        42379                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        153069781                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       211925                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     20281486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     46945647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4574                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    263416782                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581094                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270463                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    198932769     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     25923277      9.84%     85.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13935568      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9656907      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8435128      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      4315447      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1041801      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       670986      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       504899      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    263416782                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          40096     12.09%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        143478     43.26%     55.35% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       148096     44.65%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    128130534     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2394585      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18746      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     14149937      9.24%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8375979      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     153069781                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.535166                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             331670                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002167                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    570099938                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    182321176                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    150523669                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     153401451                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       384475                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2730628                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          966                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1450                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       185646                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         9372                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       4162768                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        2569638                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       166472                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    162038371                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        62753                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15483963                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8436177                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        23494                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        117996                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1450                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1325724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1287996                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2613720                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    150808156                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13285614                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2261624                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  129                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21659441                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        21104067                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8373827                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.527259                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             150526019                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            150523669                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         89463675                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        234370758                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.526264                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381719                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    113035797                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    138680919                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     23358734                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        37805                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2303784                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    259254014                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534923                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.354140                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    202608400     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26268614     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     11008783      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      6607999      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4582951      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2957497      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1535517      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1235673      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2448580      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    259254014                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    113035797                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     138680919                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              21003866                       # Number of memory references committed
system.switch_cpus7.commit.loads             12753335                       # Number of loads committed
system.switch_cpus7.commit.membars              18862                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19848843                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        125025124                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2821471                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2448580                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           418844333                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          328242171                       # The number of ROB writes
system.switch_cpus7.timesIdled                3418355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               22606298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          113035797                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            138680919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    113035797                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.530376                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.530376                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.395198                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.395198                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       680253062                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      208912334                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      151480938                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         37770                       # number of misc regfile writes
system.l2.replacements                         130325                       # number of replacements
system.l2.tagsinuse                      32765.053842                       # Cycle average of tags in use
system.l2.total_refs                          1977206                       # Total number of references to valid blocks.
system.l2.sampled_refs                         163093                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.123181                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           264.072608                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.711649                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2943.764658                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      5.246637                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2930.452250                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.163379                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2932.445654                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.003280                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2906.264006                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      8.406993                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2101.772535                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      6.683261                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   4985.727737                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.241014                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2102.299563                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.528043                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2975.600014                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1097.331119                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1084.944280                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1090.787725                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1150.367275                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            873.942771                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1236.829199                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            886.471253                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1145.996937                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008059                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000205                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.089837                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000160                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.089430                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000219                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.089491                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.088692                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000257                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.064141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000204                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.152152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.064157                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000230                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.090808                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.033488                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.033110                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.033288                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.035106                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.026671                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.037745                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.027053                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.034973                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999910                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        45976                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        46022                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        46031                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        47313                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        35197                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        64468                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        35283                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        47335                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  367636                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           119437                       # number of Writeback hits
system.l2.Writeback_hits::total                119437                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1028                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        46060                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        46105                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        46114                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        47487                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        35365                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        64558                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        35455                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        47509                       # number of demand (read+write) hits
system.l2.demand_hits::total                   368664                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        46060                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        46105                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        46114                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        47487                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        35365                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        64558                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        35455                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        47509                       # number of overall hits
system.l2.overall_hits::total                  368664                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16372                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16246                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        16315                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        15762                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        11322                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        26749                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        11247                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        15994                       # number of ReadReq misses
system.l2.ReadReq_misses::total                130307                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16372                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16246                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        16315                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        15763                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        11322                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        26749                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        11247                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        15995                       # number of demand (read+write) misses
system.l2.demand_misses::total                 130309                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16372                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16246                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        16315                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        15763                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        11322                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        26749                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        11247                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        15995                       # number of overall misses
system.l2.overall_misses::total                130309                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5719585                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2734862361                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5394448                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2717391274                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5601275                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2725172788                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5814485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2671221185                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6659486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1904411114                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6595035                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   4474086554                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6766199                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1894497481                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6248938                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   2713455844                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21883898052                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       161100                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       162393                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        323493                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5719585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2734862361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5394448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2717391274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5601275                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2725172788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5814485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2671382285                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6659486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1904411114                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6595035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   4474086554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6766199                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1894497481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6248938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   2713618237                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21884221545                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5719585                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2734862361                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5394448                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2717391274                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5601275                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2725172788                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5814485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2671382285                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6659486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1904411114                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6595035                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   4474086554                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6766199                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1894497481                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6248938                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   2713618237                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21884221545                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        62348                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        62268                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        62346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        63075                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        46519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        91217                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        46530                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        63329                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              497943                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       119437                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            119437                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           83                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           83                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1030                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        62432                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        62351                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        62429                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        63250                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        46687                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        91307                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        46702                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        63504                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               498973                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        62432                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        62351                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        62429                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        63250                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        46687                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        91307                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        46702                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        63504                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              498973                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.262591                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.260904                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.261685                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.249893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.243384                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.293246                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.241715                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.252554                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.261691                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.005714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.005714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001942                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.262237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.260557                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.261337                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.249217                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.242509                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.292957                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.240825                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.251874                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.261154                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.262237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.260557                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.261337                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.249217                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.242509                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.292957                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.240825                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.251874                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.261154                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 168223.088235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167045.099011                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 158660.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167265.251385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 160036.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 167034.801594                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 157148.243243                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 169472.223385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 162426.487805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 168204.479244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 164875.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 167261.824891                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 165029.243902                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 168444.694674                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 164445.736842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 169654.610729                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167941.078008                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       161100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       162393                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 161746.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 168223.088235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167045.099011                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 158660.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167265.251385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 160036.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 167034.801594                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 157148.243243                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 169471.692254                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 162426.487805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 168204.479244                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 164875.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 167261.824891                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 165029.243902                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 168444.694674                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 164445.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 169654.156736                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167940.982933                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 168223.088235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167045.099011                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 158660.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167265.251385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 160036.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 167034.801594                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 157148.243243                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 169471.692254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 162426.487805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 168204.479244                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 164875.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 167261.824891                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 165029.243902                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 168444.694674                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 164445.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 169654.156736                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167940.982933                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                42271                       # number of writebacks
system.l2.writebacks::total                     42271                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16372                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16246                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        16315                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        15762                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        11322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        26749                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        11247                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        15994                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           130307                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        16315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        15763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        11322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        26749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        11247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        15995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            130309                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        16315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        15763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        11322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        26749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        11247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        15995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           130309                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3740731                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1780884655                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3415556                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1770782016                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3564586                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1774565562                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3661523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1753043767                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4273875                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1244967848                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      4265478                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2916477862                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      4376319                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1239381848                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      4038665                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1781810521                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  14293250812                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       102623                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data       103835                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       206458                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3740731                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1780884655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3415556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1770782016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3564586                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1774565562                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3661523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1753146390                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4273875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1244967848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      4265478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2916477862                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      4376319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1239381848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      4038665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1781914356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14293457270                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3740731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1780884655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3415556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1770782016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3564586                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1774565562                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3661523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1753146390                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4273875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1244967848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      4265478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2916477862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      4376319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1239381848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      4038665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1781914356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14293457270                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.262591                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260904                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.261685                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.249893                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.243384                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.293246                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.241715                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.252554                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.261691                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.005714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.005714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001942                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.262237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.260557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.261337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.249217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.242509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.292957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.240825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.251874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.261154                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.262237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.260557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.261337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.249217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.242509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.292957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.240825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.251874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.261154                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110021.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108776.243281                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100457.529412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108998.031269                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 101845.314286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108768.958750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 98960.081081                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 111219.627395                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 104240.853659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 109960.064300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 106636.950000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 109031.285730                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 106739.487805                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 110196.661154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 106280.657895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 111404.934413                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109689.048263                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       102623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       103835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       103229                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 110021.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108776.243281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 100457.529412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108998.031269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 101845.314286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 108768.958750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 98960.081081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 111219.082028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 104240.853659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 109960.064300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 106636.950000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 109031.285730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 106739.487805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 110196.661154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 106280.657895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 111404.461144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109688.949113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 110021.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108776.243281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 100457.529412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108998.031269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 101845.314286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 108768.958750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 98960.081081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 111219.082028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 104240.853659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 109960.064300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 106636.950000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 109031.285730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 106739.487805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 110196.661154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 106280.657895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 111404.461144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109688.949113                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               558.893737                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013962687                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1804204.069395                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    33.788089                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.105647                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.054148                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841515                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.895663                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13930418                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13930418                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13930418                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13930418                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13930418                       # number of overall hits
system.cpu0.icache.overall_hits::total       13930418                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.cpu0.icache.overall_misses::total           44                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7278225                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7278225                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7278225                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7278225                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7278225                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7278225                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13930462                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13930462                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13930462                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13930462                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13930462                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13930462                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 165414.204545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 165414.204545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 165414.204545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 165414.204545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 165414.204545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 165414.204545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6126965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6126965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6126965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6126965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6126965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6126965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175056.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 175056.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 175056.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 175056.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 175056.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 175056.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62432                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243194196                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62688                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3879.437787                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.510816                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.489184                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783245                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216755                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20484807                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20484807                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946812                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946812                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9307                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9307                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24431619                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24431619                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24431619                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24431619                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       210337                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       210337                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       210748                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        210748                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       210748                       # number of overall misses
system.cpu0.dcache.overall_misses::total       210748                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22514932159                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22514932159                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     35803475                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     35803475                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22550735634                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22550735634                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22550735634                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22550735634                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20695144                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20695144                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24642367                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24642367                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24642367                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24642367                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010164                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010164                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008552                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008552                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008552                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008552                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107042.185441                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107042.185441                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87113.077859                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87113.077859                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107003.319766                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107003.319766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107003.319766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107003.319766                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8145                       # number of writebacks
system.cpu0.dcache.writebacks::total             8145                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       147989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       147989                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       148316                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       148316                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       148316                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       148316                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62348                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62348                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62432                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62432                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5936214820                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5936214820                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5544722                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5544722                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5941759542                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5941759542                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5941759542                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5941759542                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95210.990248                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95210.990248                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66008.595238                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66008.595238                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95171.699481                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95171.699481                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95171.699481                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95171.699481                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               560.054698                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013965219                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1804208.574733                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.037731                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.016967                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.054548                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842976                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.897524                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13932950                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13932950                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13932950                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13932950                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13932950                       # number of overall hits
system.cpu1.icache.overall_hits::total       13932950                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.cpu1.icache.overall_misses::total           43                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6864669                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6864669                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6864669                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6864669                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6864669                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6864669                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13932993                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13932993                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13932993                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13932993                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13932993                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13932993                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159643.465116                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159643.465116                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159643.465116                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159643.465116                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159643.465116                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159643.465116                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5859914                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5859914                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5859914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5859914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5859914                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5859914                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 167426.114286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 167426.114286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 167426.114286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 167426.114286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 167426.114286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 167426.114286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 62351                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               243187486                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 62607                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3884.349769                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   200.065212                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    55.934788                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.781505                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.218495                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     20478097                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20478097                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3946810                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3946810                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9309                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9258                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     24424907                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        24424907                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     24424907                       # number of overall hits
system.cpu1.dcache.overall_hits::total       24424907                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       209942                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       209942                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          403                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       210345                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        210345                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       210345                       # number of overall misses
system.cpu1.dcache.overall_misses::total       210345                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22434310824                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22434310824                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     35333871                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35333871                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22469644695                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22469644695                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22469644695                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22469644695                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     20688039                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20688039                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3947213                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3947213                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     24635252                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     24635252                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     24635252                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     24635252                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010148                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010148                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008538                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008538                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008538                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008538                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 106859.565137                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106859.565137                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87677.099256                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87677.099256                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 106822.813449                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106822.813449                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 106822.813449                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106822.813449                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8274                       # number of writebacks
system.cpu1.dcache.writebacks::total             8274                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       147674                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       147674                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          320                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       147994                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       147994                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       147994                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       147994                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        62268                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        62268                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           83                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        62351                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        62351                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        62351                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        62351                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5918653959                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5918653959                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5548829                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5548829                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5924202788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5924202788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5924202788                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5924202788                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002531                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002531                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95051.293746                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95051.293746                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66853.361446                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66853.361446                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95013.757406                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95013.757406                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95013.757406                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95013.757406                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               560.087613                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013964530                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1801002.717584                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.981904                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.105709                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.056061                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841516                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.897576                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13932261                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13932261                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13932261                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13932261                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13932261                       # number of overall hits
system.cpu2.icache.overall_hits::total       13932261                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.cpu2.icache.overall_misses::total           44                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7044051                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7044051                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7044051                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7044051                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7044051                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7044051                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13932305                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13932305                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13932305                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13932305                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13932305                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13932305                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 160092.068182                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 160092.068182                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 160092.068182                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 160092.068182                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 160092.068182                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 160092.068182                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5973179                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5973179                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5973179                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5973179                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5973179                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5973179                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165921.638889                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165921.638889                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165921.638889                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165921.638889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165921.638889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165921.638889                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 62429                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               243192695                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 62685                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3879.599505                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   200.082224                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    55.917776                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.781571                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.218429                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     20483407                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20483407                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3946707                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3946707                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9310                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9310                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9259                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9259                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     24430114                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        24430114                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     24430114                       # number of overall hits
system.cpu2.dcache.overall_hits::total       24430114                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       210343                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       210343                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          403                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       210746                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        210746                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       210746                       # number of overall misses
system.cpu2.dcache.overall_misses::total       210746                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  22500005140                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22500005140                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     35486825                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     35486825                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22535491965                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22535491965                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22535491965                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22535491965                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     20693750                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20693750                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3947110                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3947110                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9259                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9259                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     24640860                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     24640860                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     24640860                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     24640860                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010165                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010165                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000102                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008553                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008553                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008553                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008553                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 106968.166946                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106968.166946                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 88056.637717                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 88056.637717                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 106932.003288                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 106932.003288                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 106932.003288                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 106932.003288                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8413                       # number of writebacks
system.cpu2.dcache.writebacks::total             8413                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       147997                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       147997                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          320                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       148317                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       148317                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       148317                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       148317                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        62346                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        62346                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           83                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        62429                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        62429                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        62429                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        62429                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5927952947                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5927952947                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5558177                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5558177                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5933511124                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5933511124                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5933511124                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5933511124                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95081.528037                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95081.528037                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66965.987952                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66965.987952                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95044.148136                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95044.148136                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95044.148136                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95044.148136                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.568030                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1088417862                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2093111.273077                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.568030                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.058603                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831039                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13750035                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13750035                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13750035                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13750035                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13750035                       # number of overall hits
system.cpu3.icache.overall_hits::total       13750035                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total           45                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7297907                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7297907                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7297907                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7297907                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7297907                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7297907                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13750080                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13750080                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13750080                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13750080                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13750080                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13750080                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 162175.711111                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 162175.711111                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 162175.711111                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 162175.711111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 162175.711111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 162175.711111                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6282428                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6282428                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6282428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6282428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6282428                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6282428                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165327.052632                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165327.052632                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165327.052632                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165327.052632                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165327.052632                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165327.052632                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 63250                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               186299061                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 63506                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               2933.566293                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.254114                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.745886                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.915055                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.084945                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9699681                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9699681                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8206910                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8206910                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        20325                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        20325                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18887                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18887                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17906591                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17906591                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17906591                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17906591                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       216780                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       216780                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3916                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3916                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       220696                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        220696                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       220696                       # number of overall misses
system.cpu3.dcache.overall_misses::total       220696                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  26301220631                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  26301220631                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    488370471                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    488370471                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  26789591102                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  26789591102                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  26789591102                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  26789591102                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9916461                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9916461                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8210826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8210826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        20325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18887                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18887                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18127287                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18127287                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18127287                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18127287                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021861                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021861                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000477                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000477                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012175                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012175                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012175                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012175                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 121326.785824                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 121326.785824                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 124711.560521                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 124711.560521                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 121386.844809                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 121386.844809                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 121386.844809                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 121386.844809                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24957                       # number of writebacks
system.cpu3.dcache.writebacks::total            24957                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       153705                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       153705                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3741                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3741                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       157446                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       157446                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       157446                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       157446                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        63075                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        63075                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          175                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        63250                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        63250                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        63250                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        63250                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5964276833                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5964276833                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11759113                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11759113                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5976035946                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5976035946                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5976035946                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5976035946                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003489                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003489                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003489                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003489                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94558.491209                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94558.491209                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67194.931429                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67194.931429                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94482.781755                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94482.781755                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94482.781755                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94482.781755                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               516.867355                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1087078794                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2098607.710425                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    41.867355                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.067095                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.828313                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13943257                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13943257                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13943257                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13943257                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13943257                       # number of overall hits
system.cpu4.icache.overall_hits::total       13943257                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8717042                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8717042                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8717042                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8717042                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8717042                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8717042                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13943309                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13943309                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13943309                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13943309                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13943309                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13943309                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 167635.423077                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 167635.423077                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 167635.423077                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 167635.423077                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 167635.423077                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 167635.423077                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7308314                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7308314                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7308314                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7308314                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7308314                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7308314                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 169960.790698                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169960.790698                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 169960.790698                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169960.790698                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 169960.790698                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169960.790698                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 46687                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               179916253                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 46943                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3832.653495                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.496377                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.503623                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912095                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087905                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9602733                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9602733                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      8082542                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       8082542                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        20649                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        20649                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        19460                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        19460                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17685275                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17685275                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17685275                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17685275                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       149430                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       149430                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          981                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          981                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       150411                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        150411                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       150411                       # number of overall misses
system.cpu4.dcache.overall_misses::total       150411                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  17172985698                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  17172985698                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     83109363                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     83109363                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  17256095061                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  17256095061                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  17256095061                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  17256095061                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9752163                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9752163                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      8083523                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8083523                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        20649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        20649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        19460                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        19460                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17835686                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17835686                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     17835686                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     17835686                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015323                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015323                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000121                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008433                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008433                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008433                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008433                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 114923.279783                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 114923.279783                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84719.024465                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84719.024465                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 114726.283723                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 114726.283723                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 114726.283723                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 114726.283723                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9855                       # number of writebacks
system.cpu4.dcache.writebacks::total             9855                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       102911                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       102911                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          813                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          813                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       103724                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       103724                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       103724                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       103724                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        46519                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        46519                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          168                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          168                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        46687                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        46687                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        46687                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        46687                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   4334173186                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4334173186                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10958375                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10958375                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4345131561                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4345131561                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   4345131561                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4345131561                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004770                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004770                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002618                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002618                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93169.956061                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93169.956061                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65228.422619                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65228.422619                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 93069.410350                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93069.410350                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 93069.410350                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 93069.410350                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               580.697047                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1121115748                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1919718.746575                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    39.671793                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.025254                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.063577                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867028                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.930604                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13588430                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13588430                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13588430                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13588430                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13588430                       # number of overall hits
system.cpu5.icache.overall_hits::total       13588430                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8976121                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8976121                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8976121                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8976121                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8976121                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8976121                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13588483                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13588483                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13588483                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13588483                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13588483                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13588483                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 169360.773585                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 169360.773585                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 169360.773585                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 169360.773585                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 169360.773585                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 169360.773585                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7126662                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7126662                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7126662                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7126662                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7126662                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7126662                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 173821.024390                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 173821.024390                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 173821.024390                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 173821.024390                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 173821.024390                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 173821.024390                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 91307                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               490380923                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 91563                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5355.666841                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.916259                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.083741                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437173                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562827                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     35642908                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       35642908                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     19513560                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      19513560                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         9529                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         9529                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         9520                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         9520                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     55156468                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        55156468                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     55156468                       # number of overall hits
system.cpu5.dcache.overall_hits::total       55156468                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       318447                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       318447                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          300                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          300                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       318747                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        318747                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       318747                       # number of overall misses
system.cpu5.dcache.overall_misses::total       318747                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  35437549268                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  35437549268                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     26131432                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     26131432                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  35463680700                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  35463680700                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  35463680700                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  35463680700                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     35961355                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     35961355                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     19513860                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     19513860                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         9529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         9529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         9520                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         9520                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     55475215                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     55475215                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     55475215                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     55475215                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008855                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008855                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005746                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005746                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005746                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005746                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111282.408903                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111282.408903                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87104.773333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87104.773333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 111259.653267                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 111259.653267                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 111259.653267                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 111259.653267                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        25015                       # number of writebacks
system.cpu5.dcache.writebacks::total            25015                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       227230                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       227230                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          210                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          210                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       227440                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       227440                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       227440                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       227440                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        91217                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        91217                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           90                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        91307                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        91307                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        91307                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        91307                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   9185623439                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9185623439                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      6325721                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      6325721                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   9191949160                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   9191949160                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   9191949160                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   9191949160                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001646                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001646                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001646                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001646                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 100700.784273                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 100700.784273                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 70285.788889                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70285.788889                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 100670.804648                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 100670.804648                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 100670.804648                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 100670.804648                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               517.852913                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1087079769                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2094566.028902                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    42.852913                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.068675                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.829892                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13944232                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13944232                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13944232                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13944232                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13944232                       # number of overall hits
system.cpu6.icache.overall_hits::total       13944232                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8938017                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8938017                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8938017                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8938017                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8938017                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8938017                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13944284                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13944284                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13944284                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13944284                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13944284                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13944284                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 171884.942308                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 171884.942308                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 171884.942308                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 171884.942308                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 171884.942308                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 171884.942308                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           44                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           44                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           44                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7593286                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7593286                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7593286                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7593286                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7593286                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7593286                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 172574.681818                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 172574.681818                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 172574.681818                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 172574.681818                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 172574.681818                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 172574.681818                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 46702                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               179921043                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 46958                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3831.531219                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.497434                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.502566                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912099                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087901                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9605495                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9605495                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      8084428                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       8084428                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        20785                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        20785                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        19466                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        19466                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17689923                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17689923                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17689923                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17689923                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       149468                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       149468                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         1013                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1013                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       150481                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        150481                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       150481                       # number of overall misses
system.cpu6.dcache.overall_misses::total       150481                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  17151885806                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  17151885806                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     86470611                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     86470611                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  17238356417                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  17238356417                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  17238356417                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  17238356417                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9754963                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9754963                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      8085441                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      8085441                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        20785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        20785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        19466                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        19466                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17840404                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17840404                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17840404                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17840404                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015322                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015322                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000125                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008435                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008435                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008435                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008435                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 114752.895643                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 114752.895643                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85360.919052                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85360.919052                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 114555.036297                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 114555.036297                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 114555.036297                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 114555.036297                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9918                       # number of writebacks
system.cpu6.dcache.writebacks::total             9918                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       102938                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       102938                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          841                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          841                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       103779                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       103779                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       103779                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       103779                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        46530                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        46530                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          172                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          172                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        46702                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        46702                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        46702                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        46702                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4327557958                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4327557958                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11263616                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11263616                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4338821574                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4338821574                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4338821574                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4338821574                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004770                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004770                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002618                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002618                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93005.758822                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 93005.758822                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65486.139535                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65486.139535                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 92904.406107                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 92904.406107                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 92904.406107                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 92904.406107                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.926348                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1088418160                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2089094.357006                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.926348                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.060779                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.833215                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13750333                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13750333                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13750333                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13750333                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13750333                       # number of overall hits
system.cpu7.icache.overall_hits::total       13750333                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8058850                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8058850                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8058850                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8058850                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8058850                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8058850                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13750382                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13750382                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13750382                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13750382                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13750382                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13750382                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 164466.326531                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 164466.326531                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 164466.326531                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 164466.326531                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 164466.326531                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 164466.326531                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6703887                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6703887                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6703887                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6703887                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6703887                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6703887                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 171894.538462                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 171894.538462                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 171894.538462                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 171894.538462                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 171894.538462                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 171894.538462                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 63504                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               186298176                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 63760                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2921.865997                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.253790                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.746210                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.915054                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.084946                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9699727                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9699727                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8206291                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8206291                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        20015                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        20015                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18885                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18885                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17906018                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17906018                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17906018                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17906018                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       216043                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       216043                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         3920                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3920                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       219963                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        219963                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       219963                       # number of overall misses
system.cpu7.dcache.overall_misses::total       219963                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  26206732764                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  26206732764                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    494600882                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    494600882                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  26701333646                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  26701333646                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  26701333646                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  26701333646                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9915770                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9915770                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8210211                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8210211                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        20015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        20015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18885                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18885                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18125981                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18125981                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     18125981                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     18125981                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021788                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021788                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000477                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000477                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012135                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012135                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012135                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012135                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 121303.318154                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 121303.318154                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 126173.694388                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 126173.694388                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 121390.114001                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 121390.114001                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 121390.114001                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 121390.114001                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        24860                       # number of writebacks
system.cpu7.dcache.writebacks::total            24860                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       152714                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       152714                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         3745                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         3745                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       156459                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       156459                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       156459                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       156459                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        63329                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        63329                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          175                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        63504                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        63504                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        63504                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        63504                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6014088307                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6014088307                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     11692702                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     11692702                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6025781009                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6025781009                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6025781009                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6025781009                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006387                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006387                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003503                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003503                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94965.786717                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 94965.786717                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66815.440000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66815.440000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 94888.211908                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 94888.211908                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 94888.211908                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 94888.211908                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
