Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 13:46:24 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 362 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 338 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.261        0.000                      0                 9247        0.039        0.000                      0                 9247        2.927        0.000                       0                  3820  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.261        0.000                      0                 9247        0.039        0.000                      0                 9247        2.927        0.000                       0                  3820  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[0][1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 1.888ns (33.019%)  route 3.830ns (66.981%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.037     0.037    fsm17/clk
    SLICE_X48Y117        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm17/out_reg[1]/Q
                         net (fo=25, routed)          0.159     0.294    fsm17/fsm17_out[1]
    SLICE_X48Y116        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.471 r  fsm17/out[1]_i_3__0/O
                         net (fo=18, routed)          0.152     0.623    fsm13/out_reg[0]_3
    SLICE_X48Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     0.828 f  fsm13/z_int0_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.263     1.091    fsm12/out_reg[0]_9
    SLICE_X47Y111        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.191 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=19, routed)          0.224     1.415    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X45Y111        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     1.562 r  fsm12/out[31]_i_1__9/O
                         net (fo=37, routed)          0.253     1.815    fsm12/u1_sh_read0_0_write_en
    SLICE_X44Y114        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     1.994 f  fsm12/mem_reg_0_7_0_0_i_10__0/O
                         net (fo=9, routed)           0.442     2.436    fsm12/mem_reg_0_7_0_0_i_10__0_n_0
    SLICE_X43Y105        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.553 r  fsm12/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.528     3.081    w0/mem_reg_0_7_4_4/A0
    SLICE_X40Y102        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.255 r  w0/mem_reg_0_7_4_4/SP/O
                         net (fo=2, routed)           0.298     3.553    x0/out[7]_i_5_0
    SLICE_X41Y102        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     3.730 f  x0/out[7]_i_21__0/O
                         net (fo=1, routed)           0.046     3.776    x0/out[7]_i_21__0_n_0
    SLICE_X41Y102        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.816 r  x0/out[7]_i_5/O
                         net (fo=2, routed)           0.251     4.067    add10/left[4]
    SLICE_X38Y102        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.106 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.114    add10/out[7]_i_13_n_0
    SLICE_X38Y102        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     4.309 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.337    add10/out_reg[7]_i_1_n_0
    SLICE_X38Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.430 r  add10/out_reg[15]_i_1/O[2]
                         net (fo=4, routed)           0.221     4.651    A_int_read0_0/out[10]
    SLICE_X38Y99         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     4.798 r  A_int_read0_0/mem[7][7][10]_i_1/O
                         net (fo=64, routed)          0.957     5.755    A0_0/D[10]
    SLICE_X35Y88         FDRE                                         r  A0_0/mem_reg[0][1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.024     7.024    A0_0/clk
    SLICE_X35Y88         FDRE                                         r  A0_0/mem_reg[0][1][10]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X35Y88         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A0_0/mem_reg[0][1][10]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[5][2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 1.888ns (33.111%)  route 3.814ns (66.889%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.037     0.037    fsm17/clk
    SLICE_X48Y117        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm17/out_reg[1]/Q
                         net (fo=25, routed)          0.159     0.294    fsm17/fsm17_out[1]
    SLICE_X48Y116        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.471 r  fsm17/out[1]_i_3__0/O
                         net (fo=18, routed)          0.152     0.623    fsm13/out_reg[0]_3
    SLICE_X48Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     0.828 f  fsm13/z_int0_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.263     1.091    fsm12/out_reg[0]_9
    SLICE_X47Y111        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.191 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=19, routed)          0.224     1.415    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X45Y111        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     1.562 r  fsm12/out[31]_i_1__9/O
                         net (fo=37, routed)          0.253     1.815    fsm12/u1_sh_read0_0_write_en
    SLICE_X44Y114        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     1.994 f  fsm12/mem_reg_0_7_0_0_i_10__0/O
                         net (fo=9, routed)           0.442     2.436    fsm12/mem_reg_0_7_0_0_i_10__0_n_0
    SLICE_X43Y105        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.553 r  fsm12/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.528     3.081    w0/mem_reg_0_7_4_4/A0
    SLICE_X40Y102        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.255 r  w0/mem_reg_0_7_4_4/SP/O
                         net (fo=2, routed)           0.298     3.553    x0/out[7]_i_5_0
    SLICE_X41Y102        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     3.730 f  x0/out[7]_i_21__0/O
                         net (fo=1, routed)           0.046     3.776    x0/out[7]_i_21__0_n_0
    SLICE_X41Y102        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.816 r  x0/out[7]_i_5/O
                         net (fo=2, routed)           0.251     4.067    add10/left[4]
    SLICE_X38Y102        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.106 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.114    add10/out[7]_i_13_n_0
    SLICE_X38Y102        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     4.309 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.337    add10/out_reg[7]_i_1_n_0
    SLICE_X38Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.430 r  add10/out_reg[15]_i_1/O[2]
                         net (fo=4, routed)           0.221     4.651    A_int_read0_0/out[10]
    SLICE_X38Y99         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     4.798 r  A_int_read0_0/mem[7][7][10]_i_1/O
                         net (fo=64, routed)          0.941     5.739    A0_0/D[10]
    SLICE_X36Y90         FDRE                                         r  A0_0/mem_reg[5][2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.024     7.024    A0_0/clk
    SLICE_X36Y90         FDRE                                         r  A0_0/mem_reg[5][2][10]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X36Y90         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A0_0/mem_reg[5][2][10]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[2][1][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 1.926ns (33.795%)  route 3.773ns (66.205%))
  Logic Levels:           14  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.037     0.037    fsm17/clk
    SLICE_X48Y117        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm17/out_reg[1]/Q
                         net (fo=25, routed)          0.159     0.294    fsm17/fsm17_out[1]
    SLICE_X48Y116        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.471 r  fsm17/out[1]_i_3__0/O
                         net (fo=18, routed)          0.152     0.623    fsm13/out_reg[0]_3
    SLICE_X48Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     0.828 f  fsm13/z_int0_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.263     1.091    fsm12/out_reg[0]_9
    SLICE_X47Y111        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.191 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=19, routed)          0.195     1.386    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y106        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.449 r  fsm12/w_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.125     1.574    fsm12/out_reg[0]_3
    SLICE_X47Y105        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     1.690 r  fsm12/out[31]_i_1__7/O
                         net (fo=37, routed)          0.365     2.055    i0/x_sh_read0_0_write_en
    SLICE_X44Y109        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     2.094 r  i0/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.161     2.255    i0/mem_reg_0_7_0_0_i_9_n_0
    SLICE_X44Y109        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     2.318 r  i0/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.661     2.979    x0/mem_reg_0_7_16_16/A0
    SLICE_X42Y99         RAMS32 (Prop_E5LUT_SLICEM_ADR0_O)
                                                      0.201     3.180 r  x0/mem_reg_0_7_16_16/SP/O
                         net (fo=4, routed)           0.188     3.368    w0/out[23]_i_9_0
    SLICE_X42Y100        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.546 f  w0/out[23]_i_25__0/O
                         net (fo=1, routed)           0.106     3.652    w0/out[23]_i_25__0_n_0
    SLICE_X42Y100        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     3.765 r  w0/out[23]_i_9/O
                         net (fo=2, routed)           0.316     4.081    add10/left[16]
    SLICE_X38Y104        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.196 r  add10/out[23]_i_17/O
                         net (fo=1, routed)           0.011     4.207    add10/out[23]_i_17_n_0
    SLICE_X38Y104        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.445 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.473    add10/out_reg[23]_i_1_n_0
    SLICE_X38Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104     4.577 r  add10/out_reg[31]_i_2/O[1]
                         net (fo=4, routed)           0.143     4.720    A_int_read0_0/out[25]
    SLICE_X38Y106        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     4.836 r  A_int_read0_0/mem[7][7][25]_i_1/O
                         net (fo=64, routed)          0.900     5.736    A0_0/D[25]
    SLICE_X35Y117        FDRE                                         r  A0_0/mem_reg[2][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.025     7.025    A0_0/clk
    SLICE_X35Y117        FDRE                                         r  A0_0/mem_reg[2][1][25]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y117        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A0_0/mem_reg[2][1][25]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[5][4][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.959ns (34.556%)  route 3.710ns (65.444%))
  Logic Levels:           14  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.037     0.037    fsm17/clk
    SLICE_X48Y117        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm17/out_reg[1]/Q
                         net (fo=25, routed)          0.159     0.294    fsm17/fsm17_out[1]
    SLICE_X48Y116        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.471 r  fsm17/out[1]_i_3__0/O
                         net (fo=18, routed)          0.152     0.623    fsm13/out_reg[0]_3
    SLICE_X48Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     0.828 f  fsm13/z_int0_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.263     1.091    fsm12/out_reg[0]_9
    SLICE_X47Y111        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.191 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=19, routed)          0.195     1.386    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y106        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.449 r  fsm12/w_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.125     1.574    fsm12/out_reg[0]_3
    SLICE_X47Y105        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     1.690 r  fsm12/out[31]_i_1__7/O
                         net (fo=37, routed)          0.365     2.055    i0/x_sh_read0_0_write_en
    SLICE_X44Y109        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     2.094 r  i0/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.161     2.255    i0/mem_reg_0_7_0_0_i_9_n_0
    SLICE_X44Y109        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     2.318 r  i0/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.661     2.979    x0/mem_reg_0_7_16_16/A0
    SLICE_X42Y99         RAMS32 (Prop_E5LUT_SLICEM_ADR0_O)
                                                      0.201     3.180 r  x0/mem_reg_0_7_16_16/SP/O
                         net (fo=4, routed)           0.188     3.368    w0/out[23]_i_9_0
    SLICE_X42Y100        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.546 f  w0/out[23]_i_25__0/O
                         net (fo=1, routed)           0.106     3.652    w0/out[23]_i_25__0_n_0
    SLICE_X42Y100        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     3.765 r  w0/out[23]_i_9/O
                         net (fo=2, routed)           0.316     4.081    add10/left[16]
    SLICE_X38Y104        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.196 r  add10/out[23]_i_17/O
                         net (fo=1, routed)           0.011     4.207    add10/out[23]_i_17_n_0
    SLICE_X38Y104        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.445 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.473    add10/out_reg[23]_i_1_n_0
    SLICE_X38Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     4.609 r  add10/out_reg[31]_i_2/O[6]
                         net (fo=4, routed)           0.275     4.884    A_int_read0_0/out[30]
    SLICE_X39Y109        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.001 r  A_int_read0_0/mem[7][7][30]_i_1/O
                         net (fo=64, routed)          0.705     5.706    A0_0/D[30]
    SLICE_X36Y112        FDRE                                         r  A0_0/mem_reg[5][4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.025     7.025    A0_0/clk
    SLICE_X36Y112        FDRE                                         r  A0_0/mem_reg[5][4][30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X36Y112        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A0_0/mem_reg[5][4][30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[2][1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.888ns (33.392%)  route 3.766ns (66.608%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.037     0.037    fsm17/clk
    SLICE_X48Y117        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm17/out_reg[1]/Q
                         net (fo=25, routed)          0.159     0.294    fsm17/fsm17_out[1]
    SLICE_X48Y116        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.471 r  fsm17/out[1]_i_3__0/O
                         net (fo=18, routed)          0.152     0.623    fsm13/out_reg[0]_3
    SLICE_X48Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     0.828 f  fsm13/z_int0_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.263     1.091    fsm12/out_reg[0]_9
    SLICE_X47Y111        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.191 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=19, routed)          0.224     1.415    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X45Y111        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     1.562 r  fsm12/out[31]_i_1__9/O
                         net (fo=37, routed)          0.253     1.815    fsm12/u1_sh_read0_0_write_en
    SLICE_X44Y114        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     1.994 f  fsm12/mem_reg_0_7_0_0_i_10__0/O
                         net (fo=9, routed)           0.442     2.436    fsm12/mem_reg_0_7_0_0_i_10__0_n_0
    SLICE_X43Y105        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.553 r  fsm12/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.528     3.081    w0/mem_reg_0_7_4_4/A0
    SLICE_X40Y102        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.255 r  w0/mem_reg_0_7_4_4/SP/O
                         net (fo=2, routed)           0.298     3.553    x0/out[7]_i_5_0
    SLICE_X41Y102        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     3.730 f  x0/out[7]_i_21__0/O
                         net (fo=1, routed)           0.046     3.776    x0/out[7]_i_21__0_n_0
    SLICE_X41Y102        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.816 r  x0/out[7]_i_5/O
                         net (fo=2, routed)           0.251     4.067    add10/left[4]
    SLICE_X38Y102        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.106 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.114    add10/out[7]_i_13_n_0
    SLICE_X38Y102        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     4.309 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.337    add10/out_reg[7]_i_1_n_0
    SLICE_X38Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.430 r  add10/out_reg[15]_i_1/O[2]
                         net (fo=4, routed)           0.221     4.651    A_int_read0_0/out[10]
    SLICE_X38Y99         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     4.798 r  A_int_read0_0/mem[7][7][10]_i_1/O
                         net (fo=64, routed)          0.893     5.691    A0_0/D[10]
    SLICE_X37Y87         FDRE                                         r  A0_0/mem_reg[2][1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.026     7.026    A0_0/clk
    SLICE_X37Y87         FDRE                                         r  A0_0/mem_reg[2][1][10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X37Y87         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    A0_0/mem_reg[2][1][10]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[6][7][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 1.888ns (33.416%)  route 3.762ns (66.584%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.037     0.037    fsm17/clk
    SLICE_X48Y117        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm17/out_reg[1]/Q
                         net (fo=25, routed)          0.159     0.294    fsm17/fsm17_out[1]
    SLICE_X48Y116        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.471 r  fsm17/out[1]_i_3__0/O
                         net (fo=18, routed)          0.152     0.623    fsm13/out_reg[0]_3
    SLICE_X48Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     0.828 f  fsm13/z_int0_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.263     1.091    fsm12/out_reg[0]_9
    SLICE_X47Y111        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.191 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=19, routed)          0.224     1.415    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X45Y111        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     1.562 r  fsm12/out[31]_i_1__9/O
                         net (fo=37, routed)          0.253     1.815    fsm12/u1_sh_read0_0_write_en
    SLICE_X44Y114        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     1.994 f  fsm12/mem_reg_0_7_0_0_i_10__0/O
                         net (fo=9, routed)           0.442     2.436    fsm12/mem_reg_0_7_0_0_i_10__0_n_0
    SLICE_X43Y105        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.553 r  fsm12/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.528     3.081    w0/mem_reg_0_7_4_4/A0
    SLICE_X40Y102        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.255 r  w0/mem_reg_0_7_4_4/SP/O
                         net (fo=2, routed)           0.298     3.553    x0/out[7]_i_5_0
    SLICE_X41Y102        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     3.730 f  x0/out[7]_i_21__0/O
                         net (fo=1, routed)           0.046     3.776    x0/out[7]_i_21__0_n_0
    SLICE_X41Y102        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.816 r  x0/out[7]_i_5/O
                         net (fo=2, routed)           0.251     4.067    add10/left[4]
    SLICE_X38Y102        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.106 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.114    add10/out[7]_i_13_n_0
    SLICE_X38Y102        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     4.309 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.337    add10/out_reg[7]_i_1_n_0
    SLICE_X38Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.430 r  add10/out_reg[15]_i_1/O[2]
                         net (fo=4, routed)           0.221     4.651    A_int_read0_0/out[10]
    SLICE_X38Y99         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     4.798 r  A_int_read0_0/mem[7][7][10]_i_1/O
                         net (fo=64, routed)          0.889     5.687    A0_0/D[10]
    SLICE_X35Y86         FDRE                                         r  A0_0/mem_reg[6][7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.025     7.025    A0_0/clk
    SLICE_X35Y86         FDRE                                         r  A0_0/mem_reg[6][7][10]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y86         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A0_0/mem_reg[6][7][10]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[0][6][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.888ns (33.428%)  route 3.760ns (66.572%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.037     0.037    fsm17/clk
    SLICE_X48Y117        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm17/out_reg[1]/Q
                         net (fo=25, routed)          0.159     0.294    fsm17/fsm17_out[1]
    SLICE_X48Y116        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.471 r  fsm17/out[1]_i_3__0/O
                         net (fo=18, routed)          0.152     0.623    fsm13/out_reg[0]_3
    SLICE_X48Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     0.828 f  fsm13/z_int0_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.263     1.091    fsm12/out_reg[0]_9
    SLICE_X47Y111        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.191 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=19, routed)          0.224     1.415    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X45Y111        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     1.562 r  fsm12/out[31]_i_1__9/O
                         net (fo=37, routed)          0.253     1.815    fsm12/u1_sh_read0_0_write_en
    SLICE_X44Y114        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     1.994 f  fsm12/mem_reg_0_7_0_0_i_10__0/O
                         net (fo=9, routed)           0.442     2.436    fsm12/mem_reg_0_7_0_0_i_10__0_n_0
    SLICE_X43Y105        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.553 r  fsm12/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.528     3.081    w0/mem_reg_0_7_4_4/A0
    SLICE_X40Y102        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.255 r  w0/mem_reg_0_7_4_4/SP/O
                         net (fo=2, routed)           0.298     3.553    x0/out[7]_i_5_0
    SLICE_X41Y102        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     3.730 f  x0/out[7]_i_21__0/O
                         net (fo=1, routed)           0.046     3.776    x0/out[7]_i_21__0_n_0
    SLICE_X41Y102        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.816 r  x0/out[7]_i_5/O
                         net (fo=2, routed)           0.251     4.067    add10/left[4]
    SLICE_X38Y102        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.106 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.114    add10/out[7]_i_13_n_0
    SLICE_X38Y102        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     4.309 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.337    add10/out_reg[7]_i_1_n_0
    SLICE_X38Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.430 r  add10/out_reg[15]_i_1/O[2]
                         net (fo=4, routed)           0.221     4.651    A_int_read0_0/out[10]
    SLICE_X38Y99         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     4.798 r  A_int_read0_0/mem[7][7][10]_i_1/O
                         net (fo=64, routed)          0.887     5.685    A0_0/D[10]
    SLICE_X36Y84         FDRE                                         r  A0_0/mem_reg[0][6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.025     7.025    A0_0/clk
    SLICE_X36Y84         FDRE                                         r  A0_0/mem_reg[0][6][10]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X36Y84         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A0_0/mem_reg[0][6][10]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][5][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.863ns (33.014%)  route 3.780ns (66.986%))
  Logic Levels:           14  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.037     0.037    fsm17/clk
    SLICE_X48Y117        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm17/out_reg[1]/Q
                         net (fo=25, routed)          0.159     0.294    fsm17/fsm17_out[1]
    SLICE_X48Y116        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.471 r  fsm17/out[1]_i_3__0/O
                         net (fo=18, routed)          0.152     0.623    fsm13/out_reg[0]_3
    SLICE_X48Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     0.828 f  fsm13/z_int0_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.263     1.091    fsm12/out_reg[0]_9
    SLICE_X47Y111        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.191 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=19, routed)          0.195     1.386    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y106        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.449 r  fsm12/w_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.125     1.574    fsm12/out_reg[0]_3
    SLICE_X47Y105        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     1.690 r  fsm12/out[31]_i_1__7/O
                         net (fo=37, routed)          0.365     2.055    i0/x_sh_read0_0_write_en
    SLICE_X44Y109        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     2.094 r  i0/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.161     2.255    i0/mem_reg_0_7_0_0_i_9_n_0
    SLICE_X44Y109        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     2.318 r  i0/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.661     2.979    x0/mem_reg_0_7_16_16/A0
    SLICE_X42Y99         RAMS32 (Prop_E5LUT_SLICEM_ADR0_O)
                                                      0.201     3.180 r  x0/mem_reg_0_7_16_16/SP/O
                         net (fo=4, routed)           0.188     3.368    w0/out[23]_i_9_0
    SLICE_X42Y100        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.546 f  w0/out[23]_i_25__0/O
                         net (fo=1, routed)           0.106     3.652    w0/out[23]_i_25__0_n_0
    SLICE_X42Y100        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     3.765 r  w0/out[23]_i_9/O
                         net (fo=2, routed)           0.316     4.081    add10/left[16]
    SLICE_X38Y104        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.196 r  add10/out[23]_i_17/O
                         net (fo=1, routed)           0.011     4.207    add10/out[23]_i_17_n_0
    SLICE_X38Y104        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.445 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.473    add10/out_reg[23]_i_1_n_0
    SLICE_X38Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.116     4.589 r  add10/out_reg[31]_i_2/O[4]
                         net (fo=4, routed)           0.358     4.947    A_int_read0_0/out[28]
    SLICE_X39Y113        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     4.988 r  A_int_read0_0/mem[7][7][28]_i_1/O
                         net (fo=64, routed)          0.692     5.680    A0_0/D[28]
    SLICE_X37Y116        FDRE                                         r  A0_0/mem_reg[3][5][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.026     7.026    A0_0/clk
    SLICE_X37Y116        FDRE                                         r  A0_0/mem_reg[3][5][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X37Y116        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A0_0/mem_reg[3][5][28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.896ns (33.641%)  route 3.740ns (66.359%))
  Logic Levels:           14  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.037     0.037    fsm17/clk
    SLICE_X48Y117        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm17/out_reg[1]/Q
                         net (fo=25, routed)          0.159     0.294    fsm17/fsm17_out[1]
    SLICE_X48Y116        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.471 r  fsm17/out[1]_i_3__0/O
                         net (fo=18, routed)          0.152     0.623    fsm13/out_reg[0]_3
    SLICE_X48Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     0.828 f  fsm13/z_int0_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.263     1.091    fsm12/out_reg[0]_9
    SLICE_X47Y111        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.191 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=19, routed)          0.195     1.386    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y106        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.449 r  fsm12/w_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.125     1.574    fsm12/out_reg[0]_3
    SLICE_X47Y105        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     1.690 r  fsm12/out[31]_i_1__7/O
                         net (fo=37, routed)          0.365     2.055    i0/x_sh_read0_0_write_en
    SLICE_X44Y109        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     2.094 r  i0/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.161     2.255    i0/mem_reg_0_7_0_0_i_9_n_0
    SLICE_X44Y109        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     2.318 r  i0/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.661     2.979    x0/mem_reg_0_7_16_16/A0
    SLICE_X42Y99         RAMS32 (Prop_E5LUT_SLICEM_ADR0_O)
                                                      0.201     3.180 r  x0/mem_reg_0_7_16_16/SP/O
                         net (fo=4, routed)           0.188     3.368    w0/out[23]_i_9_0
    SLICE_X42Y100        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.546 f  w0/out[23]_i_25__0/O
                         net (fo=1, routed)           0.106     3.652    w0/out[23]_i_25__0_n_0
    SLICE_X42Y100        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     3.765 r  w0/out[23]_i_9/O
                         net (fo=2, routed)           0.316     4.081    add10/left[16]
    SLICE_X38Y104        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.196 r  add10/out[23]_i_17/O
                         net (fo=1, routed)           0.011     4.207    add10/out[23]_i_17_n_0
    SLICE_X38Y104        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.445 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.473    add10/out_reg[23]_i_1_n_0
    SLICE_X38Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     4.625 r  add10/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.155     4.780    A_int_read0_0/out[29]
    SLICE_X39Y105        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     4.818 r  A_int_read0_0/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.855     5.673    A0_0/D[29]
    SLICE_X37Y114        FDRE                                         r  A0_0/mem_reg[3][4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.026     7.026    A0_0/clk
    SLICE_X37Y114        FDRE                                         r  A0_0/mem_reg[3][4][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X37Y114        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    A0_0/mem_reg[3][4][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][7][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.888ns (33.511%)  route 3.746ns (66.489%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.037     0.037    fsm17/clk
    SLICE_X48Y117        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm17/out_reg[1]/Q
                         net (fo=25, routed)          0.159     0.294    fsm17/fsm17_out[1]
    SLICE_X48Y116        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.471 r  fsm17/out[1]_i_3__0/O
                         net (fo=18, routed)          0.152     0.623    fsm13/out_reg[0]_3
    SLICE_X48Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     0.828 f  fsm13/z_int0_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.263     1.091    fsm12/out_reg[0]_9
    SLICE_X47Y111        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.191 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=19, routed)          0.224     1.415    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X45Y111        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     1.562 r  fsm12/out[31]_i_1__9/O
                         net (fo=37, routed)          0.253     1.815    fsm12/u1_sh_read0_0_write_en
    SLICE_X44Y114        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     1.994 f  fsm12/mem_reg_0_7_0_0_i_10__0/O
                         net (fo=9, routed)           0.442     2.436    fsm12/mem_reg_0_7_0_0_i_10__0_n_0
    SLICE_X43Y105        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.553 r  fsm12/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.528     3.081    w0/mem_reg_0_7_4_4/A0
    SLICE_X40Y102        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.255 r  w0/mem_reg_0_7_4_4/SP/O
                         net (fo=2, routed)           0.298     3.553    x0/out[7]_i_5_0
    SLICE_X41Y102        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     3.730 f  x0/out[7]_i_21__0/O
                         net (fo=1, routed)           0.046     3.776    x0/out[7]_i_21__0_n_0
    SLICE_X41Y102        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.816 r  x0/out[7]_i_5/O
                         net (fo=2, routed)           0.251     4.067    add10/left[4]
    SLICE_X38Y102        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.106 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.114    add10/out[7]_i_13_n_0
    SLICE_X38Y102        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     4.309 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.337    add10/out_reg[7]_i_1_n_0
    SLICE_X38Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.430 r  add10/out_reg[15]_i_1/O[2]
                         net (fo=4, routed)           0.221     4.651    A_int_read0_0/out[10]
    SLICE_X38Y99         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     4.798 r  A_int_read0_0/mem[7][7][10]_i_1/O
                         net (fo=64, routed)          0.873     5.671    A0_0/D[10]
    SLICE_X35Y86         FDRE                                         r  A0_0/mem_reg[3][7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.024     7.024    A0_0/clk
    SLICE_X35Y86         FDRE                                         r  A0_0/mem_reg[3][7][10]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X35Y86         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A0_0/mem_reg[3][7][10]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  1.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X31Y102        FDRE                                         r  mult_pipe1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[15]/Q
                         net (fo=1, routed)           0.053     0.104    bin_read1_0/Q[15]
    SLICE_X31Y103        FDRE                                         r  bin_read1_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X31Y103        FDRE                                         r  bin_read1_0/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y103        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.065    bin_read1_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 par_done_reg36/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset15/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg36/clk
    SLICE_X44Y111        FDRE                                         r  par_done_reg36/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg36/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    par_done_reg36/par_done_reg36_out
    SLICE_X44Y111        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.091 r  par_done_reg36/out[0]_i_1__130/O
                         net (fo=1, routed)           0.016     0.107    par_reset15/out_reg[0]_2
    SLICE_X44Y111        FDRE                                         r  par_reset15/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_reset15/clk
    SLICE_X44Y111        FDRE                                         r  par_reset15/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y111        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset15/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 par_done_reg7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg7/clk
    SLICE_X47Y108        FDRE                                         r  par_done_reg7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg7/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    par_done_reg8/par_done_reg7_out
    SLICE_X47Y108        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  par_done_reg8/out[0]_i_1__112/O
                         net (fo=1, routed)           0.016     0.107    par_reset3/out_reg[0]_2
    SLICE_X47Y108        FDRE                                         r  par_reset3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_reset3/clk
    SLICE_X47Y108        FDRE                                         r  par_reset3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y108        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp4_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.013     0.013    bin_read5_0/clk
    SLICE_X41Y80         FDRE                                         r  bin_read5_0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read5_0/out_reg[17]/Q
                         net (fo=1, routed)           0.057     0.109    tmp4_0/out_reg[17]_1
    SLICE_X40Y80         FDRE                                         r  tmp4_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.019     0.019    tmp4_0/clk
    SLICE_X40Y80         FDRE                                         r  tmp4_0/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y80         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    tmp4_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg3/clk
    SLICE_X47Y113        FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset1/par_done_reg3_out
    SLICE_X47Y113        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset1/out[0]_i_1__31/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg3/out_reg[0]_1
    SLICE_X47Y113        FDRE                                         r  par_done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_done_reg3/clk
    SLICE_X47Y113        FDRE                                         r  par_done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y113        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp4_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.013     0.013    bin_read5_0/clk
    SLICE_X41Y80         FDRE                                         r  bin_read5_0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read5_0/out_reg[21]/Q
                         net (fo=1, routed)           0.058     0.110    tmp4_0/out_reg[21]_1
    SLICE_X41Y79         FDRE                                         r  tmp4_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.019     0.019    tmp4_0/clk
    SLICE_X41Y79         FDRE                                         r  tmp4_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y79         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp4_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg11/clk
    SLICE_X47Y106        FDRE                                         r  par_done_reg11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg11/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg12/par_done_reg11_out
    SLICE_X47Y106        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  par_done_reg12/out[0]_i_1__114/O
                         net (fo=1, routed)           0.016     0.109    par_reset5/out_reg[0]_2
    SLICE_X47Y106        FDRE                                         r  par_reset5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_reset5/clk
    SLICE_X47Y106        FDRE                                         r  par_reset5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y106        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg11/clk
    SLICE_X47Y106        FDRE                                         r  par_done_reg11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg11/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_reset5/par_done_reg11_out
    SLICE_X47Y106        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  par_reset5/out[0]_i_1__39/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg11/out_reg[0]_0
    SLICE_X47Y106        FDRE                                         r  par_done_reg11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_done_reg11/clk
    SLICE_X47Y106        FDRE                                         r  par_done_reg11/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y106        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg3/clk
    SLICE_X47Y113        FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg3/par_done_reg3_out
    SLICE_X47Y113        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  par_done_reg3/out[0]_i_1__110/O
                         net (fo=1, routed)           0.017     0.110    par_reset1/out_reg[0]_2
    SLICE_X47Y113        FDRE                                         r  par_reset1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_reset1/clk
    SLICE_X47Y113        FDRE                                         r  par_reset1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y113        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg/clk
    SLICE_X46Y109        FDRE                                         r  par_done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg/out_reg[0]/Q
                         net (fo=3, routed)           0.029     0.080    par_reset/par_done_reg_out
    SLICE_X46Y109        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.094 r  par_reset/out[0]_i_1__27/O
                         net (fo=1, routed)           0.016     0.110    par_done_reg/out_reg[0]_1
    SLICE_X46Y109        FDRE                                         r  par_done_reg/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_done_reg/clk
    SLICE_X46Y109        FDRE                                         r  par_done_reg/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X46Y109        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y123  u10/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y123  u10/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y123  u10/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y123  u10/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y123  u10/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y123  u10/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y123  u10/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y123  u10/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y123  u10/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y123  u10/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y123  u10/mem_reg_0_7_13_13/SP/CLK



