// Seed: 2773745643
module module_0 (
    input  uwire id_0,
    output wor   id_1
);
  wire id_3, id_4;
  module_2(
      id_0, id_0, id_1, id_0
  );
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output tri id_2,
    output tri1 id_3
);
  wire id_5;
  module_0(
      id_0, id_3
  );
  assign id_1 = id_0;
  wire id_6;
  wire id_7;
  task id_8(input integer id_9);
    begin
      id_6 = id_5;
    end
  endtask
endmodule
module module_2 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri0 id_2,
    input  tri1 id_3
);
  assign id_2 = 1;
endmodule
