
LiPoChecker.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002940  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00802000  00002940  000029d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000041  00802008  00802008  000029dc  2**0
                  ALLOC
  3 .comment      00000060  00000000  00000000  000029dc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002a3c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000408  00000000  00000000  00002a80  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a77b  00000000  00000000  00002e88  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000018dd  00000000  00000000  0000d603  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00005d16  00000000  00000000  0000eee0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001270  00000000  00000000  00014bf8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002a7c4  00000000  00000000  00015e68  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004718  00000000  00000000  0004062c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000370  00000000  00000000  00044d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00010732  00000000  00000000  000450b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	18 c1       	rjmp	.+560    	; 0x236 <__bad_interrupt>
       6:	00 00       	nop
       8:	16 c1       	rjmp	.+556    	; 0x236 <__bad_interrupt>
       a:	00 00       	nop
       c:	14 c1       	rjmp	.+552    	; 0x236 <__bad_interrupt>
       e:	00 00       	nop
      10:	12 c1       	rjmp	.+548    	; 0x236 <__bad_interrupt>
      12:	00 00       	nop
      14:	10 c1       	rjmp	.+544    	; 0x236 <__bad_interrupt>
      16:	00 00       	nop
      18:	0e c1       	rjmp	.+540    	; 0x236 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	0c c1       	rjmp	.+536    	; 0x236 <__bad_interrupt>
      1e:	00 00       	nop
      20:	0a c1       	rjmp	.+532    	; 0x236 <__bad_interrupt>
      22:	00 00       	nop
      24:	08 c1       	rjmp	.+528    	; 0x236 <__bad_interrupt>
      26:	00 00       	nop
      28:	06 c1       	rjmp	.+524    	; 0x236 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	04 c1       	rjmp	.+520    	; 0x236 <__bad_interrupt>
      2e:	00 00       	nop
      30:	02 c1       	rjmp	.+516    	; 0x236 <__bad_interrupt>
      32:	00 00       	nop
      34:	00 c1       	rjmp	.+512    	; 0x236 <__bad_interrupt>
      36:	00 00       	nop
      38:	6b c5       	rjmp	.+2774   	; 0xb10 <__vector_14>
      3a:	00 00       	nop
      3c:	92 c5       	rjmp	.+2852   	; 0xb62 <__vector_15>
      3e:	00 00       	nop
      40:	b9 c5       	rjmp	.+2930   	; 0xbb4 <__vector_16>
      42:	00 00       	nop
      44:	e0 c5       	rjmp	.+3008   	; 0xc06 <__vector_17>
      46:	00 00       	nop
      48:	07 c6       	rjmp	.+3086   	; 0xc58 <__vector_18>
      4a:	00 00       	nop
      4c:	2e c6       	rjmp	.+3164   	; 0xcaa <__vector_19>
      4e:	00 00       	nop
      50:	55 c6       	rjmp	.+3242   	; 0xcfc <__vector_20>
      52:	00 00       	nop
      54:	7c c6       	rjmp	.+3320   	; 0xd4e <__vector_21>
      56:	00 00       	nop
      58:	a3 c6       	rjmp	.+3398   	; 0xda0 <__vector_22>
      5a:	00 00       	nop
      5c:	ca c6       	rjmp	.+3476   	; 0xdf2 <__vector_23>
      5e:	00 00       	nop
      60:	ea c0       	rjmp	.+468    	; 0x236 <__bad_interrupt>
      62:	00 00       	nop
      64:	e8 c0       	rjmp	.+464    	; 0x236 <__bad_interrupt>
      66:	00 00       	nop
      68:	e6 c0       	rjmp	.+460    	; 0x236 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e4 c0       	rjmp	.+456    	; 0x236 <__bad_interrupt>
      6e:	00 00       	nop
      70:	e2 c0       	rjmp	.+452    	; 0x236 <__bad_interrupt>
      72:	00 00       	nop
      74:	e0 c0       	rjmp	.+448    	; 0x236 <__bad_interrupt>
      76:	00 00       	nop
      78:	de c0       	rjmp	.+444    	; 0x236 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	dc c0       	rjmp	.+440    	; 0x236 <__bad_interrupt>
      7e:	00 00       	nop
      80:	da c0       	rjmp	.+436    	; 0x236 <__bad_interrupt>
      82:	00 00       	nop
      84:	d8 c0       	rjmp	.+432    	; 0x236 <__bad_interrupt>
      86:	00 00       	nop
      88:	d6 c0       	rjmp	.+428    	; 0x236 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d4 c0       	rjmp	.+424    	; 0x236 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d2 c0       	rjmp	.+420    	; 0x236 <__bad_interrupt>
      92:	00 00       	nop
      94:	d0 c0       	rjmp	.+416    	; 0x236 <__bad_interrupt>
      96:	00 00       	nop
      98:	ce c0       	rjmp	.+412    	; 0x236 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cc c0       	rjmp	.+408    	; 0x236 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	ca c0       	rjmp	.+404    	; 0x236 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c8 c0       	rjmp	.+400    	; 0x236 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	c6 c0       	rjmp	.+396    	; 0x236 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	c4 c0       	rjmp	.+392    	; 0x236 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c2 c0       	rjmp	.+388    	; 0x236 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c0 c0       	rjmp	.+384    	; 0x236 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	be c0       	rjmp	.+380    	; 0x236 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 bc 08 	jmp	0x1178	; 0x1178 <__vector_47>
      c0:	0c 94 e5 08 	jmp	0x11ca	; 0x11ca <__vector_48>
      c4:	0c 94 0e 09 	jmp	0x121c	; 0x121c <__vector_49>
      c8:	0c 94 37 09 	jmp	0x126e	; 0x126e <__vector_50>
      cc:	0c 94 60 09 	jmp	0x12c0	; 0x12c0 <__vector_51>
      d0:	0c 94 89 09 	jmp	0x1312	; 0x1312 <__vector_52>
      d4:	b0 c0       	rjmp	.+352    	; 0x236 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	ae c0       	rjmp	.+348    	; 0x236 <__bad_interrupt>
      da:	00 00       	nop
      dc:	ac c0       	rjmp	.+344    	; 0x236 <__bad_interrupt>
      de:	00 00       	nop
      e0:	aa c0       	rjmp	.+340    	; 0x236 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a8 c0       	rjmp	.+336    	; 0x236 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	a6 c0       	rjmp	.+332    	; 0x236 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a4 c0       	rjmp	.+328    	; 0x236 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a2 c0       	rjmp	.+324    	; 0x236 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a0 c0       	rjmp	.+320    	; 0x236 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	9e c0       	rjmp	.+316    	; 0x236 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	9c c0       	rjmp	.+312    	; 0x236 <__bad_interrupt>
      fe:	00 00       	nop
     100:	9a c0       	rjmp	.+308    	; 0x236 <__bad_interrupt>
     102:	00 00       	nop
     104:	98 c0       	rjmp	.+304    	; 0x236 <__bad_interrupt>
     106:	00 00       	nop
     108:	96 c0       	rjmp	.+300    	; 0x236 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	94 c0       	rjmp	.+296    	; 0x236 <__bad_interrupt>
     10e:	00 00       	nop
     110:	92 c0       	rjmp	.+292    	; 0x236 <__bad_interrupt>
     112:	00 00       	nop
     114:	90 c0       	rjmp	.+288    	; 0x236 <__bad_interrupt>
     116:	00 00       	nop
     118:	8e c0       	rjmp	.+284    	; 0x236 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	5b c3       	rjmp	.+1718   	; 0x7d4 <__vector_71>
     11e:	00 00       	nop
     120:	87 c3       	rjmp	.+1806   	; 0x830 <__vector_72>
     122:	00 00       	nop
     124:	b3 c3       	rjmp	.+1894   	; 0x88c <__vector_73>
     126:	00 00       	nop
     128:	df c3       	rjmp	.+1982   	; 0x8e8 <__vector_74>
     12a:	00 00       	nop
     12c:	84 c0       	rjmp	.+264    	; 0x236 <__bad_interrupt>
     12e:	00 00       	nop
     130:	82 c0       	rjmp	.+260    	; 0x236 <__bad_interrupt>
     132:	00 00       	nop
     134:	87 c6       	rjmp	.+3342   	; 0xe44 <__vector_77>
     136:	00 00       	nop
     138:	ae c6       	rjmp	.+3420   	; 0xe96 <__vector_78>
     13a:	00 00       	nop
     13c:	d5 c6       	rjmp	.+3498   	; 0xee8 <__vector_79>
     13e:	00 00       	nop
     140:	fc c6       	rjmp	.+3576   	; 0xf3a <__vector_80>
     142:	00 00       	nop
     144:	23 c7       	rjmp	.+3654   	; 0xf8c <__vector_81>
     146:	00 00       	nop
     148:	4a c7       	rjmp	.+3732   	; 0xfde <__vector_82>
     14a:	00 00       	nop
     14c:	71 c7       	rjmp	.+3810   	; 0x1030 <__vector_83>
     14e:	00 00       	nop
     150:	98 c7       	rjmp	.+3888   	; 0x1082 <__vector_84>
     152:	00 00       	nop
     154:	bf c7       	rjmp	.+3966   	; 0x10d4 <__vector_85>
     156:	00 00       	nop
     158:	e6 c7       	rjmp	.+4044   	; 0x1126 <__vector_86>
     15a:	00 00       	nop
     15c:	6c c0       	rjmp	.+216    	; 0x236 <__bad_interrupt>
     15e:	00 00       	nop
     160:	0c 94 ca 10 	jmp	0x2194	; 0x2194 <__vector_88>
     164:	68 c0       	rjmp	.+208    	; 0x236 <__bad_interrupt>
     166:	00 00       	nop
     168:	66 c0       	rjmp	.+204    	; 0x236 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	64 c0       	rjmp	.+200    	; 0x236 <__bad_interrupt>
     16e:	00 00       	nop
     170:	62 c0       	rjmp	.+196    	; 0x236 <__bad_interrupt>
     172:	00 00       	nop
     174:	60 c0       	rjmp	.+192    	; 0x236 <__bad_interrupt>
     176:	00 00       	nop
     178:	5e c0       	rjmp	.+188    	; 0x236 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	5c c0       	rjmp	.+184    	; 0x236 <__bad_interrupt>
     17e:	00 00       	nop
     180:	5a c0       	rjmp	.+180    	; 0x236 <__bad_interrupt>
     182:	00 00       	nop
     184:	58 c0       	rjmp	.+176    	; 0x236 <__bad_interrupt>
     186:	00 00       	nop
     188:	56 c0       	rjmp	.+172    	; 0x236 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	54 c0       	rjmp	.+168    	; 0x236 <__bad_interrupt>
     18e:	00 00       	nop
     190:	52 c0       	rjmp	.+164    	; 0x236 <__bad_interrupt>
     192:	00 00       	nop
     194:	50 c0       	rjmp	.+160    	; 0x236 <__bad_interrupt>
     196:	00 00       	nop
     198:	4e c0       	rjmp	.+156    	; 0x236 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	4c c0       	rjmp	.+152    	; 0x236 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4a c0       	rjmp	.+148    	; 0x236 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	48 c0       	rjmp	.+144    	; 0x236 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	46 c0       	rjmp	.+140    	; 0x236 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	44 c0       	rjmp	.+136    	; 0x236 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	42 c0       	rjmp	.+132    	; 0x236 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	40 c0       	rjmp	.+128    	; 0x236 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	3e c0       	rjmp	.+124    	; 0x236 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	3c c0       	rjmp	.+120    	; 0x236 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	3a c0       	rjmp	.+116    	; 0x236 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	38 c0       	rjmp	.+112    	; 0x236 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	36 c0       	rjmp	.+108    	; 0x236 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	34 c0       	rjmp	.+104    	; 0x236 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	32 c0       	rjmp	.+100    	; 0x236 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	30 c0       	rjmp	.+96     	; 0x236 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	2e c0       	rjmp	.+92     	; 0x236 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	2c c0       	rjmp	.+88     	; 0x236 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2a c0       	rjmp	.+84     	; 0x236 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	28 c0       	rjmp	.+80     	; 0x236 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	26 c0       	rjmp	.+76     	; 0x236 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	24 c0       	rjmp	.+72     	; 0x236 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	22 c0       	rjmp	.+68     	; 0x236 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	20 c0       	rjmp	.+64     	; 0x236 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	1e c0       	rjmp	.+60     	; 0x236 <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e2       	ldi	r29, 0x2F	; 47
     206:	de bf       	out	0x3e, r29	; 62

00000208 <__do_copy_data>:
     208:	10 e2       	ldi	r17, 0x20	; 32
     20a:	a0 e0       	ldi	r26, 0x00	; 0
     20c:	b0 e2       	ldi	r27, 0x20	; 32
     20e:	e0 e4       	ldi	r30, 0x40	; 64
     210:	f9 e2       	ldi	r31, 0x29	; 41
     212:	02 c0       	rjmp	.+4      	; 0x218 <__do_copy_data+0x10>
     214:	05 90       	lpm	r0, Z+
     216:	0d 92       	st	X+, r0
     218:	a8 30       	cpi	r26, 0x08	; 8
     21a:	b1 07       	cpc	r27, r17
     21c:	d9 f7       	brne	.-10     	; 0x214 <__do_copy_data+0xc>

0000021e <__do_clear_bss>:
     21e:	20 e2       	ldi	r18, 0x20	; 32
     220:	a8 e0       	ldi	r26, 0x08	; 8
     222:	b0 e2       	ldi	r27, 0x20	; 32
     224:	01 c0       	rjmp	.+2      	; 0x228 <.do_clear_bss_start>

00000226 <.do_clear_bss_loop>:
     226:	1d 92       	st	X+, r1

00000228 <.do_clear_bss_start>:
     228:	a9 34       	cpi	r26, 0x49	; 73
     22a:	b2 07       	cpc	r27, r18
     22c:	e1 f7       	brne	.-8      	; 0x226 <.do_clear_bss_loop>
     22e:	0e 94 1e 0f 	call	0x1e3c	; 0x1e3c <main>
     232:	0c 94 9e 14 	jmp	0x293c	; 0x293c <_exit>

00000236 <__bad_interrupt>:
     236:	e4 ce       	rjmp	.-568    	; 0x0 <__vectors>

00000238 <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
     238:	cf 92       	push	r12
     23a:	df 92       	push	r13
     23c:	ef 92       	push	r14
     23e:	ff 92       	push	r15
     240:	cf 93       	push	r28
     242:	df 93       	push	r29
     244:	ec 01       	movw	r28, r24
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
     246:	6b 01       	movw	r12, r22
     248:	e1 2c       	mov	r14, r1
     24a:	f1 2c       	mov	r15, r1
     24c:	60 e0       	ldi	r22, 0x00	; 0
     24e:	78 e4       	ldi	r23, 0x48	; 72
     250:	88 ee       	ldi	r24, 0xE8	; 232
     252:	91 e0       	ldi	r25, 0x01	; 1
     254:	a7 01       	movw	r20, r14
     256:	96 01       	movw	r18, r12
     258:	0e 94 05 14 	call	0x280a	; 0x280a <__udivmodsi4>
     25c:	ca 01       	movw	r24, r20
     25e:	b9 01       	movw	r22, r18
     260:	2f ef       	ldi	r18, 0xFF	; 255
     262:	3f ef       	ldi	r19, 0xFF	; 255
     264:	40 e0       	ldi	r20, 0x00	; 0
     266:	50 e0       	ldi	r21, 0x00	; 0
     268:	0e 94 05 14 	call	0x280a	; 0x280a <__udivmodsi4>
	if (smallest_div < 1) {
     26c:	21 15       	cp	r18, r1
     26e:	31 05       	cpc	r19, r1
     270:	29 f4       	brne	.+10     	; 0x27c <pwm_set_frequency+0x44>
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
     272:	81 e0       	ldi	r24, 0x01	; 1
     274:	8c 83       	std	Y+4, r24	; 0x04

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
     276:	21 e0       	ldi	r18, 0x01	; 1
     278:	30 e0       	ldi	r19, 0x00	; 0
     27a:	2d c0       	rjmp	.+90     	; 0x2d6 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
     27c:	22 30       	cpi	r18, 0x02	; 2
     27e:	31 05       	cpc	r19, r1
     280:	28 f4       	brcc	.+10     	; 0x28c <pwm_set_frequency+0x54>
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
     282:	82 e0       	ldi	r24, 0x02	; 2
     284:	8c 83       	std	Y+4, r24	; 0x04
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
     286:	22 e0       	ldi	r18, 0x02	; 2
     288:	30 e0       	ldi	r19, 0x00	; 0
     28a:	25 c0       	rjmp	.+74     	; 0x2d6 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
     28c:	24 30       	cpi	r18, 0x04	; 4
     28e:	31 05       	cpc	r19, r1
     290:	28 f4       	brcc	.+10     	; 0x29c <pwm_set_frequency+0x64>
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
     292:	83 e0       	ldi	r24, 0x03	; 3
     294:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
     296:	24 e0       	ldi	r18, 0x04	; 4
     298:	30 e0       	ldi	r19, 0x00	; 0
     29a:	1d c0       	rjmp	.+58     	; 0x2d6 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
     29c:	28 30       	cpi	r18, 0x08	; 8
     29e:	31 05       	cpc	r19, r1
     2a0:	28 f4       	brcc	.+10     	; 0x2ac <pwm_set_frequency+0x74>
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
     2a2:	84 e0       	ldi	r24, 0x04	; 4
     2a4:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
     2a6:	28 e0       	ldi	r18, 0x08	; 8
     2a8:	30 e0       	ldi	r19, 0x00	; 0
     2aa:	15 c0       	rjmp	.+42     	; 0x2d6 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
     2ac:	20 34       	cpi	r18, 0x40	; 64
     2ae:	31 05       	cpc	r19, r1
     2b0:	28 f4       	brcc	.+10     	; 0x2bc <pwm_set_frequency+0x84>
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
     2b2:	85 e0       	ldi	r24, 0x05	; 5
     2b4:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
     2b6:	20 e4       	ldi	r18, 0x40	; 64
     2b8:	30 e0       	ldi	r19, 0x00	; 0
     2ba:	0d c0       	rjmp	.+26     	; 0x2d6 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
     2bc:	2f 3f       	cpi	r18, 0xFF	; 255
     2be:	31 05       	cpc	r19, r1
     2c0:	09 f0       	breq	.+2      	; 0x2c4 <pwm_set_frequency+0x8c>
     2c2:	28 f4       	brcc	.+10     	; 0x2ce <pwm_set_frequency+0x96>
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
     2c4:	86 e0       	ldi	r24, 0x06	; 6
     2c6:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
     2c8:	20 e0       	ldi	r18, 0x00	; 0
     2ca:	31 e0       	ldi	r19, 0x01	; 1
     2cc:	04 c0       	rjmp	.+8      	; 0x2d6 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
		config->clk_sel = PWM_CLK_DIV1024;
     2ce:	87 e0       	ldi	r24, 0x07	; 7
     2d0:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
     2d2:	20 e0       	ldi	r18, 0x00	; 0
     2d4:	34 e0       	ldi	r19, 0x04	; 4
		config->clk_sel = PWM_CLK_DIV1024;
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
     2d6:	40 e0       	ldi	r20, 0x00	; 0
     2d8:	50 e0       	ldi	r21, 0x00	; 0
     2da:	60 e0       	ldi	r22, 0x00	; 0
     2dc:	78 e4       	ldi	r23, 0x48	; 72
     2de:	88 ee       	ldi	r24, 0xE8	; 232
     2e0:	91 e0       	ldi	r25, 0x01	; 1
     2e2:	0e 94 05 14 	call	0x280a	; 0x280a <__udivmodsi4>
     2e6:	ca 01       	movw	r24, r20
     2e8:	b9 01       	movw	r22, r18
     2ea:	a7 01       	movw	r20, r14
     2ec:	96 01       	movw	r18, r12
     2ee:	0e 94 05 14 	call	0x280a	; 0x280a <__udivmodsi4>
     2f2:	2d 83       	std	Y+5, r18	; 0x05
     2f4:	3e 83       	std	Y+6, r19	; 0x06

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
     2f6:	24 36       	cpi	r18, 0x64	; 100
     2f8:	31 05       	cpc	r19, r1
     2fa:	18 f4       	brcc	.+6      	; 0x302 <pwm_set_frequency+0xca>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
     2fc:	1c 82       	std	Y+4, r1	; 0x04
		config->period = 0;
     2fe:	1d 82       	std	Y+5, r1	; 0x05
     300:	1e 82       	std	Y+6, r1	; 0x06
		Assert(false);
	}
}
     302:	df 91       	pop	r29
     304:	cf 91       	pop	r28
     306:	ff 90       	pop	r15
     308:	ef 90       	pop	r14
     30a:	df 90       	pop	r13
     30c:	cf 90       	pop	r12
     30e:	08 95       	ret

00000310 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
     310:	0f 93       	push	r16
     312:	1f 93       	push	r17
     314:	cf 93       	push	r28
     316:	df 93       	push	r29
     318:	ec 01       	movw	r28, r24
     31a:	89 01       	movw	r16, r18

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
     31c:	62 30       	cpi	r22, 0x02	; 2
     31e:	b9 f1       	breq	.+110    	; 0x38e <pwm_init+0x7e>
     320:	28 f4       	brcc	.+10     	; 0x32c <pwm_init+0x1c>
     322:	66 23       	and	r22, r22
     324:	51 f0       	breq	.+20     	; 0x33a <pwm_init+0x2a>
     326:	61 30       	cpi	r22, 0x01	; 1
     328:	e9 f0       	breq	.+58     	; 0x364 <pwm_init+0x54>
     32a:	6f c0       	rjmp	.+222    	; 0x40a <__FUSE_REGION_LENGTH__+0xa>
     32c:	63 30       	cpi	r22, 0x03	; 3
     32e:	09 f4       	brne	.+2      	; 0x332 <pwm_init+0x22>
     330:	43 c0       	rjmp	.+134    	; 0x3b8 <pwm_init+0xa8>
     332:	64 30       	cpi	r22, 0x04	; 4
     334:	09 f4       	brne	.+2      	; 0x338 <pwm_init+0x28>
     336:	55 c0       	rjmp	.+170    	; 0x3e2 <pwm_init+0xd2>
     338:	68 c0       	rjmp	.+208    	; 0x40a <__FUSE_REGION_LENGTH__+0xa>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
     33a:	80 e0       	ldi	r24, 0x00	; 0
     33c:	98 e0       	ldi	r25, 0x08	; 8
     33e:	88 83       	st	Y, r24
     340:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel-1));
     342:	e0 e4       	ldi	r30, 0x40	; 64
     344:	f6 e0       	ldi	r31, 0x06	; 6
     346:	50 81       	ld	r21, Z
     348:	21 e0       	ldi	r18, 0x01	; 1
     34a:	30 e0       	ldi	r19, 0x00	; 0
     34c:	8f ef       	ldi	r24, 0xFF	; 255
     34e:	84 0f       	add	r24, r20
     350:	b9 01       	movw	r22, r18
     352:	02 c0       	rjmp	.+4      	; 0x358 <pwm_init+0x48>
     354:	66 0f       	add	r22, r22
     356:	77 1f       	adc	r23, r23
     358:	8a 95       	dec	r24
     35a:	e2 f7       	brpl	.-8      	; 0x354 <pwm_init+0x44>
     35c:	cb 01       	movw	r24, r22
     35e:	85 2b       	or	r24, r21
     360:	80 83       	st	Z, r24
		num_chan = 4;
		break;
     362:	53 c0       	rjmp	.+166    	; 0x40a <__FUSE_REGION_LENGTH__+0xa>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
     364:	80 e4       	ldi	r24, 0x40	; 64
     366:	98 e0       	ldi	r25, 0x08	; 8
     368:	88 83       	st	Y, r24
     36a:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel+3));
     36c:	e0 e4       	ldi	r30, 0x40	; 64
     36e:	f6 e0       	ldi	r31, 0x06	; 6
     370:	50 81       	ld	r21, Z
     372:	21 e0       	ldi	r18, 0x01	; 1
     374:	30 e0       	ldi	r19, 0x00	; 0
     376:	83 e0       	ldi	r24, 0x03	; 3
     378:	84 0f       	add	r24, r20
     37a:	b9 01       	movw	r22, r18
     37c:	02 c0       	rjmp	.+4      	; 0x382 <pwm_init+0x72>
     37e:	66 0f       	add	r22, r22
     380:	77 1f       	adc	r23, r23
     382:	8a 95       	dec	r24
     384:	e2 f7       	brpl	.-8      	; 0x37e <pwm_init+0x6e>
     386:	cb 01       	movw	r24, r22
     388:	85 2b       	or	r24, r21
     38a:	80 83       	st	Z, r24
		num_chan = 2;
		break;
     38c:	3e c0       	rjmp	.+124    	; 0x40a <__FUSE_REGION_LENGTH__+0xa>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
     38e:	80 e0       	ldi	r24, 0x00	; 0
     390:	99 e0       	ldi	r25, 0x09	; 9
     392:	88 83       	st	Y, r24
     394:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel-1));
     396:	e0 e6       	ldi	r30, 0x60	; 96
     398:	f6 e0       	ldi	r31, 0x06	; 6
     39a:	50 81       	ld	r21, Z
     39c:	21 e0       	ldi	r18, 0x01	; 1
     39e:	30 e0       	ldi	r19, 0x00	; 0
     3a0:	8f ef       	ldi	r24, 0xFF	; 255
     3a2:	84 0f       	add	r24, r20
     3a4:	b9 01       	movw	r22, r18
     3a6:	02 c0       	rjmp	.+4      	; 0x3ac <pwm_init+0x9c>
     3a8:	66 0f       	add	r22, r22
     3aa:	77 1f       	adc	r23, r23
     3ac:	8a 95       	dec	r24
     3ae:	e2 f7       	brpl	.-8      	; 0x3a8 <pwm_init+0x98>
     3b0:	cb 01       	movw	r24, r22
     3b2:	85 2b       	or	r24, r21
     3b4:	80 83       	st	Z, r24
		num_chan = 4;
		break;
     3b6:	29 c0       	rjmp	.+82     	; 0x40a <__FUSE_REGION_LENGTH__+0xa>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
     3b8:	80 e4       	ldi	r24, 0x40	; 64
     3ba:	99 e0       	ldi	r25, 0x09	; 9
     3bc:	88 83       	st	Y, r24
     3be:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel+3));
     3c0:	e0 e6       	ldi	r30, 0x60	; 96
     3c2:	f6 e0       	ldi	r31, 0x06	; 6
     3c4:	50 81       	ld	r21, Z
     3c6:	21 e0       	ldi	r18, 0x01	; 1
     3c8:	30 e0       	ldi	r19, 0x00	; 0
     3ca:	83 e0       	ldi	r24, 0x03	; 3
     3cc:	84 0f       	add	r24, r20
     3ce:	b9 01       	movw	r22, r18
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <pwm_init+0xc6>
     3d2:	66 0f       	add	r22, r22
     3d4:	77 1f       	adc	r23, r23
     3d6:	8a 95       	dec	r24
     3d8:	e2 f7       	brpl	.-8      	; 0x3d2 <pwm_init+0xc2>
     3da:	cb 01       	movw	r24, r22
     3dc:	85 2b       	or	r24, r21
     3de:	80 83       	st	Z, r24
		num_chan = 2;
		break;
     3e0:	14 c0       	rjmp	.+40     	; 0x40a <__FUSE_REGION_LENGTH__+0xa>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
     3e2:	80 e0       	ldi	r24, 0x00	; 0
     3e4:	9a e0       	ldi	r25, 0x0A	; 10
     3e6:	88 83       	st	Y, r24
     3e8:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel-1));
     3ea:	e0 e8       	ldi	r30, 0x80	; 128
     3ec:	f6 e0       	ldi	r31, 0x06	; 6
     3ee:	50 81       	ld	r21, Z
     3f0:	21 e0       	ldi	r18, 0x01	; 1
     3f2:	30 e0       	ldi	r19, 0x00	; 0
     3f4:	8f ef       	ldi	r24, 0xFF	; 255
     3f6:	84 0f       	add	r24, r20
     3f8:	b9 01       	movw	r22, r18
     3fa:	02 c0       	rjmp	.+4      	; 0x400 <__FUSE_REGION_LENGTH__>
     3fc:	66 0f       	add	r22, r22
     3fe:	77 1f       	adc	r23, r23
     400:	8a 95       	dec	r24
     402:	e2 f7       	brpl	.-8      	; 0x3fc <pwm_init+0xec>
     404:	cb 01       	movw	r24, r22
     406:	85 2b       	or	r24, r21
     408:	80 83       	st	Z, r24
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
     40a:	4a 83       	std	Y+2, r20	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
     40c:	42 30       	cpi	r20, 0x02	; 2
     40e:	61 f0       	breq	.+24     	; 0x428 <__FUSE_REGION_LENGTH__+0x28>
     410:	18 f4       	brcc	.+6      	; 0x418 <__FUSE_REGION_LENGTH__+0x18>
     412:	41 30       	cpi	r20, 0x01	; 1
     414:	31 f0       	breq	.+12     	; 0x422 <__FUSE_REGION_LENGTH__+0x22>
     416:	10 c0       	rjmp	.+32     	; 0x438 <__FUSE_REGION_LENGTH__+0x38>
     418:	43 30       	cpi	r20, 0x03	; 3
     41a:	49 f0       	breq	.+18     	; 0x42e <__FUSE_REGION_LENGTH__+0x2e>
     41c:	44 30       	cpi	r20, 0x04	; 4
     41e:	51 f0       	breq	.+20     	; 0x434 <__FUSE_REGION_LENGTH__+0x34>
     420:	0b c0       	rjmp	.+22     	; 0x438 <__FUSE_REGION_LENGTH__+0x38>
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
     422:	80 e1       	ldi	r24, 0x10	; 16
     424:	8b 83       	std	Y+3, r24	; 0x03
		break;
     426:	08 c0       	rjmp	.+16     	; 0x438 <__FUSE_REGION_LENGTH__+0x38>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
     428:	80 e2       	ldi	r24, 0x20	; 32
     42a:	8b 83       	std	Y+3, r24	; 0x03
		break;
     42c:	05 c0       	rjmp	.+10     	; 0x438 <__FUSE_REGION_LENGTH__+0x38>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
     42e:	80 e4       	ldi	r24, 0x40	; 64
     430:	8b 83       	std	Y+3, r24	; 0x03
		break;
     432:	02 c0       	rjmp	.+4      	; 0x438 <__FUSE_REGION_LENGTH__+0x38>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
     434:	80 e8       	ldi	r24, 0x80	; 128
     436:	8b 83       	std	Y+3, r24	; 0x03
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
     438:	88 81       	ld	r24, Y
     43a:	99 81       	ldd	r25, Y+1	; 0x01
     43c:	93 d7       	rcall	.+3878   	; 0x1364 <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
     43e:	e8 81       	ld	r30, Y
     440:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
     442:	81 81       	ldd	r24, Z+1	; 0x01
     444:	88 7f       	andi	r24, 0xF8	; 248
     446:	83 60       	ori	r24, 0x03	; 3
     448:	81 83       	std	Z+1, r24	; 0x01

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
     44a:	1d 82       	std	Y+5, r1	; 0x05
     44c:	1e 82       	std	Y+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
     44e:	1c 82       	std	Y+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
     450:	e8 81       	ld	r30, Y
     452:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     454:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     456:	80 7f       	andi	r24, 0xF0	; 240
     458:	80 83       	st	Z, r24

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
     45a:	b8 01       	movw	r22, r16
     45c:	ce 01       	movw	r24, r28
     45e:	ec de       	rcall	.-552    	; 0x238 <pwm_set_frequency>
}
     460:	df 91       	pop	r29
     462:	cf 91       	pop	r28
     464:	1f 91       	pop	r17
     466:	0f 91       	pop	r16
     468:	08 95       	ret

0000046a <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
     46a:	cf 93       	push	r28
     46c:	df 93       	push	r29
     46e:	ec 01       	movw	r28, r24
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
			(uint16_t)(((uint32_t)config->period *
     470:	ad 81       	ldd	r26, Y+5	; 0x05
     472:	be 81       	ldd	r27, Y+6	; 0x06
     474:	26 2f       	mov	r18, r22
     476:	30 e0       	ldi	r19, 0x00	; 0
     478:	0e 94 27 14 	call	0x284e	; 0x284e <__umulhisi3>
			(uint32_t)duty_cycle_scale) / 100));
     47c:	24 e6       	ldi	r18, 0x64	; 100
     47e:	30 e0       	ldi	r19, 0x00	; 0
     480:	40 e0       	ldi	r20, 0x00	; 0
     482:	50 e0       	ldi	r21, 0x00	; 0
     484:	0e 94 05 14 	call	0x280a	; 0x280a <__udivmodsi4>
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
     488:	8a 81       	ldd	r24, Y+2	; 0x02
     48a:	e8 81       	ld	r30, Y
     48c:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
	if (tc_is_tc0(void *tc)) {
     48e:	e6 fd       	sbrc	r30, 6
     490:	17 c0       	rjmp	.+46     	; 0x4c0 <pwm_start+0x56>
		switch (channel_index) {
     492:	82 30       	cpi	r24, 0x02	; 2
     494:	61 f0       	breq	.+24     	; 0x4ae <pwm_start+0x44>
     496:	18 f4       	brcc	.+6      	; 0x49e <pwm_start+0x34>
     498:	81 30       	cpi	r24, 0x01	; 1
     49a:	31 f0       	breq	.+12     	; 0x4a8 <pwm_start+0x3e>
     49c:	1b c0       	rjmp	.+54     	; 0x4d4 <pwm_start+0x6a>
     49e:	83 30       	cpi	r24, 0x03	; 3
     4a0:	49 f0       	breq	.+18     	; 0x4b4 <pwm_start+0x4a>
     4a2:	84 30       	cpi	r24, 0x04	; 4
     4a4:	51 f0       	breq	.+20     	; 0x4ba <pwm_start+0x50>
     4a6:	16 c0       	rjmp	.+44     	; 0x4d4 <pwm_start+0x6a>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
     4a8:	20 af       	std	Z+56, r18	; 0x38
     4aa:	31 af       	std	Z+57, r19	; 0x39
     4ac:	13 c0       	rjmp	.+38     	; 0x4d4 <pwm_start+0x6a>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
     4ae:	22 af       	std	Z+58, r18	; 0x3a
     4b0:	33 af       	std	Z+59, r19	; 0x3b
     4b2:	10 c0       	rjmp	.+32     	; 0x4d4 <pwm_start+0x6a>
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
     4b4:	24 af       	std	Z+60, r18	; 0x3c
     4b6:	35 af       	std	Z+61, r19	; 0x3d
     4b8:	0d c0       	rjmp	.+26     	; 0x4d4 <pwm_start+0x6a>
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
     4ba:	26 af       	std	Z+62, r18	; 0x3e
     4bc:	37 af       	std	Z+63, r19	; 0x3f
     4be:	0a c0       	rjmp	.+20     	; 0x4d4 <pwm_start+0x6a>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
     4c0:	81 30       	cpi	r24, 0x01	; 1
     4c2:	19 f0       	breq	.+6      	; 0x4ca <pwm_start+0x60>
     4c4:	82 30       	cpi	r24, 0x02	; 2
     4c6:	21 f0       	breq	.+8      	; 0x4d0 <pwm_start+0x66>
     4c8:	05 c0       	rjmp	.+10     	; 0x4d4 <pwm_start+0x6a>
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
     4ca:	20 af       	std	Z+56, r18	; 0x38
     4cc:	31 af       	std	Z+57, r19	; 0x39
     4ce:	02 c0       	rjmp	.+4      	; 0x4d4 <pwm_start+0x6a>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
     4d0:	22 af       	std	Z+58, r18	; 0x3a
     4d2:	33 af       	std	Z+59, r19	; 0x3b
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
     4d4:	8d 81       	ldd	r24, Y+5	; 0x05
     4d6:	9e 81       	ldd	r25, Y+6	; 0x06
     4d8:	e8 81       	ld	r30, Y
     4da:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     4dc:	86 a3       	std	Z+38, r24	; 0x26
     4de:	97 a3       	std	Z+39, r25	; 0x27
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
     4e0:	8b 81       	ldd	r24, Y+3	; 0x03
     4e2:	e8 81       	ld	r30, Y
     4e4:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
     4e6:	e6 fd       	sbrc	r30, 6
     4e8:	04 c0       	rjmp	.+8      	; 0x4f2 <pwm_start+0x88>
		((TC0_t *)tc)->CTRLB |= enablemask;
     4ea:	91 81       	ldd	r25, Z+1	; 0x01
     4ec:	89 2b       	or	r24, r25
     4ee:	81 83       	std	Z+1, r24	; 0x01
     4f0:	04 c0       	rjmp	.+8      	; 0x4fa <pwm_start+0x90>
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
     4f2:	91 81       	ldd	r25, Z+1	; 0x01
     4f4:	80 73       	andi	r24, 0x30	; 48
     4f6:	89 2b       	or	r24, r25
     4f8:	81 83       	std	Z+1, r24	; 0x01
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
     4fa:	e8 81       	ld	r30, Y
     4fc:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     4fe:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     500:	80 7f       	andi	r24, 0xF0	; 240
     502:	9c 81       	ldd	r25, Y+4	; 0x04
     504:	89 2b       	or	r24, r25
     506:	80 83       	st	Z, r24
}
     508:	df 91       	pop	r29
     50a:	cf 91       	pop	r28
     50c:	08 95       	ret

0000050e <time_input_timer>:
 */ 
//#include <tc.h>
#include "time_timer.h"

void time_input_timer(volatile void *add_tc,float sec,tc_callback_t callback)	//timer,sec,my interrupt func
{
     50e:	af 92       	push	r10
     510:	bf 92       	push	r11
     512:	cf 92       	push	r12
     514:	df 92       	push	r13
     516:	ef 92       	push	r14
     518:	ff 92       	push	r15
     51a:	0f 93       	push	r16
     51c:	1f 93       	push	r17
     51e:	cf 93       	push	r28
     520:	df 93       	push	r29
     522:	00 d0       	rcall	.+0      	; 0x524 <time_input_timer+0x16>
     524:	cd b7       	in	r28, 0x3d	; 61
     526:	de b7       	in	r29, 0x3e	; 62
     528:	89 83       	std	Y+1, r24	; 0x01
     52a:	9a 83       	std	Y+2, r25	; 0x02
     52c:	6a 01       	movw	r12, r20
     52e:	7b 01       	movw	r14, r22
     530:	59 01       	movw	r10, r18
	tc_enable(add_tc);	//使用するタイマーの選択。他タイマーは
     532:	8c 01       	movw	r16, r24
     534:	17 d7       	rcall	.+3630   	; 0x1364 <tc_enable>
					//TCC1,TCD0,TCD1,TCE0
	tc_set_overflow_interrupt_callback(add_tc, callback);	//割り込み設定
     536:	b5 01       	movw	r22, r10
     538:	c8 01       	movw	r24, r16
     53a:	61 d7       	rcall	.+3778   	; 0x13fe <tc_set_overflow_interrupt_callback>
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
     53c:	8a 81       	ldd	r24, Y+2	; 0x02
     53e:	88 7f       	andi	r24, 0xF8	; 248
     540:	8a 83       	std	Y+2, r24	; 0x02
	tc_set_wgm(&add_tc, TC_WG_NORMAL);
	float need_timer_pulse = (float)sec/(float)(1.0/F_CPU);
     542:	2d eb       	ldi	r18, 0xBD	; 189
     544:	37 e3       	ldi	r19, 0x37	; 55
     546:	46 e0       	ldi	r20, 0x06	; 6
     548:	53 e3       	ldi	r21, 0x33	; 51
     54a:	c7 01       	movw	r24, r14
     54c:	b6 01       	movw	r22, r12
     54e:	0e 94 49 12 	call	0x2492	; 0x2492 <__divsf3>
     552:	6b 01       	movw	r12, r22
     554:	7c 01       	movw	r14, r24
	uint16_t neeed_divide = need_timer_pulse / 0xFFFF;
     556:	20 e0       	ldi	r18, 0x00	; 0
     558:	3f ef       	ldi	r19, 0xFF	; 255
     55a:	4f e7       	ldi	r20, 0x7F	; 127
     55c:	57 e4       	ldi	r21, 0x47	; 71
     55e:	0e 94 49 12 	call	0x2492	; 0x2492 <__divsf3>
     562:	0e 94 b1 12 	call	0x2562	; 0x2562 <__fixunssfsi>
	if (neeed_divide <= 0)
     566:	61 15       	cp	r22, r1
     568:	71 05       	cpc	r23, r1
     56a:	69 f4       	brne	.+26     	; 0x586 <time_input_timer+0x78>
	{
		tc_write_period(add_tc,need_timer_pulse);
     56c:	c7 01       	movw	r24, r14
     56e:	b6 01       	movw	r22, r12
     570:	0e 94 b1 12 	call	0x2562	; 0x2562 <__fixunssfsi>
     574:	e9 81       	ldd	r30, Y+1	; 0x01
     576:	fa 81       	ldd	r31, Y+2	; 0x02
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     578:	66 a3       	std	Z+38, r22	; 0x26
     57a:	77 a3       	std	Z+39, r23	; 0x27
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     57c:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     57e:	80 7f       	andi	r24, 0xF0	; 240
     580:	81 60       	ori	r24, 0x01	; 1
     582:	80 83       	st	Z, r24
     584:	84 c0       	rjmp	.+264    	; 0x68e <time_input_timer+0x180>
		tc_write_clock_source(add_tc, TC_CLKSEL_DIV1_gc);
	}
	else if(neeed_divide <= 2)
     586:	63 30       	cpi	r22, 0x03	; 3
     588:	71 05       	cpc	r23, r1
     58a:	98 f4       	brcc	.+38     	; 0x5b2 <time_input_timer+0xa4>
	{
		tc_write_period(add_tc,need_timer_pulse / 2);
     58c:	20 e0       	ldi	r18, 0x00	; 0
     58e:	30 e0       	ldi	r19, 0x00	; 0
     590:	40 e0       	ldi	r20, 0x00	; 0
     592:	5f e3       	ldi	r21, 0x3F	; 63
     594:	c7 01       	movw	r24, r14
     596:	b6 01       	movw	r22, r12
     598:	0e 94 6f 13 	call	0x26de	; 0x26de <__mulsf3>
     59c:	0e 94 b1 12 	call	0x2562	; 0x2562 <__fixunssfsi>
     5a0:	e9 81       	ldd	r30, Y+1	; 0x01
     5a2:	fa 81       	ldd	r31, Y+2	; 0x02
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     5a4:	66 a3       	std	Z+38, r22	; 0x26
     5a6:	77 a3       	std	Z+39, r23	; 0x27
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     5a8:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     5aa:	80 7f       	andi	r24, 0xF0	; 240
     5ac:	82 60       	ori	r24, 0x02	; 2
     5ae:	80 83       	st	Z, r24
     5b0:	6e c0       	rjmp	.+220    	; 0x68e <time_input_timer+0x180>
		tc_write_clock_source(add_tc, TC_CLKSEL_DIV2_gc);
	}
	else if(neeed_divide <= 4)
     5b2:	65 30       	cpi	r22, 0x05	; 5
     5b4:	71 05       	cpc	r23, r1
     5b6:	98 f4       	brcc	.+38     	; 0x5de <time_input_timer+0xd0>
	{
		tc_write_period(add_tc,need_timer_pulse / 4);
     5b8:	20 e0       	ldi	r18, 0x00	; 0
     5ba:	30 e0       	ldi	r19, 0x00	; 0
     5bc:	40 e8       	ldi	r20, 0x80	; 128
     5be:	5e e3       	ldi	r21, 0x3E	; 62
     5c0:	c7 01       	movw	r24, r14
     5c2:	b6 01       	movw	r22, r12
     5c4:	0e 94 6f 13 	call	0x26de	; 0x26de <__mulsf3>
     5c8:	0e 94 b1 12 	call	0x2562	; 0x2562 <__fixunssfsi>
     5cc:	e9 81       	ldd	r30, Y+1	; 0x01
     5ce:	fa 81       	ldd	r31, Y+2	; 0x02
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     5d0:	66 a3       	std	Z+38, r22	; 0x26
     5d2:	77 a3       	std	Z+39, r23	; 0x27
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     5d4:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     5d6:	80 7f       	andi	r24, 0xF0	; 240
     5d8:	83 60       	ori	r24, 0x03	; 3
     5da:	80 83       	st	Z, r24
     5dc:	58 c0       	rjmp	.+176    	; 0x68e <time_input_timer+0x180>
		tc_write_clock_source(add_tc, TC_CLKSEL_DIV4_gc);
	}
	else if(neeed_divide <= 8)
     5de:	69 30       	cpi	r22, 0x09	; 9
     5e0:	71 05       	cpc	r23, r1
     5e2:	98 f4       	brcc	.+38     	; 0x60a <time_input_timer+0xfc>
	{
		tc_write_period(add_tc,need_timer_pulse / 8);
     5e4:	20 e0       	ldi	r18, 0x00	; 0
     5e6:	30 e0       	ldi	r19, 0x00	; 0
     5e8:	40 e0       	ldi	r20, 0x00	; 0
     5ea:	5e e3       	ldi	r21, 0x3E	; 62
     5ec:	c7 01       	movw	r24, r14
     5ee:	b6 01       	movw	r22, r12
     5f0:	0e 94 6f 13 	call	0x26de	; 0x26de <__mulsf3>
     5f4:	0e 94 b1 12 	call	0x2562	; 0x2562 <__fixunssfsi>
     5f8:	e9 81       	ldd	r30, Y+1	; 0x01
     5fa:	fa 81       	ldd	r31, Y+2	; 0x02
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     5fc:	66 a3       	std	Z+38, r22	; 0x26
     5fe:	77 a3       	std	Z+39, r23	; 0x27
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     600:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     602:	80 7f       	andi	r24, 0xF0	; 240
     604:	84 60       	ori	r24, 0x04	; 4
     606:	80 83       	st	Z, r24
     608:	42 c0       	rjmp	.+132    	; 0x68e <time_input_timer+0x180>
		tc_write_clock_source(add_tc, TC_CLKSEL_DIV8_gc);
	}
	else if(neeed_divide <= 64)
     60a:	61 34       	cpi	r22, 0x41	; 65
     60c:	71 05       	cpc	r23, r1
     60e:	98 f4       	brcc	.+38     	; 0x636 <time_input_timer+0x128>
	{
		tc_write_period(add_tc,need_timer_pulse / 64);
     610:	20 e0       	ldi	r18, 0x00	; 0
     612:	30 e0       	ldi	r19, 0x00	; 0
     614:	40 e8       	ldi	r20, 0x80	; 128
     616:	5c e3       	ldi	r21, 0x3C	; 60
     618:	c7 01       	movw	r24, r14
     61a:	b6 01       	movw	r22, r12
     61c:	0e 94 6f 13 	call	0x26de	; 0x26de <__mulsf3>
     620:	0e 94 b1 12 	call	0x2562	; 0x2562 <__fixunssfsi>
     624:	e9 81       	ldd	r30, Y+1	; 0x01
     626:	fa 81       	ldd	r31, Y+2	; 0x02
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     628:	66 a3       	std	Z+38, r22	; 0x26
     62a:	77 a3       	std	Z+39, r23	; 0x27
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     62c:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     62e:	80 7f       	andi	r24, 0xF0	; 240
     630:	85 60       	ori	r24, 0x05	; 5
     632:	80 83       	st	Z, r24
     634:	2c c0       	rjmp	.+88     	; 0x68e <time_input_timer+0x180>
		tc_write_clock_source(add_tc, TC_CLKSEL_DIV64_gc);
	}
	else if(neeed_divide <= 256)
     636:	61 30       	cpi	r22, 0x01	; 1
     638:	81 e0       	ldi	r24, 0x01	; 1
     63a:	78 07       	cpc	r23, r24
     63c:	98 f4       	brcc	.+38     	; 0x664 <time_input_timer+0x156>
	{
		tc_write_period(add_tc,need_timer_pulse / 256);
     63e:	20 e0       	ldi	r18, 0x00	; 0
     640:	30 e0       	ldi	r19, 0x00	; 0
     642:	40 e8       	ldi	r20, 0x80	; 128
     644:	5b e3       	ldi	r21, 0x3B	; 59
     646:	c7 01       	movw	r24, r14
     648:	b6 01       	movw	r22, r12
     64a:	0e 94 6f 13 	call	0x26de	; 0x26de <__mulsf3>
     64e:	0e 94 b1 12 	call	0x2562	; 0x2562 <__fixunssfsi>
     652:	e9 81       	ldd	r30, Y+1	; 0x01
     654:	fa 81       	ldd	r31, Y+2	; 0x02
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     656:	66 a3       	std	Z+38, r22	; 0x26
     658:	77 a3       	std	Z+39, r23	; 0x27
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     65a:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     65c:	80 7f       	andi	r24, 0xF0	; 240
     65e:	86 60       	ori	r24, 0x06	; 6
     660:	80 83       	st	Z, r24
     662:	15 c0       	rjmp	.+42     	; 0x68e <time_input_timer+0x180>
		tc_write_clock_source(add_tc, TC_CLKSEL_DIV256_gc);
	}
	else if(neeed_divide <= 1024)
     664:	61 30       	cpi	r22, 0x01	; 1
     666:	74 40       	sbci	r23, 0x04	; 4
     668:	90 f4       	brcc	.+36     	; 0x68e <time_input_timer+0x180>
	{
		tc_write_period(add_tc,need_timer_pulse / 1024);
     66a:	20 e0       	ldi	r18, 0x00	; 0
     66c:	30 e0       	ldi	r19, 0x00	; 0
     66e:	40 e8       	ldi	r20, 0x80	; 128
     670:	5a e3       	ldi	r21, 0x3A	; 58
     672:	c7 01       	movw	r24, r14
     674:	b6 01       	movw	r22, r12
     676:	0e 94 6f 13 	call	0x26de	; 0x26de <__mulsf3>
     67a:	0e 94 b1 12 	call	0x2562	; 0x2562 <__fixunssfsi>
     67e:	e9 81       	ldd	r30, Y+1	; 0x01
     680:	fa 81       	ldd	r31, Y+2	; 0x02
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     682:	66 a3       	std	Z+38, r22	; 0x26
     684:	77 a3       	std	Z+39, r23	; 0x27
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     686:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     688:	80 7f       	andi	r24, 0xF0	; 240
     68a:	87 60       	ori	r24, 0x07	; 7
     68c:	80 83       	st	Z, r24
		tc_write_clock_source(add_tc, TC_CLKSEL_DIV1024_gc);
	}
	tc_set_overflow_interrupt_level(add_tc, TC_INT_LVL_LO);
     68e:	e9 81       	ldd	r30, Y+1	; 0x01
     690:	fa 81       	ldd	r31, Y+2	; 0x02
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
     692:	86 81       	ldd	r24, Z+6	; 0x06
     694:	8c 7f       	andi	r24, 0xFC	; 252
     696:	86 83       	std	Z+6, r24	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
     698:	86 81       	ldd	r24, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
     69a:	81 60       	ori	r24, 0x01	; 1
     69c:	86 83       	std	Z+6, r24	; 0x06
	cpu_irq_enable();
     69e:	78 94       	sei
	
}
     6a0:	0f 90       	pop	r0
     6a2:	0f 90       	pop	r0
     6a4:	df 91       	pop	r29
     6a6:	cf 91       	pop	r28
     6a8:	1f 91       	pop	r17
     6aa:	0f 91       	pop	r16
     6ac:	ff 90       	pop	r15
     6ae:	ef 90       	pop	r14
     6b0:	df 90       	pop	r13
     6b2:	cf 90       	pop	r12
     6b4:	bf 90       	pop	r11
     6b6:	af 90       	pop	r10
     6b8:	08 95       	ret

000006ba <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
     6ba:	08 95       	ret

000006bc <sysclk_init>:
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     6bc:	8f ef       	ldi	r24, 0xFF	; 255
     6be:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     6c2:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     6c6:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     6ca:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     6ce:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     6d2:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     6d6:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
     6da:	e0 e5       	ldi	r30, 0x50	; 80
     6dc:	f0 e0       	ldi	r31, 0x00	; 0
     6de:	81 81       	ldd	r24, Z+1	; 0x01

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
     6e0:	84 fd       	sbrc	r24, 4
     6e2:	0b c0       	rjmp	.+22     	; 0x6fa <sysclk_init+0x3e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     6e4:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     6e6:	f8 94       	cli
static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
     6e8:	90 e1       	ldi	r25, 0x10	; 16
     6ea:	95 83       	std	Z+5, r25	; 0x05

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	pll_config_write(cfg, pll_id);
	OSC.CTRL |= OSC_PLLEN_bm;
     6ec:	90 81       	ld	r25, Z
     6ee:	90 61       	ori	r25, 0x10	; 16
     6f0:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     6f2:	8f bf       	out	0x3f, r24	; 63

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
     6f4:	81 81       	ldd	r24, Z+1	; 0x01
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
     6f6:	84 ff       	sbrs	r24, 4
     6f8:	fd cf       	rjmp	.-6      	; 0x6f4 <sysclk_init+0x38>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     6fa:	64 e0       	ldi	r22, 0x04	; 4
     6fc:	80 e4       	ldi	r24, 0x40	; 64
     6fe:	90 e0       	ldi	r25, 0x00	; 0
     700:	f7 d1       	rcall	.+1006   	; 0xaf0 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     702:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     704:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     706:	e0 e5       	ldi	r30, 0x50	; 80
     708:	f0 e0       	ldi	r31, 0x00	; 0
     70a:	90 81       	ld	r25, Z
     70c:	94 60       	ori	r25, 0x04	; 4
     70e:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     710:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     712:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     714:	82 ff       	sbrs	r24, 2
     716:	fd cf       	rjmp	.-6      	; 0x712 <sysclk_init+0x56>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     718:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     71a:	f8 94       	cli
		Assert((ref_id == OSC_ID_RC32KHZ) || (ref_id == OSC_ID_XOSC));
		if (ref_id == OSC_ID_XOSC) {
			osc_enable(OSC_ID_RC32KHZ);
			OSC.DFLLCTRL |= OSC_RC2MCREF_bm;
		} else {
			OSC.DFLLCTRL &= ~(OSC_RC2MCREF_bm);
     71c:	e0 e5       	ldi	r30, 0x50	; 80
     71e:	f0 e0       	ldi	r31, 0x00	; 0
     720:	96 81       	ldd	r25, Z+6	; 0x06
     722:	9e 7f       	andi	r25, 0xFE	; 254
     724:	96 83       	std	Z+6, r25	; 0x06
		}
		DFLLRC2M.CTRL |= DFLL_ENABLE_bm;
     726:	e8 e6       	ldi	r30, 0x68	; 104
     728:	f0 e0       	ldi	r31, 0x00	; 0
     72a:	90 81       	ld	r25, Z
     72c:	91 60       	ori	r25, 0x01	; 1
     72e:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     730:	8f bf       	out	0x3f, r24	; 63
     732:	08 95       	ret

00000734 <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     734:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
     736:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     738:	e8 2f       	mov	r30, r24
     73a:	f0 e0       	ldi	r31, 0x00	; 0
     73c:	e0 59       	subi	r30, 0x90	; 144
     73e:	ff 4f       	sbci	r31, 0xFF	; 255
     740:	60 95       	com	r22
     742:	80 81       	ld	r24, Z
     744:	68 23       	and	r22, r24
     746:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     748:	9f bf       	out	0x3f, r25	; 63
     74a:	08 95       	ret

0000074c <sysclk_disable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     74c:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
     74e:	f8 94       	cli

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
     750:	e8 2f       	mov	r30, r24
     752:	f0 e0       	ldi	r31, 0x00	; 0
     754:	e0 59       	subi	r30, 0x90	; 144
     756:	ff 4f       	sbci	r31, 0xFF	; 255
     758:	80 81       	ld	r24, Z
     75a:	68 2b       	or	r22, r24
     75c:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     75e:	9f bf       	out	0x3f, r25	; 63
     760:	08 95       	ret

00000762 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     762:	81 15       	cp	r24, r1
     764:	92 40       	sbci	r25, 0x02	; 2
     766:	59 f4       	brne	.+22     	; 0x77e <adc_enable_clock+0x1c>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     768:	80 91 08 20 	lds	r24, 0x2008	; 0x802008 <__data_end>
     76c:	91 e0       	ldi	r25, 0x01	; 1
     76e:	98 0f       	add	r25, r24
     770:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <__data_end>
     774:	81 11       	cpse	r24, r1
     776:	03 c0       	rjmp	.+6      	; 0x77e <adc_enable_clock+0x1c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     778:	62 e0       	ldi	r22, 0x02	; 2
     77a:	81 e0       	ldi	r24, 0x01	; 1
     77c:	db cf       	rjmp	.-74     	; 0x734 <sysclk_enable_module>
     77e:	08 95       	ret

00000780 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     780:	81 15       	cp	r24, r1
     782:	92 40       	sbci	r25, 0x02	; 2
     784:	51 f4       	brne	.+20     	; 0x79a <adc_disable_clock+0x1a>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     786:	80 91 08 20 	lds	r24, 0x2008	; 0x802008 <__data_end>
     78a:	81 50       	subi	r24, 0x01	; 1
     78c:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <__data_end>
     790:	81 11       	cpse	r24, r1
     792:	03 c0       	rjmp	.+6      	; 0x79a <adc_disable_clock+0x1a>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     794:	62 e0       	ldi	r22, 0x02	; 2
     796:	81 e0       	ldi	r24, 0x01	; 1
     798:	d9 cf       	rjmp	.-78     	; 0x74c <sysclk_disable_module>
     79a:	08 95       	ret

0000079c <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     79c:	1f 93       	push	r17
     79e:	cf 93       	push	r28
     7a0:	df 93       	push	r29
     7a2:	ec 01       	movw	r28, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7a4:	1f b7       	in	r17, 0x3f	; 63
	cpu_irq_disable();
     7a6:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     7a8:	dc df       	rcall	.-72     	; 0x762 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     7aa:	88 81       	ld	r24, Y
     7ac:	81 60       	ori	r24, 0x01	; 1
     7ae:	88 83       	st	Y, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7b0:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     7b2:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <sleepmgr_locks+0x1>
     7b6:	8f 3f       	cpi	r24, 0xFF	; 255
     7b8:	09 f4       	brne	.+2      	; 0x7bc <adc_enable+0x20>
     7ba:	ff cf       	rjmp	.-2      	; 0x7ba <adc_enable+0x1e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7bc:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     7be:	f8 94       	cli
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     7c0:	ee e3       	ldi	r30, 0x3E	; 62
     7c2:	f0 e2       	ldi	r31, 0x20	; 32
     7c4:	90 81       	ld	r25, Z
     7c6:	9f 5f       	subi	r25, 0xFF	; 255
     7c8:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7ca:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     7cc:	df 91       	pop	r29
     7ce:	cf 91       	pop	r28
     7d0:	1f 91       	pop	r17
     7d2:	08 95       	ret

000007d4 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     7d4:	1f 92       	push	r1
     7d6:	0f 92       	push	r0
     7d8:	0f b6       	in	r0, 0x3f	; 63
     7da:	0f 92       	push	r0
     7dc:	11 24       	eor	r1, r1
     7de:	2f 93       	push	r18
     7e0:	3f 93       	push	r19
     7e2:	4f 93       	push	r20
     7e4:	5f 93       	push	r21
     7e6:	6f 93       	push	r22
     7e8:	7f 93       	push	r23
     7ea:	8f 93       	push	r24
     7ec:	9f 93       	push	r25
     7ee:	af 93       	push	r26
     7f0:	bf 93       	push	r27
     7f2:	ef 93       	push	r30
     7f4:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     7f6:	e0 e0       	ldi	r30, 0x00	; 0
     7f8:	f2 e0       	ldi	r31, 0x02	; 2
     7fa:	44 a1       	ldd	r20, Z+36	; 0x24
     7fc:	55 a1       	ldd	r21, Z+37	; 0x25
     7fe:	e0 91 43 20 	lds	r30, 0x2043	; 0x802043 <adca_callback>
     802:	f0 91 44 20 	lds	r31, 0x2044	; 0x802044 <adca_callback+0x1>
     806:	61 e0       	ldi	r22, 0x01	; 1
     808:	80 e0       	ldi	r24, 0x00	; 0
     80a:	92 e0       	ldi	r25, 0x02	; 2
     80c:	09 95       	icall
}
     80e:	ff 91       	pop	r31
     810:	ef 91       	pop	r30
     812:	bf 91       	pop	r27
     814:	af 91       	pop	r26
     816:	9f 91       	pop	r25
     818:	8f 91       	pop	r24
     81a:	7f 91       	pop	r23
     81c:	6f 91       	pop	r22
     81e:	5f 91       	pop	r21
     820:	4f 91       	pop	r20
     822:	3f 91       	pop	r19
     824:	2f 91       	pop	r18
     826:	0f 90       	pop	r0
     828:	0f be       	out	0x3f, r0	; 63
     82a:	0f 90       	pop	r0
     82c:	1f 90       	pop	r1
     82e:	18 95       	reti

00000830 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     830:	1f 92       	push	r1
     832:	0f 92       	push	r0
     834:	0f b6       	in	r0, 0x3f	; 63
     836:	0f 92       	push	r0
     838:	11 24       	eor	r1, r1
     83a:	2f 93       	push	r18
     83c:	3f 93       	push	r19
     83e:	4f 93       	push	r20
     840:	5f 93       	push	r21
     842:	6f 93       	push	r22
     844:	7f 93       	push	r23
     846:	8f 93       	push	r24
     848:	9f 93       	push	r25
     84a:	af 93       	push	r26
     84c:	bf 93       	push	r27
     84e:	ef 93       	push	r30
     850:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     852:	e8 e2       	ldi	r30, 0x28	; 40
     854:	f2 e0       	ldi	r31, 0x02	; 2
     856:	44 81       	ldd	r20, Z+4	; 0x04
     858:	55 81       	ldd	r21, Z+5	; 0x05
     85a:	e0 91 43 20 	lds	r30, 0x2043	; 0x802043 <adca_callback>
     85e:	f0 91 44 20 	lds	r31, 0x2044	; 0x802044 <adca_callback+0x1>
     862:	62 e0       	ldi	r22, 0x02	; 2
     864:	80 e0       	ldi	r24, 0x00	; 0
     866:	92 e0       	ldi	r25, 0x02	; 2
     868:	09 95       	icall
}
     86a:	ff 91       	pop	r31
     86c:	ef 91       	pop	r30
     86e:	bf 91       	pop	r27
     870:	af 91       	pop	r26
     872:	9f 91       	pop	r25
     874:	8f 91       	pop	r24
     876:	7f 91       	pop	r23
     878:	6f 91       	pop	r22
     87a:	5f 91       	pop	r21
     87c:	4f 91       	pop	r20
     87e:	3f 91       	pop	r19
     880:	2f 91       	pop	r18
     882:	0f 90       	pop	r0
     884:	0f be       	out	0x3f, r0	; 63
     886:	0f 90       	pop	r0
     888:	1f 90       	pop	r1
     88a:	18 95       	reti

0000088c <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     88c:	1f 92       	push	r1
     88e:	0f 92       	push	r0
     890:	0f b6       	in	r0, 0x3f	; 63
     892:	0f 92       	push	r0
     894:	11 24       	eor	r1, r1
     896:	2f 93       	push	r18
     898:	3f 93       	push	r19
     89a:	4f 93       	push	r20
     89c:	5f 93       	push	r21
     89e:	6f 93       	push	r22
     8a0:	7f 93       	push	r23
     8a2:	8f 93       	push	r24
     8a4:	9f 93       	push	r25
     8a6:	af 93       	push	r26
     8a8:	bf 93       	push	r27
     8aa:	ef 93       	push	r30
     8ac:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     8ae:	e0 e3       	ldi	r30, 0x30	; 48
     8b0:	f2 e0       	ldi	r31, 0x02	; 2
     8b2:	44 81       	ldd	r20, Z+4	; 0x04
     8b4:	55 81       	ldd	r21, Z+5	; 0x05
     8b6:	e0 91 43 20 	lds	r30, 0x2043	; 0x802043 <adca_callback>
     8ba:	f0 91 44 20 	lds	r31, 0x2044	; 0x802044 <adca_callback+0x1>
     8be:	64 e0       	ldi	r22, 0x04	; 4
     8c0:	80 e0       	ldi	r24, 0x00	; 0
     8c2:	92 e0       	ldi	r25, 0x02	; 2
     8c4:	09 95       	icall
}
     8c6:	ff 91       	pop	r31
     8c8:	ef 91       	pop	r30
     8ca:	bf 91       	pop	r27
     8cc:	af 91       	pop	r26
     8ce:	9f 91       	pop	r25
     8d0:	8f 91       	pop	r24
     8d2:	7f 91       	pop	r23
     8d4:	6f 91       	pop	r22
     8d6:	5f 91       	pop	r21
     8d8:	4f 91       	pop	r20
     8da:	3f 91       	pop	r19
     8dc:	2f 91       	pop	r18
     8de:	0f 90       	pop	r0
     8e0:	0f be       	out	0x3f, r0	; 63
     8e2:	0f 90       	pop	r0
     8e4:	1f 90       	pop	r1
     8e6:	18 95       	reti

000008e8 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     8e8:	1f 92       	push	r1
     8ea:	0f 92       	push	r0
     8ec:	0f b6       	in	r0, 0x3f	; 63
     8ee:	0f 92       	push	r0
     8f0:	11 24       	eor	r1, r1
     8f2:	2f 93       	push	r18
     8f4:	3f 93       	push	r19
     8f6:	4f 93       	push	r20
     8f8:	5f 93       	push	r21
     8fa:	6f 93       	push	r22
     8fc:	7f 93       	push	r23
     8fe:	8f 93       	push	r24
     900:	9f 93       	push	r25
     902:	af 93       	push	r26
     904:	bf 93       	push	r27
     906:	ef 93       	push	r30
     908:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     90a:	e8 e3       	ldi	r30, 0x38	; 56
     90c:	f2 e0       	ldi	r31, 0x02	; 2
     90e:	44 81       	ldd	r20, Z+4	; 0x04
     910:	55 81       	ldd	r21, Z+5	; 0x05
     912:	e0 91 43 20 	lds	r30, 0x2043	; 0x802043 <adca_callback>
     916:	f0 91 44 20 	lds	r31, 0x2044	; 0x802044 <adca_callback+0x1>
     91a:	68 e0       	ldi	r22, 0x08	; 8
     91c:	80 e0       	ldi	r24, 0x00	; 0
     91e:	92 e0       	ldi	r25, 0x02	; 2
     920:	09 95       	icall
}
     922:	ff 91       	pop	r31
     924:	ef 91       	pop	r30
     926:	bf 91       	pop	r27
     928:	af 91       	pop	r26
     92a:	9f 91       	pop	r25
     92c:	8f 91       	pop	r24
     92e:	7f 91       	pop	r23
     930:	6f 91       	pop	r22
     932:	5f 91       	pop	r21
     934:	4f 91       	pop	r20
     936:	3f 91       	pop	r19
     938:	2f 91       	pop	r18
     93a:	0f 90       	pop	r0
     93c:	0f be       	out	0x3f, r0	; 63
     93e:	0f 90       	pop	r0
     940:	1f 90       	pop	r1
     942:	18 95       	reti

00000944 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
     944:	df 92       	push	r13
     946:	ef 92       	push	r14
     948:	ff 92       	push	r15
     94a:	0f 93       	push	r16
     94c:	1f 93       	push	r17
     94e:	cf 93       	push	r28
     950:	df 93       	push	r29
     952:	ec 01       	movw	r28, r24
     954:	8b 01       	movw	r16, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     956:	c1 15       	cp	r28, r1
     958:	82 e0       	ldi	r24, 0x02	; 2
     95a:	d8 07       	cpc	r29, r24
     95c:	59 f5       	brne	.+86     	; 0x9b4 <adc_write_configuration+0x70>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
     95e:	61 e2       	ldi	r22, 0x21	; 33
     960:	70 e0       	ldi	r23, 0x00	; 0
     962:	82 e0       	ldi	r24, 0x02	; 2
     964:	cb d0       	rcall	.+406    	; 0xafc <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
     966:	e8 2e       	mov	r14, r24
     968:	f1 2c       	mov	r15, r1
     96a:	60 e2       	ldi	r22, 0x20	; 32
     96c:	70 e0       	ldi	r23, 0x00	; 0
     96e:	82 e0       	ldi	r24, 0x02	; 2
     970:	c5 d0       	rcall	.+394    	; 0xafc <nvm_read_byte>
		data <<= 8;
     972:	fe 2c       	mov	r15, r14
     974:	ee 24       	eor	r14, r14
		data |= nvm_read_production_signature_row(ADCACAL0);
     976:	e8 2a       	or	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     978:	df b6       	in	r13, 0x3f	; 63
	cpu_irq_disable();
     97a:	f8 94       	cli
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
     97c:	ce 01       	movw	r24, r28
     97e:	f1 de       	rcall	.-542    	; 0x762 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
     980:	28 81       	ld	r18, Y

	adc->CTRLA = ADC_FLUSH_bm;
     982:	82 e0       	ldi	r24, 0x02	; 2
     984:	88 83       	st	Y, r24
	adc->CAL = cal;
     986:	ec 86       	std	Y+12, r14	; 0x0c
     988:	fd 86       	std	Y+13, r15	; 0x0d
	adc->CMP = conf->cmp;
     98a:	f8 01       	movw	r30, r16
     98c:	85 81       	ldd	r24, Z+5	; 0x05
     98e:	96 81       	ldd	r25, Z+6	; 0x06
     990:	88 8f       	std	Y+24, r24	; 0x18
     992:	99 8f       	std	Y+25, r25	; 0x19
	adc->REFCTRL = conf->refctrl;
     994:	82 81       	ldd	r24, Z+2	; 0x02
     996:	8a 83       	std	Y+2, r24	; 0x02
	adc->PRESCALER = conf->prescaler;
     998:	84 81       	ldd	r24, Z+4	; 0x04
     99a:	8c 83       	std	Y+4, r24	; 0x04
	adc->EVCTRL = conf->evctrl;
     99c:	83 81       	ldd	r24, Z+3	; 0x03
     99e:	8b 83       	std	Y+3, r24	; 0x03
	adc->CTRLB = conf->ctrlb;
     9a0:	81 81       	ldd	r24, Z+1	; 0x01
     9a2:	89 83       	std	Y+1, r24	; 0x01
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
	enable = adc->CTRLA & ADC_ENABLE_bm;
     9a4:	82 2f       	mov	r24, r18
     9a6:	81 70       	andi	r24, 0x01	; 1
	adc->REFCTRL = conf->refctrl;
	adc->PRESCALER = conf->prescaler;
	adc->EVCTRL = conf->evctrl;
	adc->CTRLB = conf->ctrlb;

	adc->CTRLA = enable | conf->ctrla;
     9a8:	90 81       	ld	r25, Z
     9aa:	89 2b       	or	r24, r25
     9ac:	88 83       	st	Y, r24

	adc_disable_clock(adc);
     9ae:	ce 01       	movw	r24, r28
     9b0:	e7 de       	rcall	.-562    	; 0x780 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     9b2:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
     9b4:	df 91       	pop	r29
     9b6:	cf 91       	pop	r28
     9b8:	1f 91       	pop	r17
     9ba:	0f 91       	pop	r16
     9bc:	ff 90       	pop	r15
     9be:	ef 90       	pop	r14
     9c0:	df 90       	pop	r13
     9c2:	08 95       	ret

000009c4 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
     9c4:	ff 92       	push	r15
     9c6:	0f 93       	push	r16
     9c8:	1f 93       	push	r17
     9ca:	cf 93       	push	r28
     9cc:	df 93       	push	r29
     9ce:	ec 01       	movw	r28, r24
     9d0:	8b 01       	movw	r16, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     9d2:	ff b6       	in	r15, 0x3f	; 63
	cpu_irq_disable();
     9d4:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
     9d6:	c5 de       	rcall	.-630    	; 0x762 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
     9d8:	88 81       	ld	r24, Y
     9da:	80 7c       	andi	r24, 0xC0	; 192
     9dc:	f8 01       	movw	r30, r16
     9de:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
     9e0:	88 8d       	ldd	r24, Y+24	; 0x18
     9e2:	99 8d       	ldd	r25, Y+25	; 0x19
     9e4:	85 83       	std	Z+5, r24	; 0x05
     9e6:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
     9e8:	8a 81       	ldd	r24, Y+2	; 0x02
     9ea:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
     9ec:	8c 81       	ldd	r24, Y+4	; 0x04
     9ee:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
     9f0:	8b 81       	ldd	r24, Y+3	; 0x03
     9f2:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
     9f4:	89 81       	ldd	r24, Y+1	; 0x01
     9f6:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
     9f8:	ce 01       	movw	r24, r28
     9fa:	c2 de       	rcall	.-636    	; 0x780 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     9fc:	ff be       	out	0x3f, r15	; 63

	cpu_irq_restore(flags);
}
     9fe:	df 91       	pop	r29
     a00:	cf 91       	pop	r28
     a02:	1f 91       	pop	r17
     a04:	0f 91       	pop	r16
     a06:	ff 90       	pop	r15
     a08:	08 95       	ret

00000a0a <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
     a0a:	cf 92       	push	r12
     a0c:	df 92       	push	r13
     a0e:	ef 92       	push	r14
     a10:	ff 92       	push	r15
     a12:	0f 93       	push	r16
     a14:	1f 93       	push	r17
     a16:	cf 93       	push	r28
     a18:	df 93       	push	r29
     a1a:	7c 01       	movw	r14, r24
     a1c:	d6 2e       	mov	r13, r22
     a1e:	8a 01       	movw	r16, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     a20:	86 2f       	mov	r24, r22
     a22:	83 70       	andi	r24, 0x03	; 3
     a24:	29 f4       	brne	.+10     	; 0xa30 <adcch_write_configuration+0x26>
		index += 2;
		ch_mask >>= 2;
     a26:	96 2f       	mov	r25, r22
     a28:	96 95       	lsr	r25
     a2a:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     a2c:	82 e0       	ldi	r24, 0x02	; 2
     a2e:	02 c0       	rjmp	.+4      	; 0xa34 <adcch_write_configuration+0x2a>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     a30:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     a32:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     a34:	90 ff       	sbrs	r25, 0
		index++;
     a36:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     a38:	e7 01       	movw	r28, r14
     a3a:	a0 96       	adiw	r28, 0x20	; 32
     a3c:	98 e0       	ldi	r25, 0x08	; 8
     a3e:	89 9f       	mul	r24, r25
     a40:	c0 0d       	add	r28, r0
     a42:	d1 1d       	adc	r29, r1
     a44:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     a46:	cf b6       	in	r12, 0x3f	; 63
	cpu_irq_disable();
     a48:	f8 94       	cli
			return;
		}
	}
#endif

	adc_enable_clock(adc);
     a4a:	c7 01       	movw	r24, r14
     a4c:	8a de       	rcall	.-748    	; 0x762 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
     a4e:	f8 01       	movw	r30, r16
     a50:	80 81       	ld	r24, Z
     a52:	88 83       	st	Y, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
     a54:	82 81       	ldd	r24, Z+2	; 0x02
     a56:	8a 83       	std	Y+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
     a58:	81 81       	ldd	r24, Z+1	; 0x01
     a5a:	89 83       	std	Y+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     a5c:	d0 fe       	sbrs	r13, 0
     a5e:	02 c0       	rjmp	.+4      	; 0xa64 <adcch_write_configuration+0x5a>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
     a60:	83 81       	ldd	r24, Z+3	; 0x03
     a62:	8e 83       	std	Y+6, r24	; 0x06
	}
	adc_disable_clock(adc);
     a64:	c7 01       	movw	r24, r14
     a66:	8c de       	rcall	.-744    	; 0x780 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a68:	cf be       	out	0x3f, r12	; 63

	cpu_irq_restore(flags);
}
     a6a:	df 91       	pop	r29
     a6c:	cf 91       	pop	r28
     a6e:	1f 91       	pop	r17
     a70:	0f 91       	pop	r16
     a72:	ff 90       	pop	r15
     a74:	ef 90       	pop	r14
     a76:	df 90       	pop	r13
     a78:	cf 90       	pop	r12
     a7a:	08 95       	ret

00000a7c <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
     a7c:	cf 92       	push	r12
     a7e:	df 92       	push	r13
     a80:	ef 92       	push	r14
     a82:	ff 92       	push	r15
     a84:	0f 93       	push	r16
     a86:	1f 93       	push	r17
     a88:	cf 93       	push	r28
     a8a:	df 93       	push	r29
     a8c:	7c 01       	movw	r14, r24
     a8e:	d6 2e       	mov	r13, r22
     a90:	ea 01       	movw	r28, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     a92:	86 2f       	mov	r24, r22
     a94:	83 70       	andi	r24, 0x03	; 3
     a96:	29 f4       	brne	.+10     	; 0xaa2 <adcch_read_configuration+0x26>
		index += 2;
		ch_mask >>= 2;
     a98:	96 2f       	mov	r25, r22
     a9a:	96 95       	lsr	r25
     a9c:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     a9e:	82 e0       	ldi	r24, 0x02	; 2
     aa0:	02 c0       	rjmp	.+4      	; 0xaa6 <adcch_read_configuration+0x2a>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     aa2:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     aa4:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     aa6:	90 ff       	sbrs	r25, 0
		index++;
     aa8:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     aaa:	87 01       	movw	r16, r14
     aac:	00 5e       	subi	r16, 0xE0	; 224
     aae:	1f 4f       	sbci	r17, 0xFF	; 255
     ab0:	98 e0       	ldi	r25, 0x08	; 8
     ab2:	89 9f       	mul	r24, r25
     ab4:	00 0d       	add	r16, r0
     ab6:	11 1d       	adc	r17, r1
     ab8:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     aba:	cf b6       	in	r12, 0x3f	; 63
	cpu_irq_disable();
     abc:	f8 94       	cli

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
     abe:	c7 01       	movw	r24, r14
     ac0:	50 de       	rcall	.-864    	; 0x762 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
     ac2:	f8 01       	movw	r30, r16
     ac4:	80 81       	ld	r24, Z
     ac6:	88 83       	st	Y, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
     ac8:	82 81       	ldd	r24, Z+2	; 0x02
     aca:	8a 83       	std	Y+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
     acc:	81 81       	ldd	r24, Z+1	; 0x01
     ace:	89 83       	std	Y+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     ad0:	d0 fe       	sbrs	r13, 0
     ad2:	02 c0       	rjmp	.+4      	; 0xad8 <adcch_read_configuration+0x5c>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
     ad4:	86 81       	ldd	r24, Z+6	; 0x06
     ad6:	8b 83       	std	Y+3, r24	; 0x03
	}
	adc_disable_clock(adc);
     ad8:	c7 01       	movw	r24, r14
     ada:	52 de       	rcall	.-860    	; 0x780 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     adc:	cf be       	out	0x3f, r12	; 63

	cpu_irq_restore(flags);
}
     ade:	df 91       	pop	r29
     ae0:	cf 91       	pop	r28
     ae2:	1f 91       	pop	r17
     ae4:	0f 91       	pop	r16
     ae6:	ff 90       	pop	r15
     ae8:	ef 90       	pop	r14
     aea:	df 90       	pop	r13
     aec:	cf 90       	pop	r12
     aee:	08 95       	ret

00000af0 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
     af0:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
     af2:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
     af4:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
     af6:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
     af8:	60 83       	st	Z, r22
	ret                             // Return to caller
     afa:	08 95       	ret

00000afc <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
     afc:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
     b00:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
     b02:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
     b04:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
     b08:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
     b0a:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
     b0e:	08 95       	ret

00000b10 <__vector_14>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
     b10:	1f 92       	push	r1
     b12:	0f 92       	push	r0
     b14:	0f b6       	in	r0, 0x3f	; 63
     b16:	0f 92       	push	r0
     b18:	11 24       	eor	r1, r1
     b1a:	2f 93       	push	r18
     b1c:	3f 93       	push	r19
     b1e:	4f 93       	push	r20
     b20:	5f 93       	push	r21
     b22:	6f 93       	push	r22
     b24:	7f 93       	push	r23
     b26:	8f 93       	push	r24
     b28:	9f 93       	push	r25
     b2a:	af 93       	push	r26
     b2c:	bf 93       	push	r27
     b2e:	ef 93       	push	r30
     b30:	ff 93       	push	r31
     b32:	e0 91 3b 20 	lds	r30, 0x203B	; 0x80203b <tc_tcc0_ovf_callback>
     b36:	f0 91 3c 20 	lds	r31, 0x203C	; 0x80203c <tc_tcc0_ovf_callback+0x1>
     b3a:	30 97       	sbiw	r30, 0x00	; 0
     b3c:	09 f0       	breq	.+2      	; 0xb40 <__vector_14+0x30>
     b3e:	09 95       	icall
     b40:	ff 91       	pop	r31
     b42:	ef 91       	pop	r30
     b44:	bf 91       	pop	r27
     b46:	af 91       	pop	r26
     b48:	9f 91       	pop	r25
     b4a:	8f 91       	pop	r24
     b4c:	7f 91       	pop	r23
     b4e:	6f 91       	pop	r22
     b50:	5f 91       	pop	r21
     b52:	4f 91       	pop	r20
     b54:	3f 91       	pop	r19
     b56:	2f 91       	pop	r18
     b58:	0f 90       	pop	r0
     b5a:	0f be       	out	0x3f, r0	; 63
     b5c:	0f 90       	pop	r0
     b5e:	1f 90       	pop	r1
     b60:	18 95       	reti

00000b62 <__vector_15>:
     b62:	1f 92       	push	r1
     b64:	0f 92       	push	r0
     b66:	0f b6       	in	r0, 0x3f	; 63
     b68:	0f 92       	push	r0
     b6a:	11 24       	eor	r1, r1
     b6c:	2f 93       	push	r18
     b6e:	3f 93       	push	r19
     b70:	4f 93       	push	r20
     b72:	5f 93       	push	r21
     b74:	6f 93       	push	r22
     b76:	7f 93       	push	r23
     b78:	8f 93       	push	r24
     b7a:	9f 93       	push	r25
     b7c:	af 93       	push	r26
     b7e:	bf 93       	push	r27
     b80:	ef 93       	push	r30
     b82:	ff 93       	push	r31
     b84:	e0 91 39 20 	lds	r30, 0x2039	; 0x802039 <tc_tcc0_err_callback>
     b88:	f0 91 3a 20 	lds	r31, 0x203A	; 0x80203a <tc_tcc0_err_callback+0x1>
     b8c:	30 97       	sbiw	r30, 0x00	; 0
     b8e:	09 f0       	breq	.+2      	; 0xb92 <__vector_15+0x30>
     b90:	09 95       	icall
     b92:	ff 91       	pop	r31
     b94:	ef 91       	pop	r30
     b96:	bf 91       	pop	r27
     b98:	af 91       	pop	r26
     b9a:	9f 91       	pop	r25
     b9c:	8f 91       	pop	r24
     b9e:	7f 91       	pop	r23
     ba0:	6f 91       	pop	r22
     ba2:	5f 91       	pop	r21
     ba4:	4f 91       	pop	r20
     ba6:	3f 91       	pop	r19
     ba8:	2f 91       	pop	r18
     baa:	0f 90       	pop	r0
     bac:	0f be       	out	0x3f, r0	; 63
     bae:	0f 90       	pop	r0
     bb0:	1f 90       	pop	r1
     bb2:	18 95       	reti

00000bb4 <__vector_16>:
     bb4:	1f 92       	push	r1
     bb6:	0f 92       	push	r0
     bb8:	0f b6       	in	r0, 0x3f	; 63
     bba:	0f 92       	push	r0
     bbc:	11 24       	eor	r1, r1
     bbe:	2f 93       	push	r18
     bc0:	3f 93       	push	r19
     bc2:	4f 93       	push	r20
     bc4:	5f 93       	push	r21
     bc6:	6f 93       	push	r22
     bc8:	7f 93       	push	r23
     bca:	8f 93       	push	r24
     bcc:	9f 93       	push	r25
     bce:	af 93       	push	r26
     bd0:	bf 93       	push	r27
     bd2:	ef 93       	push	r30
     bd4:	ff 93       	push	r31
     bd6:	e0 91 37 20 	lds	r30, 0x2037	; 0x802037 <tc_tcc0_cca_callback>
     bda:	f0 91 38 20 	lds	r31, 0x2038	; 0x802038 <tc_tcc0_cca_callback+0x1>
     bde:	30 97       	sbiw	r30, 0x00	; 0
     be0:	09 f0       	breq	.+2      	; 0xbe4 <__vector_16+0x30>
     be2:	09 95       	icall
     be4:	ff 91       	pop	r31
     be6:	ef 91       	pop	r30
     be8:	bf 91       	pop	r27
     bea:	af 91       	pop	r26
     bec:	9f 91       	pop	r25
     bee:	8f 91       	pop	r24
     bf0:	7f 91       	pop	r23
     bf2:	6f 91       	pop	r22
     bf4:	5f 91       	pop	r21
     bf6:	4f 91       	pop	r20
     bf8:	3f 91       	pop	r19
     bfa:	2f 91       	pop	r18
     bfc:	0f 90       	pop	r0
     bfe:	0f be       	out	0x3f, r0	; 63
     c00:	0f 90       	pop	r0
     c02:	1f 90       	pop	r1
     c04:	18 95       	reti

00000c06 <__vector_17>:
     c06:	1f 92       	push	r1
     c08:	0f 92       	push	r0
     c0a:	0f b6       	in	r0, 0x3f	; 63
     c0c:	0f 92       	push	r0
     c0e:	11 24       	eor	r1, r1
     c10:	2f 93       	push	r18
     c12:	3f 93       	push	r19
     c14:	4f 93       	push	r20
     c16:	5f 93       	push	r21
     c18:	6f 93       	push	r22
     c1a:	7f 93       	push	r23
     c1c:	8f 93       	push	r24
     c1e:	9f 93       	push	r25
     c20:	af 93       	push	r26
     c22:	bf 93       	push	r27
     c24:	ef 93       	push	r30
     c26:	ff 93       	push	r31
     c28:	e0 91 35 20 	lds	r30, 0x2035	; 0x802035 <tc_tcc0_ccb_callback>
     c2c:	f0 91 36 20 	lds	r31, 0x2036	; 0x802036 <tc_tcc0_ccb_callback+0x1>
     c30:	30 97       	sbiw	r30, 0x00	; 0
     c32:	09 f0       	breq	.+2      	; 0xc36 <__vector_17+0x30>
     c34:	09 95       	icall
     c36:	ff 91       	pop	r31
     c38:	ef 91       	pop	r30
     c3a:	bf 91       	pop	r27
     c3c:	af 91       	pop	r26
     c3e:	9f 91       	pop	r25
     c40:	8f 91       	pop	r24
     c42:	7f 91       	pop	r23
     c44:	6f 91       	pop	r22
     c46:	5f 91       	pop	r21
     c48:	4f 91       	pop	r20
     c4a:	3f 91       	pop	r19
     c4c:	2f 91       	pop	r18
     c4e:	0f 90       	pop	r0
     c50:	0f be       	out	0x3f, r0	; 63
     c52:	0f 90       	pop	r0
     c54:	1f 90       	pop	r1
     c56:	18 95       	reti

00000c58 <__vector_18>:
     c58:	1f 92       	push	r1
     c5a:	0f 92       	push	r0
     c5c:	0f b6       	in	r0, 0x3f	; 63
     c5e:	0f 92       	push	r0
     c60:	11 24       	eor	r1, r1
     c62:	2f 93       	push	r18
     c64:	3f 93       	push	r19
     c66:	4f 93       	push	r20
     c68:	5f 93       	push	r21
     c6a:	6f 93       	push	r22
     c6c:	7f 93       	push	r23
     c6e:	8f 93       	push	r24
     c70:	9f 93       	push	r25
     c72:	af 93       	push	r26
     c74:	bf 93       	push	r27
     c76:	ef 93       	push	r30
     c78:	ff 93       	push	r31
     c7a:	e0 91 33 20 	lds	r30, 0x2033	; 0x802033 <tc_tcc0_ccc_callback>
     c7e:	f0 91 34 20 	lds	r31, 0x2034	; 0x802034 <tc_tcc0_ccc_callback+0x1>
     c82:	30 97       	sbiw	r30, 0x00	; 0
     c84:	09 f0       	breq	.+2      	; 0xc88 <__vector_18+0x30>
     c86:	09 95       	icall
     c88:	ff 91       	pop	r31
     c8a:	ef 91       	pop	r30
     c8c:	bf 91       	pop	r27
     c8e:	af 91       	pop	r26
     c90:	9f 91       	pop	r25
     c92:	8f 91       	pop	r24
     c94:	7f 91       	pop	r23
     c96:	6f 91       	pop	r22
     c98:	5f 91       	pop	r21
     c9a:	4f 91       	pop	r20
     c9c:	3f 91       	pop	r19
     c9e:	2f 91       	pop	r18
     ca0:	0f 90       	pop	r0
     ca2:	0f be       	out	0x3f, r0	; 63
     ca4:	0f 90       	pop	r0
     ca6:	1f 90       	pop	r1
     ca8:	18 95       	reti

00000caa <__vector_19>:
     caa:	1f 92       	push	r1
     cac:	0f 92       	push	r0
     cae:	0f b6       	in	r0, 0x3f	; 63
     cb0:	0f 92       	push	r0
     cb2:	11 24       	eor	r1, r1
     cb4:	2f 93       	push	r18
     cb6:	3f 93       	push	r19
     cb8:	4f 93       	push	r20
     cba:	5f 93       	push	r21
     cbc:	6f 93       	push	r22
     cbe:	7f 93       	push	r23
     cc0:	8f 93       	push	r24
     cc2:	9f 93       	push	r25
     cc4:	af 93       	push	r26
     cc6:	bf 93       	push	r27
     cc8:	ef 93       	push	r30
     cca:	ff 93       	push	r31
     ccc:	e0 91 31 20 	lds	r30, 0x2031	; 0x802031 <tc_tcc0_ccd_callback>
     cd0:	f0 91 32 20 	lds	r31, 0x2032	; 0x802032 <tc_tcc0_ccd_callback+0x1>
     cd4:	30 97       	sbiw	r30, 0x00	; 0
     cd6:	09 f0       	breq	.+2      	; 0xcda <__vector_19+0x30>
     cd8:	09 95       	icall
     cda:	ff 91       	pop	r31
     cdc:	ef 91       	pop	r30
     cde:	bf 91       	pop	r27
     ce0:	af 91       	pop	r26
     ce2:	9f 91       	pop	r25
     ce4:	8f 91       	pop	r24
     ce6:	7f 91       	pop	r23
     ce8:	6f 91       	pop	r22
     cea:	5f 91       	pop	r21
     cec:	4f 91       	pop	r20
     cee:	3f 91       	pop	r19
     cf0:	2f 91       	pop	r18
     cf2:	0f 90       	pop	r0
     cf4:	0f be       	out	0x3f, r0	; 63
     cf6:	0f 90       	pop	r0
     cf8:	1f 90       	pop	r1
     cfa:	18 95       	reti

00000cfc <__vector_20>:
     cfc:	1f 92       	push	r1
     cfe:	0f 92       	push	r0
     d00:	0f b6       	in	r0, 0x3f	; 63
     d02:	0f 92       	push	r0
     d04:	11 24       	eor	r1, r1
     d06:	2f 93       	push	r18
     d08:	3f 93       	push	r19
     d0a:	4f 93       	push	r20
     d0c:	5f 93       	push	r21
     d0e:	6f 93       	push	r22
     d10:	7f 93       	push	r23
     d12:	8f 93       	push	r24
     d14:	9f 93       	push	r25
     d16:	af 93       	push	r26
     d18:	bf 93       	push	r27
     d1a:	ef 93       	push	r30
     d1c:	ff 93       	push	r31
     d1e:	e0 91 2f 20 	lds	r30, 0x202F	; 0x80202f <tc_tcc1_ovf_callback>
     d22:	f0 91 30 20 	lds	r31, 0x2030	; 0x802030 <tc_tcc1_ovf_callback+0x1>
     d26:	30 97       	sbiw	r30, 0x00	; 0
     d28:	09 f0       	breq	.+2      	; 0xd2c <__vector_20+0x30>
     d2a:	09 95       	icall
     d2c:	ff 91       	pop	r31
     d2e:	ef 91       	pop	r30
     d30:	bf 91       	pop	r27
     d32:	af 91       	pop	r26
     d34:	9f 91       	pop	r25
     d36:	8f 91       	pop	r24
     d38:	7f 91       	pop	r23
     d3a:	6f 91       	pop	r22
     d3c:	5f 91       	pop	r21
     d3e:	4f 91       	pop	r20
     d40:	3f 91       	pop	r19
     d42:	2f 91       	pop	r18
     d44:	0f 90       	pop	r0
     d46:	0f be       	out	0x3f, r0	; 63
     d48:	0f 90       	pop	r0
     d4a:	1f 90       	pop	r1
     d4c:	18 95       	reti

00000d4e <__vector_21>:
     d4e:	1f 92       	push	r1
     d50:	0f 92       	push	r0
     d52:	0f b6       	in	r0, 0x3f	; 63
     d54:	0f 92       	push	r0
     d56:	11 24       	eor	r1, r1
     d58:	2f 93       	push	r18
     d5a:	3f 93       	push	r19
     d5c:	4f 93       	push	r20
     d5e:	5f 93       	push	r21
     d60:	6f 93       	push	r22
     d62:	7f 93       	push	r23
     d64:	8f 93       	push	r24
     d66:	9f 93       	push	r25
     d68:	af 93       	push	r26
     d6a:	bf 93       	push	r27
     d6c:	ef 93       	push	r30
     d6e:	ff 93       	push	r31
     d70:	e0 91 2d 20 	lds	r30, 0x202D	; 0x80202d <tc_tcc1_err_callback>
     d74:	f0 91 2e 20 	lds	r31, 0x202E	; 0x80202e <tc_tcc1_err_callback+0x1>
     d78:	30 97       	sbiw	r30, 0x00	; 0
     d7a:	09 f0       	breq	.+2      	; 0xd7e <__vector_21+0x30>
     d7c:	09 95       	icall
     d7e:	ff 91       	pop	r31
     d80:	ef 91       	pop	r30
     d82:	bf 91       	pop	r27
     d84:	af 91       	pop	r26
     d86:	9f 91       	pop	r25
     d88:	8f 91       	pop	r24
     d8a:	7f 91       	pop	r23
     d8c:	6f 91       	pop	r22
     d8e:	5f 91       	pop	r21
     d90:	4f 91       	pop	r20
     d92:	3f 91       	pop	r19
     d94:	2f 91       	pop	r18
     d96:	0f 90       	pop	r0
     d98:	0f be       	out	0x3f, r0	; 63
     d9a:	0f 90       	pop	r0
     d9c:	1f 90       	pop	r1
     d9e:	18 95       	reti

00000da0 <__vector_22>:
     da0:	1f 92       	push	r1
     da2:	0f 92       	push	r0
     da4:	0f b6       	in	r0, 0x3f	; 63
     da6:	0f 92       	push	r0
     da8:	11 24       	eor	r1, r1
     daa:	2f 93       	push	r18
     dac:	3f 93       	push	r19
     dae:	4f 93       	push	r20
     db0:	5f 93       	push	r21
     db2:	6f 93       	push	r22
     db4:	7f 93       	push	r23
     db6:	8f 93       	push	r24
     db8:	9f 93       	push	r25
     dba:	af 93       	push	r26
     dbc:	bf 93       	push	r27
     dbe:	ef 93       	push	r30
     dc0:	ff 93       	push	r31
     dc2:	e0 91 2b 20 	lds	r30, 0x202B	; 0x80202b <tc_tcc1_cca_callback>
     dc6:	f0 91 2c 20 	lds	r31, 0x202C	; 0x80202c <tc_tcc1_cca_callback+0x1>
     dca:	30 97       	sbiw	r30, 0x00	; 0
     dcc:	09 f0       	breq	.+2      	; 0xdd0 <__vector_22+0x30>
     dce:	09 95       	icall
     dd0:	ff 91       	pop	r31
     dd2:	ef 91       	pop	r30
     dd4:	bf 91       	pop	r27
     dd6:	af 91       	pop	r26
     dd8:	9f 91       	pop	r25
     dda:	8f 91       	pop	r24
     ddc:	7f 91       	pop	r23
     dde:	6f 91       	pop	r22
     de0:	5f 91       	pop	r21
     de2:	4f 91       	pop	r20
     de4:	3f 91       	pop	r19
     de6:	2f 91       	pop	r18
     de8:	0f 90       	pop	r0
     dea:	0f be       	out	0x3f, r0	; 63
     dec:	0f 90       	pop	r0
     dee:	1f 90       	pop	r1
     df0:	18 95       	reti

00000df2 <__vector_23>:
     df2:	1f 92       	push	r1
     df4:	0f 92       	push	r0
     df6:	0f b6       	in	r0, 0x3f	; 63
     df8:	0f 92       	push	r0
     dfa:	11 24       	eor	r1, r1
     dfc:	2f 93       	push	r18
     dfe:	3f 93       	push	r19
     e00:	4f 93       	push	r20
     e02:	5f 93       	push	r21
     e04:	6f 93       	push	r22
     e06:	7f 93       	push	r23
     e08:	8f 93       	push	r24
     e0a:	9f 93       	push	r25
     e0c:	af 93       	push	r26
     e0e:	bf 93       	push	r27
     e10:	ef 93       	push	r30
     e12:	ff 93       	push	r31
     e14:	e0 91 29 20 	lds	r30, 0x2029	; 0x802029 <tc_tcc1_ccb_callback>
     e18:	f0 91 2a 20 	lds	r31, 0x202A	; 0x80202a <tc_tcc1_ccb_callback+0x1>
     e1c:	30 97       	sbiw	r30, 0x00	; 0
     e1e:	09 f0       	breq	.+2      	; 0xe22 <__vector_23+0x30>
     e20:	09 95       	icall
     e22:	ff 91       	pop	r31
     e24:	ef 91       	pop	r30
     e26:	bf 91       	pop	r27
     e28:	af 91       	pop	r26
     e2a:	9f 91       	pop	r25
     e2c:	8f 91       	pop	r24
     e2e:	7f 91       	pop	r23
     e30:	6f 91       	pop	r22
     e32:	5f 91       	pop	r21
     e34:	4f 91       	pop	r20
     e36:	3f 91       	pop	r19
     e38:	2f 91       	pop	r18
     e3a:	0f 90       	pop	r0
     e3c:	0f be       	out	0x3f, r0	; 63
     e3e:	0f 90       	pop	r0
     e40:	1f 90       	pop	r1
     e42:	18 95       	reti

00000e44 <__vector_77>:
     e44:	1f 92       	push	r1
     e46:	0f 92       	push	r0
     e48:	0f b6       	in	r0, 0x3f	; 63
     e4a:	0f 92       	push	r0
     e4c:	11 24       	eor	r1, r1
     e4e:	2f 93       	push	r18
     e50:	3f 93       	push	r19
     e52:	4f 93       	push	r20
     e54:	5f 93       	push	r21
     e56:	6f 93       	push	r22
     e58:	7f 93       	push	r23
     e5a:	8f 93       	push	r24
     e5c:	9f 93       	push	r25
     e5e:	af 93       	push	r26
     e60:	bf 93       	push	r27
     e62:	ef 93       	push	r30
     e64:	ff 93       	push	r31
     e66:	e0 91 27 20 	lds	r30, 0x2027	; 0x802027 <tc_tcd0_ovf_callback>
     e6a:	f0 91 28 20 	lds	r31, 0x2028	; 0x802028 <tc_tcd0_ovf_callback+0x1>
     e6e:	30 97       	sbiw	r30, 0x00	; 0
     e70:	09 f0       	breq	.+2      	; 0xe74 <__vector_77+0x30>
     e72:	09 95       	icall
     e74:	ff 91       	pop	r31
     e76:	ef 91       	pop	r30
     e78:	bf 91       	pop	r27
     e7a:	af 91       	pop	r26
     e7c:	9f 91       	pop	r25
     e7e:	8f 91       	pop	r24
     e80:	7f 91       	pop	r23
     e82:	6f 91       	pop	r22
     e84:	5f 91       	pop	r21
     e86:	4f 91       	pop	r20
     e88:	3f 91       	pop	r19
     e8a:	2f 91       	pop	r18
     e8c:	0f 90       	pop	r0
     e8e:	0f be       	out	0x3f, r0	; 63
     e90:	0f 90       	pop	r0
     e92:	1f 90       	pop	r1
     e94:	18 95       	reti

00000e96 <__vector_78>:
     e96:	1f 92       	push	r1
     e98:	0f 92       	push	r0
     e9a:	0f b6       	in	r0, 0x3f	; 63
     e9c:	0f 92       	push	r0
     e9e:	11 24       	eor	r1, r1
     ea0:	2f 93       	push	r18
     ea2:	3f 93       	push	r19
     ea4:	4f 93       	push	r20
     ea6:	5f 93       	push	r21
     ea8:	6f 93       	push	r22
     eaa:	7f 93       	push	r23
     eac:	8f 93       	push	r24
     eae:	9f 93       	push	r25
     eb0:	af 93       	push	r26
     eb2:	bf 93       	push	r27
     eb4:	ef 93       	push	r30
     eb6:	ff 93       	push	r31
     eb8:	e0 91 25 20 	lds	r30, 0x2025	; 0x802025 <tc_tcd0_err_callback>
     ebc:	f0 91 26 20 	lds	r31, 0x2026	; 0x802026 <tc_tcd0_err_callback+0x1>
     ec0:	30 97       	sbiw	r30, 0x00	; 0
     ec2:	09 f0       	breq	.+2      	; 0xec6 <__vector_78+0x30>
     ec4:	09 95       	icall
     ec6:	ff 91       	pop	r31
     ec8:	ef 91       	pop	r30
     eca:	bf 91       	pop	r27
     ecc:	af 91       	pop	r26
     ece:	9f 91       	pop	r25
     ed0:	8f 91       	pop	r24
     ed2:	7f 91       	pop	r23
     ed4:	6f 91       	pop	r22
     ed6:	5f 91       	pop	r21
     ed8:	4f 91       	pop	r20
     eda:	3f 91       	pop	r19
     edc:	2f 91       	pop	r18
     ede:	0f 90       	pop	r0
     ee0:	0f be       	out	0x3f, r0	; 63
     ee2:	0f 90       	pop	r0
     ee4:	1f 90       	pop	r1
     ee6:	18 95       	reti

00000ee8 <__vector_79>:
     ee8:	1f 92       	push	r1
     eea:	0f 92       	push	r0
     eec:	0f b6       	in	r0, 0x3f	; 63
     eee:	0f 92       	push	r0
     ef0:	11 24       	eor	r1, r1
     ef2:	2f 93       	push	r18
     ef4:	3f 93       	push	r19
     ef6:	4f 93       	push	r20
     ef8:	5f 93       	push	r21
     efa:	6f 93       	push	r22
     efc:	7f 93       	push	r23
     efe:	8f 93       	push	r24
     f00:	9f 93       	push	r25
     f02:	af 93       	push	r26
     f04:	bf 93       	push	r27
     f06:	ef 93       	push	r30
     f08:	ff 93       	push	r31
     f0a:	e0 91 23 20 	lds	r30, 0x2023	; 0x802023 <tc_tcd0_cca_callback>
     f0e:	f0 91 24 20 	lds	r31, 0x2024	; 0x802024 <tc_tcd0_cca_callback+0x1>
     f12:	30 97       	sbiw	r30, 0x00	; 0
     f14:	09 f0       	breq	.+2      	; 0xf18 <__vector_79+0x30>
     f16:	09 95       	icall
     f18:	ff 91       	pop	r31
     f1a:	ef 91       	pop	r30
     f1c:	bf 91       	pop	r27
     f1e:	af 91       	pop	r26
     f20:	9f 91       	pop	r25
     f22:	8f 91       	pop	r24
     f24:	7f 91       	pop	r23
     f26:	6f 91       	pop	r22
     f28:	5f 91       	pop	r21
     f2a:	4f 91       	pop	r20
     f2c:	3f 91       	pop	r19
     f2e:	2f 91       	pop	r18
     f30:	0f 90       	pop	r0
     f32:	0f be       	out	0x3f, r0	; 63
     f34:	0f 90       	pop	r0
     f36:	1f 90       	pop	r1
     f38:	18 95       	reti

00000f3a <__vector_80>:
     f3a:	1f 92       	push	r1
     f3c:	0f 92       	push	r0
     f3e:	0f b6       	in	r0, 0x3f	; 63
     f40:	0f 92       	push	r0
     f42:	11 24       	eor	r1, r1
     f44:	2f 93       	push	r18
     f46:	3f 93       	push	r19
     f48:	4f 93       	push	r20
     f4a:	5f 93       	push	r21
     f4c:	6f 93       	push	r22
     f4e:	7f 93       	push	r23
     f50:	8f 93       	push	r24
     f52:	9f 93       	push	r25
     f54:	af 93       	push	r26
     f56:	bf 93       	push	r27
     f58:	ef 93       	push	r30
     f5a:	ff 93       	push	r31
     f5c:	e0 91 21 20 	lds	r30, 0x2021	; 0x802021 <tc_tcd0_ccb_callback>
     f60:	f0 91 22 20 	lds	r31, 0x2022	; 0x802022 <tc_tcd0_ccb_callback+0x1>
     f64:	30 97       	sbiw	r30, 0x00	; 0
     f66:	09 f0       	breq	.+2      	; 0xf6a <__vector_80+0x30>
     f68:	09 95       	icall
     f6a:	ff 91       	pop	r31
     f6c:	ef 91       	pop	r30
     f6e:	bf 91       	pop	r27
     f70:	af 91       	pop	r26
     f72:	9f 91       	pop	r25
     f74:	8f 91       	pop	r24
     f76:	7f 91       	pop	r23
     f78:	6f 91       	pop	r22
     f7a:	5f 91       	pop	r21
     f7c:	4f 91       	pop	r20
     f7e:	3f 91       	pop	r19
     f80:	2f 91       	pop	r18
     f82:	0f 90       	pop	r0
     f84:	0f be       	out	0x3f, r0	; 63
     f86:	0f 90       	pop	r0
     f88:	1f 90       	pop	r1
     f8a:	18 95       	reti

00000f8c <__vector_81>:
     f8c:	1f 92       	push	r1
     f8e:	0f 92       	push	r0
     f90:	0f b6       	in	r0, 0x3f	; 63
     f92:	0f 92       	push	r0
     f94:	11 24       	eor	r1, r1
     f96:	2f 93       	push	r18
     f98:	3f 93       	push	r19
     f9a:	4f 93       	push	r20
     f9c:	5f 93       	push	r21
     f9e:	6f 93       	push	r22
     fa0:	7f 93       	push	r23
     fa2:	8f 93       	push	r24
     fa4:	9f 93       	push	r25
     fa6:	af 93       	push	r26
     fa8:	bf 93       	push	r27
     faa:	ef 93       	push	r30
     fac:	ff 93       	push	r31
     fae:	e0 91 1f 20 	lds	r30, 0x201F	; 0x80201f <tc_tcd0_ccc_callback>
     fb2:	f0 91 20 20 	lds	r31, 0x2020	; 0x802020 <tc_tcd0_ccc_callback+0x1>
     fb6:	30 97       	sbiw	r30, 0x00	; 0
     fb8:	09 f0       	breq	.+2      	; 0xfbc <__vector_81+0x30>
     fba:	09 95       	icall
     fbc:	ff 91       	pop	r31
     fbe:	ef 91       	pop	r30
     fc0:	bf 91       	pop	r27
     fc2:	af 91       	pop	r26
     fc4:	9f 91       	pop	r25
     fc6:	8f 91       	pop	r24
     fc8:	7f 91       	pop	r23
     fca:	6f 91       	pop	r22
     fcc:	5f 91       	pop	r21
     fce:	4f 91       	pop	r20
     fd0:	3f 91       	pop	r19
     fd2:	2f 91       	pop	r18
     fd4:	0f 90       	pop	r0
     fd6:	0f be       	out	0x3f, r0	; 63
     fd8:	0f 90       	pop	r0
     fda:	1f 90       	pop	r1
     fdc:	18 95       	reti

00000fde <__vector_82>:
     fde:	1f 92       	push	r1
     fe0:	0f 92       	push	r0
     fe2:	0f b6       	in	r0, 0x3f	; 63
     fe4:	0f 92       	push	r0
     fe6:	11 24       	eor	r1, r1
     fe8:	2f 93       	push	r18
     fea:	3f 93       	push	r19
     fec:	4f 93       	push	r20
     fee:	5f 93       	push	r21
     ff0:	6f 93       	push	r22
     ff2:	7f 93       	push	r23
     ff4:	8f 93       	push	r24
     ff6:	9f 93       	push	r25
     ff8:	af 93       	push	r26
     ffa:	bf 93       	push	r27
     ffc:	ef 93       	push	r30
     ffe:	ff 93       	push	r31
    1000:	e0 91 1d 20 	lds	r30, 0x201D	; 0x80201d <tc_tcd0_ccd_callback>
    1004:	f0 91 1e 20 	lds	r31, 0x201E	; 0x80201e <tc_tcd0_ccd_callback+0x1>
    1008:	30 97       	sbiw	r30, 0x00	; 0
    100a:	09 f0       	breq	.+2      	; 0x100e <__vector_82+0x30>
    100c:	09 95       	icall
    100e:	ff 91       	pop	r31
    1010:	ef 91       	pop	r30
    1012:	bf 91       	pop	r27
    1014:	af 91       	pop	r26
    1016:	9f 91       	pop	r25
    1018:	8f 91       	pop	r24
    101a:	7f 91       	pop	r23
    101c:	6f 91       	pop	r22
    101e:	5f 91       	pop	r21
    1020:	4f 91       	pop	r20
    1022:	3f 91       	pop	r19
    1024:	2f 91       	pop	r18
    1026:	0f 90       	pop	r0
    1028:	0f be       	out	0x3f, r0	; 63
    102a:	0f 90       	pop	r0
    102c:	1f 90       	pop	r1
    102e:	18 95       	reti

00001030 <__vector_83>:
    1030:	1f 92       	push	r1
    1032:	0f 92       	push	r0
    1034:	0f b6       	in	r0, 0x3f	; 63
    1036:	0f 92       	push	r0
    1038:	11 24       	eor	r1, r1
    103a:	2f 93       	push	r18
    103c:	3f 93       	push	r19
    103e:	4f 93       	push	r20
    1040:	5f 93       	push	r21
    1042:	6f 93       	push	r22
    1044:	7f 93       	push	r23
    1046:	8f 93       	push	r24
    1048:	9f 93       	push	r25
    104a:	af 93       	push	r26
    104c:	bf 93       	push	r27
    104e:	ef 93       	push	r30
    1050:	ff 93       	push	r31
    1052:	e0 91 1b 20 	lds	r30, 0x201B	; 0x80201b <tc_tcd1_ovf_callback>
    1056:	f0 91 1c 20 	lds	r31, 0x201C	; 0x80201c <tc_tcd1_ovf_callback+0x1>
    105a:	30 97       	sbiw	r30, 0x00	; 0
    105c:	09 f0       	breq	.+2      	; 0x1060 <__vector_83+0x30>
    105e:	09 95       	icall
    1060:	ff 91       	pop	r31
    1062:	ef 91       	pop	r30
    1064:	bf 91       	pop	r27
    1066:	af 91       	pop	r26
    1068:	9f 91       	pop	r25
    106a:	8f 91       	pop	r24
    106c:	7f 91       	pop	r23
    106e:	6f 91       	pop	r22
    1070:	5f 91       	pop	r21
    1072:	4f 91       	pop	r20
    1074:	3f 91       	pop	r19
    1076:	2f 91       	pop	r18
    1078:	0f 90       	pop	r0
    107a:	0f be       	out	0x3f, r0	; 63
    107c:	0f 90       	pop	r0
    107e:	1f 90       	pop	r1
    1080:	18 95       	reti

00001082 <__vector_84>:
    1082:	1f 92       	push	r1
    1084:	0f 92       	push	r0
    1086:	0f b6       	in	r0, 0x3f	; 63
    1088:	0f 92       	push	r0
    108a:	11 24       	eor	r1, r1
    108c:	2f 93       	push	r18
    108e:	3f 93       	push	r19
    1090:	4f 93       	push	r20
    1092:	5f 93       	push	r21
    1094:	6f 93       	push	r22
    1096:	7f 93       	push	r23
    1098:	8f 93       	push	r24
    109a:	9f 93       	push	r25
    109c:	af 93       	push	r26
    109e:	bf 93       	push	r27
    10a0:	ef 93       	push	r30
    10a2:	ff 93       	push	r31
    10a4:	e0 91 19 20 	lds	r30, 0x2019	; 0x802019 <tc_tcd1_err_callback>
    10a8:	f0 91 1a 20 	lds	r31, 0x201A	; 0x80201a <tc_tcd1_err_callback+0x1>
    10ac:	30 97       	sbiw	r30, 0x00	; 0
    10ae:	09 f0       	breq	.+2      	; 0x10b2 <__vector_84+0x30>
    10b0:	09 95       	icall
    10b2:	ff 91       	pop	r31
    10b4:	ef 91       	pop	r30
    10b6:	bf 91       	pop	r27
    10b8:	af 91       	pop	r26
    10ba:	9f 91       	pop	r25
    10bc:	8f 91       	pop	r24
    10be:	7f 91       	pop	r23
    10c0:	6f 91       	pop	r22
    10c2:	5f 91       	pop	r21
    10c4:	4f 91       	pop	r20
    10c6:	3f 91       	pop	r19
    10c8:	2f 91       	pop	r18
    10ca:	0f 90       	pop	r0
    10cc:	0f be       	out	0x3f, r0	; 63
    10ce:	0f 90       	pop	r0
    10d0:	1f 90       	pop	r1
    10d2:	18 95       	reti

000010d4 <__vector_85>:
    10d4:	1f 92       	push	r1
    10d6:	0f 92       	push	r0
    10d8:	0f b6       	in	r0, 0x3f	; 63
    10da:	0f 92       	push	r0
    10dc:	11 24       	eor	r1, r1
    10de:	2f 93       	push	r18
    10e0:	3f 93       	push	r19
    10e2:	4f 93       	push	r20
    10e4:	5f 93       	push	r21
    10e6:	6f 93       	push	r22
    10e8:	7f 93       	push	r23
    10ea:	8f 93       	push	r24
    10ec:	9f 93       	push	r25
    10ee:	af 93       	push	r26
    10f0:	bf 93       	push	r27
    10f2:	ef 93       	push	r30
    10f4:	ff 93       	push	r31
    10f6:	e0 91 17 20 	lds	r30, 0x2017	; 0x802017 <tc_tcd1_cca_callback>
    10fa:	f0 91 18 20 	lds	r31, 0x2018	; 0x802018 <tc_tcd1_cca_callback+0x1>
    10fe:	30 97       	sbiw	r30, 0x00	; 0
    1100:	09 f0       	breq	.+2      	; 0x1104 <__vector_85+0x30>
    1102:	09 95       	icall
    1104:	ff 91       	pop	r31
    1106:	ef 91       	pop	r30
    1108:	bf 91       	pop	r27
    110a:	af 91       	pop	r26
    110c:	9f 91       	pop	r25
    110e:	8f 91       	pop	r24
    1110:	7f 91       	pop	r23
    1112:	6f 91       	pop	r22
    1114:	5f 91       	pop	r21
    1116:	4f 91       	pop	r20
    1118:	3f 91       	pop	r19
    111a:	2f 91       	pop	r18
    111c:	0f 90       	pop	r0
    111e:	0f be       	out	0x3f, r0	; 63
    1120:	0f 90       	pop	r0
    1122:	1f 90       	pop	r1
    1124:	18 95       	reti

00001126 <__vector_86>:
    1126:	1f 92       	push	r1
    1128:	0f 92       	push	r0
    112a:	0f b6       	in	r0, 0x3f	; 63
    112c:	0f 92       	push	r0
    112e:	11 24       	eor	r1, r1
    1130:	2f 93       	push	r18
    1132:	3f 93       	push	r19
    1134:	4f 93       	push	r20
    1136:	5f 93       	push	r21
    1138:	6f 93       	push	r22
    113a:	7f 93       	push	r23
    113c:	8f 93       	push	r24
    113e:	9f 93       	push	r25
    1140:	af 93       	push	r26
    1142:	bf 93       	push	r27
    1144:	ef 93       	push	r30
    1146:	ff 93       	push	r31
    1148:	e0 91 15 20 	lds	r30, 0x2015	; 0x802015 <tc_tcd1_ccb_callback>
    114c:	f0 91 16 20 	lds	r31, 0x2016	; 0x802016 <tc_tcd1_ccb_callback+0x1>
    1150:	30 97       	sbiw	r30, 0x00	; 0
    1152:	09 f0       	breq	.+2      	; 0x1156 <__vector_86+0x30>
    1154:	09 95       	icall
    1156:	ff 91       	pop	r31
    1158:	ef 91       	pop	r30
    115a:	bf 91       	pop	r27
    115c:	af 91       	pop	r26
    115e:	9f 91       	pop	r25
    1160:	8f 91       	pop	r24
    1162:	7f 91       	pop	r23
    1164:	6f 91       	pop	r22
    1166:	5f 91       	pop	r21
    1168:	4f 91       	pop	r20
    116a:	3f 91       	pop	r19
    116c:	2f 91       	pop	r18
    116e:	0f 90       	pop	r0
    1170:	0f be       	out	0x3f, r0	; 63
    1172:	0f 90       	pop	r0
    1174:	1f 90       	pop	r1
    1176:	18 95       	reti

00001178 <__vector_47>:
    1178:	1f 92       	push	r1
    117a:	0f 92       	push	r0
    117c:	0f b6       	in	r0, 0x3f	; 63
    117e:	0f 92       	push	r0
    1180:	11 24       	eor	r1, r1
    1182:	2f 93       	push	r18
    1184:	3f 93       	push	r19
    1186:	4f 93       	push	r20
    1188:	5f 93       	push	r21
    118a:	6f 93       	push	r22
    118c:	7f 93       	push	r23
    118e:	8f 93       	push	r24
    1190:	9f 93       	push	r25
    1192:	af 93       	push	r26
    1194:	bf 93       	push	r27
    1196:	ef 93       	push	r30
    1198:	ff 93       	push	r31
    119a:	e0 91 13 20 	lds	r30, 0x2013	; 0x802013 <tc_tce0_ovf_callback>
    119e:	f0 91 14 20 	lds	r31, 0x2014	; 0x802014 <tc_tce0_ovf_callback+0x1>
    11a2:	30 97       	sbiw	r30, 0x00	; 0
    11a4:	09 f0       	breq	.+2      	; 0x11a8 <__vector_47+0x30>
    11a6:	09 95       	icall
    11a8:	ff 91       	pop	r31
    11aa:	ef 91       	pop	r30
    11ac:	bf 91       	pop	r27
    11ae:	af 91       	pop	r26
    11b0:	9f 91       	pop	r25
    11b2:	8f 91       	pop	r24
    11b4:	7f 91       	pop	r23
    11b6:	6f 91       	pop	r22
    11b8:	5f 91       	pop	r21
    11ba:	4f 91       	pop	r20
    11bc:	3f 91       	pop	r19
    11be:	2f 91       	pop	r18
    11c0:	0f 90       	pop	r0
    11c2:	0f be       	out	0x3f, r0	; 63
    11c4:	0f 90       	pop	r0
    11c6:	1f 90       	pop	r1
    11c8:	18 95       	reti

000011ca <__vector_48>:
    11ca:	1f 92       	push	r1
    11cc:	0f 92       	push	r0
    11ce:	0f b6       	in	r0, 0x3f	; 63
    11d0:	0f 92       	push	r0
    11d2:	11 24       	eor	r1, r1
    11d4:	2f 93       	push	r18
    11d6:	3f 93       	push	r19
    11d8:	4f 93       	push	r20
    11da:	5f 93       	push	r21
    11dc:	6f 93       	push	r22
    11de:	7f 93       	push	r23
    11e0:	8f 93       	push	r24
    11e2:	9f 93       	push	r25
    11e4:	af 93       	push	r26
    11e6:	bf 93       	push	r27
    11e8:	ef 93       	push	r30
    11ea:	ff 93       	push	r31
    11ec:	e0 91 11 20 	lds	r30, 0x2011	; 0x802011 <tc_tce0_err_callback>
    11f0:	f0 91 12 20 	lds	r31, 0x2012	; 0x802012 <tc_tce0_err_callback+0x1>
    11f4:	30 97       	sbiw	r30, 0x00	; 0
    11f6:	09 f0       	breq	.+2      	; 0x11fa <__vector_48+0x30>
    11f8:	09 95       	icall
    11fa:	ff 91       	pop	r31
    11fc:	ef 91       	pop	r30
    11fe:	bf 91       	pop	r27
    1200:	af 91       	pop	r26
    1202:	9f 91       	pop	r25
    1204:	8f 91       	pop	r24
    1206:	7f 91       	pop	r23
    1208:	6f 91       	pop	r22
    120a:	5f 91       	pop	r21
    120c:	4f 91       	pop	r20
    120e:	3f 91       	pop	r19
    1210:	2f 91       	pop	r18
    1212:	0f 90       	pop	r0
    1214:	0f be       	out	0x3f, r0	; 63
    1216:	0f 90       	pop	r0
    1218:	1f 90       	pop	r1
    121a:	18 95       	reti

0000121c <__vector_49>:
    121c:	1f 92       	push	r1
    121e:	0f 92       	push	r0
    1220:	0f b6       	in	r0, 0x3f	; 63
    1222:	0f 92       	push	r0
    1224:	11 24       	eor	r1, r1
    1226:	2f 93       	push	r18
    1228:	3f 93       	push	r19
    122a:	4f 93       	push	r20
    122c:	5f 93       	push	r21
    122e:	6f 93       	push	r22
    1230:	7f 93       	push	r23
    1232:	8f 93       	push	r24
    1234:	9f 93       	push	r25
    1236:	af 93       	push	r26
    1238:	bf 93       	push	r27
    123a:	ef 93       	push	r30
    123c:	ff 93       	push	r31
    123e:	e0 91 0f 20 	lds	r30, 0x200F	; 0x80200f <tc_tce0_cca_callback>
    1242:	f0 91 10 20 	lds	r31, 0x2010	; 0x802010 <tc_tce0_cca_callback+0x1>
    1246:	30 97       	sbiw	r30, 0x00	; 0
    1248:	09 f0       	breq	.+2      	; 0x124c <__vector_49+0x30>
    124a:	09 95       	icall
    124c:	ff 91       	pop	r31
    124e:	ef 91       	pop	r30
    1250:	bf 91       	pop	r27
    1252:	af 91       	pop	r26
    1254:	9f 91       	pop	r25
    1256:	8f 91       	pop	r24
    1258:	7f 91       	pop	r23
    125a:	6f 91       	pop	r22
    125c:	5f 91       	pop	r21
    125e:	4f 91       	pop	r20
    1260:	3f 91       	pop	r19
    1262:	2f 91       	pop	r18
    1264:	0f 90       	pop	r0
    1266:	0f be       	out	0x3f, r0	; 63
    1268:	0f 90       	pop	r0
    126a:	1f 90       	pop	r1
    126c:	18 95       	reti

0000126e <__vector_50>:
    126e:	1f 92       	push	r1
    1270:	0f 92       	push	r0
    1272:	0f b6       	in	r0, 0x3f	; 63
    1274:	0f 92       	push	r0
    1276:	11 24       	eor	r1, r1
    1278:	2f 93       	push	r18
    127a:	3f 93       	push	r19
    127c:	4f 93       	push	r20
    127e:	5f 93       	push	r21
    1280:	6f 93       	push	r22
    1282:	7f 93       	push	r23
    1284:	8f 93       	push	r24
    1286:	9f 93       	push	r25
    1288:	af 93       	push	r26
    128a:	bf 93       	push	r27
    128c:	ef 93       	push	r30
    128e:	ff 93       	push	r31
    1290:	e0 91 0d 20 	lds	r30, 0x200D	; 0x80200d <tc_tce0_ccb_callback>
    1294:	f0 91 0e 20 	lds	r31, 0x200E	; 0x80200e <tc_tce0_ccb_callback+0x1>
    1298:	30 97       	sbiw	r30, 0x00	; 0
    129a:	09 f0       	breq	.+2      	; 0x129e <__vector_50+0x30>
    129c:	09 95       	icall
    129e:	ff 91       	pop	r31
    12a0:	ef 91       	pop	r30
    12a2:	bf 91       	pop	r27
    12a4:	af 91       	pop	r26
    12a6:	9f 91       	pop	r25
    12a8:	8f 91       	pop	r24
    12aa:	7f 91       	pop	r23
    12ac:	6f 91       	pop	r22
    12ae:	5f 91       	pop	r21
    12b0:	4f 91       	pop	r20
    12b2:	3f 91       	pop	r19
    12b4:	2f 91       	pop	r18
    12b6:	0f 90       	pop	r0
    12b8:	0f be       	out	0x3f, r0	; 63
    12ba:	0f 90       	pop	r0
    12bc:	1f 90       	pop	r1
    12be:	18 95       	reti

000012c0 <__vector_51>:
    12c0:	1f 92       	push	r1
    12c2:	0f 92       	push	r0
    12c4:	0f b6       	in	r0, 0x3f	; 63
    12c6:	0f 92       	push	r0
    12c8:	11 24       	eor	r1, r1
    12ca:	2f 93       	push	r18
    12cc:	3f 93       	push	r19
    12ce:	4f 93       	push	r20
    12d0:	5f 93       	push	r21
    12d2:	6f 93       	push	r22
    12d4:	7f 93       	push	r23
    12d6:	8f 93       	push	r24
    12d8:	9f 93       	push	r25
    12da:	af 93       	push	r26
    12dc:	bf 93       	push	r27
    12de:	ef 93       	push	r30
    12e0:	ff 93       	push	r31
    12e2:	e0 91 0b 20 	lds	r30, 0x200B	; 0x80200b <tc_tce0_ccc_callback>
    12e6:	f0 91 0c 20 	lds	r31, 0x200C	; 0x80200c <tc_tce0_ccc_callback+0x1>
    12ea:	30 97       	sbiw	r30, 0x00	; 0
    12ec:	09 f0       	breq	.+2      	; 0x12f0 <__vector_51+0x30>
    12ee:	09 95       	icall
    12f0:	ff 91       	pop	r31
    12f2:	ef 91       	pop	r30
    12f4:	bf 91       	pop	r27
    12f6:	af 91       	pop	r26
    12f8:	9f 91       	pop	r25
    12fa:	8f 91       	pop	r24
    12fc:	7f 91       	pop	r23
    12fe:	6f 91       	pop	r22
    1300:	5f 91       	pop	r21
    1302:	4f 91       	pop	r20
    1304:	3f 91       	pop	r19
    1306:	2f 91       	pop	r18
    1308:	0f 90       	pop	r0
    130a:	0f be       	out	0x3f, r0	; 63
    130c:	0f 90       	pop	r0
    130e:	1f 90       	pop	r1
    1310:	18 95       	reti

00001312 <__vector_52>:
    1312:	1f 92       	push	r1
    1314:	0f 92       	push	r0
    1316:	0f b6       	in	r0, 0x3f	; 63
    1318:	0f 92       	push	r0
    131a:	11 24       	eor	r1, r1
    131c:	2f 93       	push	r18
    131e:	3f 93       	push	r19
    1320:	4f 93       	push	r20
    1322:	5f 93       	push	r21
    1324:	6f 93       	push	r22
    1326:	7f 93       	push	r23
    1328:	8f 93       	push	r24
    132a:	9f 93       	push	r25
    132c:	af 93       	push	r26
    132e:	bf 93       	push	r27
    1330:	ef 93       	push	r30
    1332:	ff 93       	push	r31
    1334:	e0 91 09 20 	lds	r30, 0x2009	; 0x802009 <tc_tce0_ccd_callback>
    1338:	f0 91 0a 20 	lds	r31, 0x200A	; 0x80200a <tc_tce0_ccd_callback+0x1>
    133c:	30 97       	sbiw	r30, 0x00	; 0
    133e:	09 f0       	breq	.+2      	; 0x1342 <__vector_52+0x30>
    1340:	09 95       	icall
    1342:	ff 91       	pop	r31
    1344:	ef 91       	pop	r30
    1346:	bf 91       	pop	r27
    1348:	af 91       	pop	r26
    134a:	9f 91       	pop	r25
    134c:	8f 91       	pop	r24
    134e:	7f 91       	pop	r23
    1350:	6f 91       	pop	r22
    1352:	5f 91       	pop	r21
    1354:	4f 91       	pop	r20
    1356:	3f 91       	pop	r19
    1358:	2f 91       	pop	r18
    135a:	0f 90       	pop	r0
    135c:	0f be       	out	0x3f, r0	; 63
    135e:	0f 90       	pop	r0
    1360:	1f 90       	pop	r1
    1362:	18 95       	reti

00001364 <tc_enable>:
    1364:	cf 93       	push	r28
    1366:	cf b7       	in	r28, 0x3f	; 63
    1368:	f8 94       	cli
    136a:	28 2f       	mov	r18, r24
    136c:	39 2f       	mov	r19, r25
    136e:	21 15       	cp	r18, r1
    1370:	88 e0       	ldi	r24, 0x08	; 8
    1372:	38 07       	cpc	r19, r24
    1374:	39 f4       	brne	.+14     	; 0x1384 <tc_enable+0x20>
    1376:	61 e0       	ldi	r22, 0x01	; 1
    1378:	83 e0       	ldi	r24, 0x03	; 3
    137a:	dc d9       	rcall	.-3144   	; 0x734 <sysclk_enable_module>
    137c:	64 e0       	ldi	r22, 0x04	; 4
    137e:	83 e0       	ldi	r24, 0x03	; 3
    1380:	d9 d9       	rcall	.-3150   	; 0x734 <sysclk_enable_module>
    1382:	2d c0       	rjmp	.+90     	; 0x13de <tc_enable+0x7a>
    1384:	20 34       	cpi	r18, 0x40	; 64
    1386:	88 e0       	ldi	r24, 0x08	; 8
    1388:	38 07       	cpc	r19, r24
    138a:	39 f4       	brne	.+14     	; 0x139a <tc_enable+0x36>
    138c:	62 e0       	ldi	r22, 0x02	; 2
    138e:	83 e0       	ldi	r24, 0x03	; 3
    1390:	d1 d9       	rcall	.-3166   	; 0x734 <sysclk_enable_module>
    1392:	64 e0       	ldi	r22, 0x04	; 4
    1394:	83 e0       	ldi	r24, 0x03	; 3
    1396:	ce d9       	rcall	.-3172   	; 0x734 <sysclk_enable_module>
    1398:	22 c0       	rjmp	.+68     	; 0x13de <tc_enable+0x7a>
    139a:	21 15       	cp	r18, r1
    139c:	89 e0       	ldi	r24, 0x09	; 9
    139e:	38 07       	cpc	r19, r24
    13a0:	39 f4       	brne	.+14     	; 0x13b0 <tc_enable+0x4c>
    13a2:	61 e0       	ldi	r22, 0x01	; 1
    13a4:	84 e0       	ldi	r24, 0x04	; 4
    13a6:	c6 d9       	rcall	.-3188   	; 0x734 <sysclk_enable_module>
    13a8:	64 e0       	ldi	r22, 0x04	; 4
    13aa:	84 e0       	ldi	r24, 0x04	; 4
    13ac:	c3 d9       	rcall	.-3194   	; 0x734 <sysclk_enable_module>
    13ae:	17 c0       	rjmp	.+46     	; 0x13de <tc_enable+0x7a>
    13b0:	20 34       	cpi	r18, 0x40	; 64
    13b2:	89 e0       	ldi	r24, 0x09	; 9
    13b4:	38 07       	cpc	r19, r24
    13b6:	39 f4       	brne	.+14     	; 0x13c6 <tc_enable+0x62>
    13b8:	62 e0       	ldi	r22, 0x02	; 2
    13ba:	84 e0       	ldi	r24, 0x04	; 4
    13bc:	bb d9       	rcall	.-3210   	; 0x734 <sysclk_enable_module>
    13be:	64 e0       	ldi	r22, 0x04	; 4
    13c0:	84 e0       	ldi	r24, 0x04	; 4
    13c2:	b8 d9       	rcall	.-3216   	; 0x734 <sysclk_enable_module>
    13c4:	0c c0       	rjmp	.+24     	; 0x13de <tc_enable+0x7a>
    13c6:	21 15       	cp	r18, r1
    13c8:	3a 40       	sbci	r19, 0x0A	; 10
    13ca:	39 f4       	brne	.+14     	; 0x13da <tc_enable+0x76>
    13cc:	61 e0       	ldi	r22, 0x01	; 1
    13ce:	85 e0       	ldi	r24, 0x05	; 5
    13d0:	b1 d9       	rcall	.-3230   	; 0x734 <sysclk_enable_module>
    13d2:	64 e0       	ldi	r22, 0x04	; 4
    13d4:	85 e0       	ldi	r24, 0x05	; 5
    13d6:	ae d9       	rcall	.-3236   	; 0x734 <sysclk_enable_module>
    13d8:	02 c0       	rjmp	.+4      	; 0x13de <tc_enable+0x7a>
    13da:	cf bf       	out	0x3f, r28	; 63
    13dc:	0e c0       	rjmp	.+28     	; 0x13fa <tc_enable+0x96>
    13de:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <sleepmgr_locks+0x1>
    13e2:	8f 3f       	cpi	r24, 0xFF	; 255
    13e4:	09 f4       	brne	.+2      	; 0x13e8 <tc_enable+0x84>
    13e6:	ff cf       	rjmp	.-2      	; 0x13e6 <tc_enable+0x82>
    13e8:	8f b7       	in	r24, 0x3f	; 63
    13ea:	f8 94       	cli
    13ec:	ee e3       	ldi	r30, 0x3E	; 62
    13ee:	f0 e2       	ldi	r31, 0x20	; 32
    13f0:	90 81       	ld	r25, Z
    13f2:	9f 5f       	subi	r25, 0xFF	; 255
    13f4:	90 83       	st	Z, r25
    13f6:	8f bf       	out	0x3f, r24	; 63
    13f8:	cf bf       	out	0x3f, r28	; 63
    13fa:	cf 91       	pop	r28
    13fc:	08 95       	ret

000013fe <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    13fe:	81 15       	cp	r24, r1
    1400:	28 e0       	ldi	r18, 0x08	; 8
    1402:	92 07       	cpc	r25, r18
    1404:	29 f4       	brne	.+10     	; 0x1410 <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    1406:	60 93 3b 20 	sts	0x203B, r22	; 0x80203b <tc_tcc0_ovf_callback>
    140a:	70 93 3c 20 	sts	0x203C, r23	; 0x80203c <tc_tcc0_ovf_callback+0x1>
    140e:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1410:	80 34       	cpi	r24, 0x40	; 64
    1412:	28 e0       	ldi	r18, 0x08	; 8
    1414:	92 07       	cpc	r25, r18
    1416:	29 f4       	brne	.+10     	; 0x1422 <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    1418:	60 93 2f 20 	sts	0x202F, r22	; 0x80202f <tc_tcc1_ovf_callback>
    141c:	70 93 30 20 	sts	0x2030, r23	; 0x802030 <tc_tcc1_ovf_callback+0x1>
    1420:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    1422:	81 15       	cp	r24, r1
    1424:	29 e0       	ldi	r18, 0x09	; 9
    1426:	92 07       	cpc	r25, r18
    1428:	29 f4       	brne	.+10     	; 0x1434 <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    142a:	60 93 27 20 	sts	0x2027, r22	; 0x802027 <tc_tcd0_ovf_callback>
    142e:	70 93 28 20 	sts	0x2028, r23	; 0x802028 <tc_tcd0_ovf_callback+0x1>
    1432:	08 95       	ret
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    1434:	80 34       	cpi	r24, 0x40	; 64
    1436:	29 e0       	ldi	r18, 0x09	; 9
    1438:	92 07       	cpc	r25, r18
    143a:	29 f4       	brne	.+10     	; 0x1446 <tc_set_overflow_interrupt_callback+0x48>
		tc_tcd1_ovf_callback = callback;
    143c:	60 93 1b 20 	sts	0x201B, r22	; 0x80201b <tc_tcd1_ovf_callback>
    1440:	70 93 1c 20 	sts	0x201C, r23	; 0x80201c <tc_tcd1_ovf_callback+0x1>
    1444:	08 95       	ret
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1446:	81 15       	cp	r24, r1
    1448:	9a 40       	sbci	r25, 0x0A	; 10
    144a:	21 f4       	brne	.+8      	; 0x1454 <tc_set_overflow_interrupt_callback+0x56>
		tc_tce0_ovf_callback = callback;
    144c:	60 93 13 20 	sts	0x2013, r22	; 0x802013 <tc_tce0_ovf_callback>
    1450:	70 93 14 20 	sts	0x2014, r23	; 0x802014 <tc_tce0_ovf_callback+0x1>
    1454:	08 95       	ret

00001456 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    1456:	fc 01       	movw	r30, r24
    1458:	81 81       	ldd	r24, Z+1	; 0x01
    145a:	85 ff       	sbrs	r24, 5
    145c:	fd cf       	rjmp	.-6      	; 0x1458 <usart_putchar+0x2>
    145e:	60 83       	st	Z, r22
    1460:	80 e0       	ldi	r24, 0x00	; 0
    1462:	90 e0       	ldi	r25, 0x00	; 0
    1464:	08 95       	ret

00001466 <usart_getchar>:
    1466:	fc 01       	movw	r30, r24
    1468:	81 81       	ldd	r24, Z+1	; 0x01
    146a:	88 23       	and	r24, r24
    146c:	ec f7       	brge	.-6      	; 0x1468 <usart_getchar+0x2>
    146e:	80 81       	ld	r24, Z
    1470:	08 95       	ret

00001472 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1472:	4f 92       	push	r4
    1474:	5f 92       	push	r5
    1476:	6f 92       	push	r6
    1478:	7f 92       	push	r7
    147a:	8f 92       	push	r8
    147c:	9f 92       	push	r9
    147e:	af 92       	push	r10
    1480:	bf 92       	push	r11
    1482:	cf 92       	push	r12
    1484:	df 92       	push	r13
    1486:	ef 92       	push	r14
    1488:	ff 92       	push	r15
    148a:	0f 93       	push	r16
    148c:	1f 93       	push	r17
    148e:	cf 93       	push	r28
    1490:	df 93       	push	r29
    1492:	ec 01       	movw	r28, r24
    1494:	4a 01       	movw	r8, r20
    1496:	5b 01       	movw	r10, r22
    1498:	28 01       	movw	r4, r16
    149a:	39 01       	movw	r6, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    149c:	d9 01       	movw	r26, r18
    149e:	c8 01       	movw	r24, r16
    14a0:	68 94       	set
    14a2:	12 f8       	bld	r1, 2
    14a4:	b6 95       	lsr	r27
    14a6:	a7 95       	ror	r26
    14a8:	97 95       	ror	r25
    14aa:	87 95       	ror	r24
    14ac:	16 94       	lsr	r1
    14ae:	d1 f7       	brne	.-12     	; 0x14a4 <usart_set_baudrate+0x32>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    14b0:	b9 01       	movw	r22, r18
    14b2:	a8 01       	movw	r20, r16
    14b4:	03 2e       	mov	r0, r19
    14b6:	36 e1       	ldi	r19, 0x16	; 22
    14b8:	76 95       	lsr	r23
    14ba:	67 95       	ror	r22
    14bc:	57 95       	ror	r21
    14be:	47 95       	ror	r20
    14c0:	3a 95       	dec	r19
    14c2:	d1 f7       	brne	.-12     	; 0x14b8 <usart_set_baudrate+0x46>
    14c4:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    14c6:	2c 81       	ldd	r18, Y+4	; 0x04
    14c8:	22 fd       	sbrc	r18, 2
    14ca:	08 c0       	rjmp	.+16     	; 0x14dc <usart_set_baudrate+0x6a>
		max_rate /= 2;
    14cc:	b6 95       	lsr	r27
    14ce:	a7 95       	ror	r26
    14d0:	97 95       	ror	r25
    14d2:	87 95       	ror	r24
		min_rate /= 2;
    14d4:	76 95       	lsr	r23
    14d6:	67 95       	ror	r22
    14d8:	57 95       	ror	r21
    14da:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    14dc:	88 15       	cp	r24, r8
    14de:	99 05       	cpc	r25, r9
    14e0:	aa 05       	cpc	r26, r10
    14e2:	bb 05       	cpc	r27, r11
    14e4:	08 f4       	brcc	.+2      	; 0x14e8 <usart_set_baudrate+0x76>
    14e6:	a6 c0       	rjmp	.+332    	; 0x1634 <usart_set_baudrate+0x1c2>
    14e8:	84 16       	cp	r8, r20
    14ea:	95 06       	cpc	r9, r21
    14ec:	a6 06       	cpc	r10, r22
    14ee:	b7 06       	cpc	r11, r23
    14f0:	08 f4       	brcc	.+2      	; 0x14f4 <usart_set_baudrate+0x82>
    14f2:	a2 c0       	rjmp	.+324    	; 0x1638 <usart_set_baudrate+0x1c6>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    14f4:	8c 81       	ldd	r24, Y+4	; 0x04
    14f6:	82 fd       	sbrc	r24, 2
    14f8:	04 c0       	rjmp	.+8      	; 0x1502 <usart_set_baudrate+0x90>
		baud *= 2;
    14fa:	88 0c       	add	r8, r8
    14fc:	99 1c       	adc	r9, r9
    14fe:	aa 1c       	adc	r10, r10
    1500:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1502:	c3 01       	movw	r24, r6
    1504:	b2 01       	movw	r22, r4
    1506:	a5 01       	movw	r20, r10
    1508:	94 01       	movw	r18, r8
    150a:	0e 94 05 14 	call	0x280a	; 0x280a <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    150e:	2f 3f       	cpi	r18, 0xFF	; 255
    1510:	31 05       	cpc	r19, r1
    1512:	41 05       	cpc	r20, r1
    1514:	51 05       	cpc	r21, r1
    1516:	08 f4       	brcc	.+2      	; 0x151a <usart_set_baudrate+0xa8>
    1518:	91 c0       	rjmp	.+290    	; 0x163c <usart_set_baudrate+0x1ca>
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		baud *= 2;
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
    151a:	c1 2c       	mov	r12, r1
    151c:	d1 2c       	mov	r13, r1
    151e:	76 01       	movw	r14, r12
    1520:	ca 94       	dec	r12
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1522:	19 ef       	ldi	r17, 0xF9	; 249
    1524:	05 c0       	rjmp	.+10     	; 0x1530 <usart_set_baudrate+0xbe>
		if (ratio < limit) {
    1526:	2c 15       	cp	r18, r12
    1528:	3d 05       	cpc	r19, r13
    152a:	4e 05       	cpc	r20, r14
    152c:	5f 05       	cpc	r21, r15
    152e:	68 f0       	brcs	.+26     	; 0x154a <usart_set_baudrate+0xd8>
			break;
		}

		limit <<= 1;
    1530:	cc 0c       	add	r12, r12
    1532:	dd 1c       	adc	r13, r13
    1534:	ee 1c       	adc	r14, r14
    1536:	ff 1c       	adc	r15, r15

		if (exp < -3) {
    1538:	1d 3f       	cpi	r17, 0xFD	; 253
    153a:	14 f4       	brge	.+4      	; 0x1540 <usart_set_baudrate+0xce>
			limit |= 1;
    153c:	68 94       	set
    153e:	c0 f8       	bld	r12, 0

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1540:	1f 5f       	subi	r17, 0xFF	; 255
    1542:	17 30       	cpi	r17, 0x07	; 7
    1544:	81 f7       	brne	.-32     	; 0x1526 <usart_set_baudrate+0xb4>
    1546:	21 2f       	mov	r18, r17
    1548:	50 c0       	rjmp	.+160    	; 0x15ea <usart_set_baudrate+0x178>
    154a:	21 2f       	mov	r18, r17
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    154c:	11 23       	and	r17, r17
    154e:	0c f0       	brlt	.+2      	; 0x1552 <usart_set_baudrate+0xe0>
    1550:	4c c0       	rjmp	.+152    	; 0x15ea <usart_set_baudrate+0x178>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1552:	d5 01       	movw	r26, r10
    1554:	c4 01       	movw	r24, r8
    1556:	88 0f       	add	r24, r24
    1558:	99 1f       	adc	r25, r25
    155a:	aa 1f       	adc	r26, r26
    155c:	bb 1f       	adc	r27, r27
    155e:	88 0f       	add	r24, r24
    1560:	99 1f       	adc	r25, r25
    1562:	aa 1f       	adc	r26, r26
    1564:	bb 1f       	adc	r27, r27
    1566:	88 0f       	add	r24, r24
    1568:	99 1f       	adc	r25, r25
    156a:	aa 1f       	adc	r26, r26
    156c:	bb 1f       	adc	r27, r27
    156e:	48 1a       	sub	r4, r24
    1570:	59 0a       	sbc	r5, r25
    1572:	6a 0a       	sbc	r6, r26
    1574:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1576:	1e 3f       	cpi	r17, 0xFE	; 254
    1578:	f4 f4       	brge	.+60     	; 0x15b6 <usart_set_baudrate+0x144>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    157a:	6d ef       	ldi	r22, 0xFD	; 253
    157c:	7f ef       	ldi	r23, 0xFF	; 255
    157e:	61 1b       	sub	r22, r17
    1580:	71 09       	sbc	r23, r1
    1582:	17 fd       	sbrc	r17, 7
    1584:	73 95       	inc	r23
    1586:	04 c0       	rjmp	.+8      	; 0x1590 <usart_set_baudrate+0x11e>
    1588:	44 0c       	add	r4, r4
    158a:	55 1c       	adc	r5, r5
    158c:	66 1c       	adc	r6, r6
    158e:	77 1c       	adc	r7, r7
    1590:	6a 95       	dec	r22
    1592:	d2 f7       	brpl	.-12     	; 0x1588 <usart_set_baudrate+0x116>
    1594:	d5 01       	movw	r26, r10
    1596:	c4 01       	movw	r24, r8
    1598:	b6 95       	lsr	r27
    159a:	a7 95       	ror	r26
    159c:	97 95       	ror	r25
    159e:	87 95       	ror	r24
    15a0:	bc 01       	movw	r22, r24
    15a2:	cd 01       	movw	r24, r26
    15a4:	64 0d       	add	r22, r4
    15a6:	75 1d       	adc	r23, r5
    15a8:	86 1d       	adc	r24, r6
    15aa:	97 1d       	adc	r25, r7
    15ac:	a5 01       	movw	r20, r10
    15ae:	94 01       	movw	r18, r8
    15b0:	0e 94 05 14 	call	0x280a	; 0x280a <__udivmodsi4>
    15b4:	36 c0       	rjmp	.+108    	; 0x1622 <usart_set_baudrate+0x1b0>
		} else {
			baud <<= exp + 3;
    15b6:	23 e0       	ldi	r18, 0x03	; 3
    15b8:	21 0f       	add	r18, r17
    15ba:	d5 01       	movw	r26, r10
    15bc:	c4 01       	movw	r24, r8
    15be:	04 c0       	rjmp	.+8      	; 0x15c8 <usart_set_baudrate+0x156>
    15c0:	88 0f       	add	r24, r24
    15c2:	99 1f       	adc	r25, r25
    15c4:	aa 1f       	adc	r26, r26
    15c6:	bb 1f       	adc	r27, r27
    15c8:	2a 95       	dec	r18
    15ca:	d2 f7       	brpl	.-12     	; 0x15c0 <usart_set_baudrate+0x14e>
    15cc:	9c 01       	movw	r18, r24
    15ce:	ad 01       	movw	r20, r26
			div = (cpu_hz + baud / 2) / baud;
    15d0:	b6 95       	lsr	r27
    15d2:	a7 95       	ror	r26
    15d4:	97 95       	ror	r25
    15d6:	87 95       	ror	r24
    15d8:	bc 01       	movw	r22, r24
    15da:	cd 01       	movw	r24, r26
    15dc:	64 0d       	add	r22, r4
    15de:	75 1d       	adc	r23, r5
    15e0:	86 1d       	adc	r24, r6
    15e2:	97 1d       	adc	r25, r7
    15e4:	0e 94 05 14 	call	0x280a	; 0x280a <__udivmodsi4>
    15e8:	1c c0       	rjmp	.+56     	; 0x1622 <usart_set_baudrate+0x1b0>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    15ea:	2d 5f       	subi	r18, 0xFD	; 253
    15ec:	d5 01       	movw	r26, r10
    15ee:	c4 01       	movw	r24, r8
    15f0:	04 c0       	rjmp	.+8      	; 0x15fa <usart_set_baudrate+0x188>
    15f2:	88 0f       	add	r24, r24
    15f4:	99 1f       	adc	r25, r25
    15f6:	aa 1f       	adc	r26, r26
    15f8:	bb 1f       	adc	r27, r27
    15fa:	2a 95       	dec	r18
    15fc:	d2 f7       	brpl	.-12     	; 0x15f2 <usart_set_baudrate+0x180>
    15fe:	9c 01       	movw	r18, r24
    1600:	ad 01       	movw	r20, r26
		div = (cpu_hz + baud / 2) / baud - 1;
    1602:	b6 95       	lsr	r27
    1604:	a7 95       	ror	r26
    1606:	97 95       	ror	r25
    1608:	87 95       	ror	r24
    160a:	bc 01       	movw	r22, r24
    160c:	cd 01       	movw	r24, r26
    160e:	64 0d       	add	r22, r4
    1610:	75 1d       	adc	r23, r5
    1612:	86 1d       	adc	r24, r6
    1614:	97 1d       	adc	r25, r7
    1616:	0e 94 05 14 	call	0x280a	; 0x280a <__udivmodsi4>
    161a:	21 50       	subi	r18, 0x01	; 1
    161c:	31 09       	sbc	r19, r1
    161e:	41 09       	sbc	r20, r1
    1620:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    1622:	83 2f       	mov	r24, r19
    1624:	8f 70       	andi	r24, 0x0F	; 15
    1626:	12 95       	swap	r17
    1628:	10 7f       	andi	r17, 0xF0	; 240
    162a:	18 2b       	or	r17, r24
    162c:	1f 83       	std	Y+7, r17	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    162e:	2e 83       	std	Y+6, r18	; 0x06

	return true;
    1630:	81 e0       	ldi	r24, 0x01	; 1
    1632:	18 c0       	rjmp	.+48     	; 0x1664 <usart_set_baudrate+0x1f2>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    1634:	80 e0       	ldi	r24, 0x00	; 0
    1636:	16 c0       	rjmp	.+44     	; 0x1664 <usart_set_baudrate+0x1f2>
    1638:	80 e0       	ldi	r24, 0x00	; 0
    163a:	14 c0       	rjmp	.+40     	; 0x1664 <usart_set_baudrate+0x1f2>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    163c:	d5 01       	movw	r26, r10
    163e:	c4 01       	movw	r24, r8
    1640:	88 0f       	add	r24, r24
    1642:	99 1f       	adc	r25, r25
    1644:	aa 1f       	adc	r26, r26
    1646:	bb 1f       	adc	r27, r27
    1648:	88 0f       	add	r24, r24
    164a:	99 1f       	adc	r25, r25
    164c:	aa 1f       	adc	r26, r26
    164e:	bb 1f       	adc	r27, r27
    1650:	88 0f       	add	r24, r24
    1652:	99 1f       	adc	r25, r25
    1654:	aa 1f       	adc	r26, r26
    1656:	bb 1f       	adc	r27, r27
    1658:	48 1a       	sub	r4, r24
    165a:	59 0a       	sbc	r5, r25
    165c:	6a 0a       	sbc	r6, r26
    165e:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1660:	19 ef       	ldi	r17, 0xF9	; 249
    1662:	8b cf       	rjmp	.-234    	; 0x157a <usart_set_baudrate+0x108>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    1664:	df 91       	pop	r29
    1666:	cf 91       	pop	r28
    1668:	1f 91       	pop	r17
    166a:	0f 91       	pop	r16
    166c:	ff 90       	pop	r15
    166e:	ef 90       	pop	r14
    1670:	df 90       	pop	r13
    1672:	cf 90       	pop	r12
    1674:	bf 90       	pop	r11
    1676:	af 90       	pop	r10
    1678:	9f 90       	pop	r9
    167a:	8f 90       	pop	r8
    167c:	7f 90       	pop	r7
    167e:	6f 90       	pop	r6
    1680:	5f 90       	pop	r5
    1682:	4f 90       	pop	r4
    1684:	08 95       	ret

00001686 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    1686:	0f 93       	push	r16
    1688:	1f 93       	push	r17
    168a:	cf 93       	push	r28
    168c:	df 93       	push	r29
    168e:	ec 01       	movw	r28, r24
    1690:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    1692:	00 97       	sbiw	r24, 0x00	; 0
    1694:	09 f4       	brne	.+2      	; 0x1698 <usart_init_rs232+0x12>
    1696:	cc c0       	rjmp	.+408    	; 0x1830 <usart_init_rs232+0x1aa>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    1698:	80 3c       	cpi	r24, 0xC0	; 192
    169a:	91 05       	cpc	r25, r1
    169c:	21 f4       	brne	.+8      	; 0x16a6 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    169e:	60 e1       	ldi	r22, 0x10	; 16
    16a0:	80 e0       	ldi	r24, 0x00	; 0
    16a2:	48 d8       	rcall	.-3952   	; 0x734 <sysclk_enable_module>
    16a4:	c5 c0       	rjmp	.+394    	; 0x1830 <usart_init_rs232+0x1aa>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    16a6:	c1 15       	cp	r28, r1
    16a8:	84 e0       	ldi	r24, 0x04	; 4
    16aa:	d8 07       	cpc	r29, r24
    16ac:	21 f4       	brne	.+8      	; 0x16b6 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    16ae:	64 e0       	ldi	r22, 0x04	; 4
    16b0:	80 e0       	ldi	r24, 0x00	; 0
    16b2:	40 d8       	rcall	.-3968   	; 0x734 <sysclk_enable_module>
    16b4:	bd c0       	rjmp	.+378    	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    16b6:	c0 38       	cpi	r28, 0x80	; 128
    16b8:	e1 e0       	ldi	r30, 0x01	; 1
    16ba:	de 07       	cpc	r29, r30
    16bc:	21 f4       	brne	.+8      	; 0x16c6 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    16be:	62 e0       	ldi	r22, 0x02	; 2
    16c0:	80 e0       	ldi	r24, 0x00	; 0
    16c2:	38 d8       	rcall	.-3984   	; 0x734 <sysclk_enable_module>
    16c4:	b5 c0       	rjmp	.+362    	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    16c6:	c1 15       	cp	r28, r1
    16c8:	f1 e0       	ldi	r31, 0x01	; 1
    16ca:	df 07       	cpc	r29, r31
    16cc:	21 f4       	brne	.+8      	; 0x16d6 <usart_init_rs232+0x50>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    16ce:	61 e0       	ldi	r22, 0x01	; 1
    16d0:	80 e0       	ldi	r24, 0x00	; 0
    16d2:	30 d8       	rcall	.-4000   	; 0x734 <sysclk_enable_module>
    16d4:	ad c0       	rjmp	.+346    	; 0x1830 <usart_init_rs232+0x1aa>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    16d6:	c0 38       	cpi	r28, 0x80	; 128
    16d8:	83 e0       	ldi	r24, 0x03	; 3
    16da:	d8 07       	cpc	r29, r24
    16dc:	21 f4       	brne	.+8      	; 0x16e6 <usart_init_rs232+0x60>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    16de:	61 e0       	ldi	r22, 0x01	; 1
    16e0:	81 e0       	ldi	r24, 0x01	; 1
    16e2:	28 d8       	rcall	.-4016   	; 0x734 <sysclk_enable_module>
    16e4:	a5 c0       	rjmp	.+330    	; 0x1830 <usart_init_rs232+0x1aa>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    16e6:	c1 15       	cp	r28, r1
    16e8:	e2 e0       	ldi	r30, 0x02	; 2
    16ea:	de 07       	cpc	r29, r30
    16ec:	21 f4       	brne	.+8      	; 0x16f6 <usart_init_rs232+0x70>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    16ee:	62 e0       	ldi	r22, 0x02	; 2
    16f0:	81 e0       	ldi	r24, 0x01	; 1
    16f2:	20 d8       	rcall	.-4032   	; 0x734 <sysclk_enable_module>
    16f4:	9d c0       	rjmp	.+314    	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    16f6:	c0 32       	cpi	r28, 0x20	; 32
    16f8:	f3 e0       	ldi	r31, 0x03	; 3
    16fa:	df 07       	cpc	r29, r31
    16fc:	21 f4       	brne	.+8      	; 0x1706 <usart_init_rs232+0x80>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    16fe:	64 e0       	ldi	r22, 0x04	; 4
    1700:	82 e0       	ldi	r24, 0x02	; 2
    1702:	18 d8       	rcall	.-4048   	; 0x734 <sysclk_enable_module>
    1704:	95 c0       	rjmp	.+298    	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    1706:	c1 15       	cp	r28, r1
    1708:	88 e0       	ldi	r24, 0x08	; 8
    170a:	d8 07       	cpc	r29, r24
    170c:	21 f4       	brne	.+8      	; 0x1716 <usart_init_rs232+0x90>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    170e:	61 e0       	ldi	r22, 0x01	; 1
    1710:	83 e0       	ldi	r24, 0x03	; 3
    1712:	10 d8       	rcall	.-4064   	; 0x734 <sysclk_enable_module>
    1714:	8d c0       	rjmp	.+282    	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    1716:	c1 15       	cp	r28, r1
    1718:	e9 e0       	ldi	r30, 0x09	; 9
    171a:	de 07       	cpc	r29, r30
    171c:	21 f4       	brne	.+8      	; 0x1726 <usart_init_rs232+0xa0>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    171e:	61 e0       	ldi	r22, 0x01	; 1
    1720:	84 e0       	ldi	r24, 0x04	; 4
    1722:	08 d8       	rcall	.-4080   	; 0x734 <sysclk_enable_module>
    1724:	85 c0       	rjmp	.+266    	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    1726:	c1 15       	cp	r28, r1
    1728:	fa e0       	ldi	r31, 0x0A	; 10
    172a:	df 07       	cpc	r29, r31
    172c:	21 f4       	brne	.+8      	; 0x1736 <usart_init_rs232+0xb0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    172e:	61 e0       	ldi	r22, 0x01	; 1
    1730:	85 e0       	ldi	r24, 0x05	; 5
    1732:	00 d8       	rcall	.-4096   	; 0x734 <sysclk_enable_module>
    1734:	7d c0       	rjmp	.+250    	; 0x1830 <usart_init_rs232+0x1aa>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    1736:	c0 34       	cpi	r28, 0x40	; 64
    1738:	88 e0       	ldi	r24, 0x08	; 8
    173a:	d8 07       	cpc	r29, r24
    173c:	29 f4       	brne	.+10     	; 0x1748 <usart_init_rs232+0xc2>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    173e:	62 e0       	ldi	r22, 0x02	; 2
    1740:	83 e0       	ldi	r24, 0x03	; 3
    1742:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    1746:	74 c0       	rjmp	.+232    	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1748:	c0 34       	cpi	r28, 0x40	; 64
    174a:	e9 e0       	ldi	r30, 0x09	; 9
    174c:	de 07       	cpc	r29, r30
    174e:	29 f4       	brne	.+10     	; 0x175a <usart_init_rs232+0xd4>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1750:	62 e0       	ldi	r22, 0x02	; 2
    1752:	84 e0       	ldi	r24, 0x04	; 4
    1754:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    1758:	6b c0       	rjmp	.+214    	; 0x1830 <usart_init_rs232+0x1aa>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    175a:	c0 39       	cpi	r28, 0x90	; 144
    175c:	f8 e0       	ldi	r31, 0x08	; 8
    175e:	df 07       	cpc	r29, r31
    1760:	29 f4       	brne	.+10     	; 0x176c <usart_init_rs232+0xe6>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1762:	64 e0       	ldi	r22, 0x04	; 4
    1764:	83 e0       	ldi	r24, 0x03	; 3
    1766:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    176a:	62 c0       	rjmp	.+196    	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    176c:	c0 39       	cpi	r28, 0x90	; 144
    176e:	89 e0       	ldi	r24, 0x09	; 9
    1770:	d8 07       	cpc	r29, r24
    1772:	29 f4       	brne	.+10     	; 0x177e <usart_init_rs232+0xf8>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1774:	64 e0       	ldi	r22, 0x04	; 4
    1776:	84 e0       	ldi	r24, 0x04	; 4
    1778:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    177c:	59 c0       	rjmp	.+178    	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    177e:	c0 39       	cpi	r28, 0x90	; 144
    1780:	ea e0       	ldi	r30, 0x0A	; 10
    1782:	de 07       	cpc	r29, r30
    1784:	29 f4       	brne	.+10     	; 0x1790 <usart_init_rs232+0x10a>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1786:	64 e0       	ldi	r22, 0x04	; 4
    1788:	85 e0       	ldi	r24, 0x05	; 5
    178a:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    178e:	50 c0       	rjmp	.+160    	; 0x1830 <usart_init_rs232+0x1aa>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    1790:	c0 3c       	cpi	r28, 0xC0	; 192
    1792:	f8 e0       	ldi	r31, 0x08	; 8
    1794:	df 07       	cpc	r29, r31
    1796:	29 f4       	brne	.+10     	; 0x17a2 <usart_init_rs232+0x11c>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    1798:	68 e0       	ldi	r22, 0x08	; 8
    179a:	83 e0       	ldi	r24, 0x03	; 3
    179c:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    17a0:	47 c0       	rjmp	.+142    	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    17a2:	c0 3c       	cpi	r28, 0xC0	; 192
    17a4:	89 e0       	ldi	r24, 0x09	; 9
    17a6:	d8 07       	cpc	r29, r24
    17a8:	29 f4       	brne	.+10     	; 0x17b4 <usart_init_rs232+0x12e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    17aa:	68 e0       	ldi	r22, 0x08	; 8
    17ac:	84 e0       	ldi	r24, 0x04	; 4
    17ae:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    17b2:	3e c0       	rjmp	.+124    	; 0x1830 <usart_init_rs232+0x1aa>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    17b4:	c0 3a       	cpi	r28, 0xA0	; 160
    17b6:	e8 e0       	ldi	r30, 0x08	; 8
    17b8:	de 07       	cpc	r29, r30
    17ba:	29 f4       	brne	.+10     	; 0x17c6 <usart_init_rs232+0x140>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    17bc:	60 e1       	ldi	r22, 0x10	; 16
    17be:	83 e0       	ldi	r24, 0x03	; 3
    17c0:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    17c4:	35 c0       	rjmp	.+106    	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    17c6:	c0 3a       	cpi	r28, 0xA0	; 160
    17c8:	f9 e0       	ldi	r31, 0x09	; 9
    17ca:	df 07       	cpc	r29, r31
    17cc:	29 f4       	brne	.+10     	; 0x17d8 <usart_init_rs232+0x152>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    17ce:	60 e1       	ldi	r22, 0x10	; 16
    17d0:	84 e0       	ldi	r24, 0x04	; 4
    17d2:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    17d6:	2c c0       	rjmp	.+88     	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    17d8:	c0 3a       	cpi	r28, 0xA0	; 160
    17da:	8a e0       	ldi	r24, 0x0A	; 10
    17dc:	d8 07       	cpc	r29, r24
    17de:	29 f4       	brne	.+10     	; 0x17ea <usart_init_rs232+0x164>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    17e0:	60 e1       	ldi	r22, 0x10	; 16
    17e2:	85 e0       	ldi	r24, 0x05	; 5
    17e4:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    17e8:	23 c0       	rjmp	.+70     	; 0x1830 <usart_init_rs232+0x1aa>
	else if (module == &USARTF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    17ea:	c0 3b       	cpi	r28, 0xB0	; 176
    17ec:	e8 e0       	ldi	r30, 0x08	; 8
    17ee:	de 07       	cpc	r29, r30
    17f0:	29 f4       	brne	.+10     	; 0x17fc <usart_init_rs232+0x176>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    17f2:	60 e2       	ldi	r22, 0x20	; 32
    17f4:	83 e0       	ldi	r24, 0x03	; 3
    17f6:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    17fa:	1a c0       	rjmp	.+52     	; 0x1830 <usart_init_rs232+0x1aa>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    17fc:	c0 3b       	cpi	r28, 0xB0	; 176
    17fe:	f9 e0       	ldi	r31, 0x09	; 9
    1800:	df 07       	cpc	r29, r31
    1802:	29 f4       	brne	.+10     	; 0x180e <usart_init_rs232+0x188>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    1804:	60 e2       	ldi	r22, 0x20	; 32
    1806:	84 e0       	ldi	r24, 0x04	; 4
    1808:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    180c:	11 c0       	rjmp	.+34     	; 0x1830 <usart_init_rs232+0x1aa>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    180e:	c0 38       	cpi	r28, 0x80	; 128
    1810:	84 e0       	ldi	r24, 0x04	; 4
    1812:	d8 07       	cpc	r29, r24
    1814:	29 f4       	brne	.+10     	; 0x1820 <usart_init_rs232+0x19a>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    1816:	60 e4       	ldi	r22, 0x40	; 64
    1818:	83 e0       	ldi	r24, 0x03	; 3
    181a:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
    181e:	08 c0       	rjmp	.+16     	; 0x1830 <usart_init_rs232+0x1aa>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1820:	c0 3a       	cpi	r28, 0xA0	; 160
    1822:	e4 e0       	ldi	r30, 0x04	; 4
    1824:	de 07       	cpc	r29, r30
    1826:	21 f4       	brne	.+8      	; 0x1830 <usart_init_rs232+0x1aa>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    1828:	60 e4       	ldi	r22, 0x40	; 64
    182a:	85 e0       	ldi	r24, 0x05	; 5
    182c:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1830:	8d 81       	ldd	r24, Y+5	; 0x05
    1832:	8f 73       	andi	r24, 0x3F	; 63
    1834:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    1836:	f8 01       	movw	r30, r16
    1838:	94 81       	ldd	r25, Z+4	; 0x04
    183a:	85 81       	ldd	r24, Z+5	; 0x05
    183c:	89 2b       	or	r24, r25
    183e:	96 81       	ldd	r25, Z+6	; 0x06
    1840:	99 23       	and	r25, r25
    1842:	11 f0       	breq	.+4      	; 0x1848 <usart_init_rs232+0x1c2>
    1844:	98 e0       	ldi	r25, 0x08	; 8
    1846:	01 c0       	rjmp	.+2      	; 0x184a <usart_init_rs232+0x1c4>
    1848:	90 e0       	ldi	r25, 0x00	; 0
    184a:	89 2b       	or	r24, r25
    184c:	8d 83       	std	Y+5, r24	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    184e:	f8 01       	movw	r30, r16
    1850:	40 81       	ld	r20, Z
    1852:	51 81       	ldd	r21, Z+1	; 0x01
    1854:	62 81       	ldd	r22, Z+2	; 0x02
    1856:	73 81       	ldd	r23, Z+3	; 0x03
    1858:	00 e0       	ldi	r16, 0x00	; 0
    185a:	18 e4       	ldi	r17, 0x48	; 72
    185c:	28 ee       	ldi	r18, 0xE8	; 232
    185e:	31 e0       	ldi	r19, 0x01	; 1
    1860:	ce 01       	movw	r24, r28
    1862:	07 de       	rcall	.-1010   	; 0x1472 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1864:	9c 81       	ldd	r25, Y+4	; 0x04
    1866:	98 60       	ori	r25, 0x08	; 8
    1868:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    186a:	9c 81       	ldd	r25, Y+4	; 0x04
    186c:	90 61       	ori	r25, 0x10	; 16
    186e:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    1870:	df 91       	pop	r29
    1872:	cf 91       	pop	r28
    1874:	1f 91       	pop	r17
    1876:	0f 91       	pop	r16
    1878:	08 95       	ret

0000187a <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    187a:	cf 93       	push	r28
    187c:	df 93       	push	r29
    187e:	1f 92       	push	r1
    1880:	cd b7       	in	r28, 0x3d	; 61
    1882:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    1884:	8f e3       	ldi	r24, 0x3F	; 63
    1886:	90 e0       	ldi	r25, 0x00	; 0
    1888:	fc 01       	movw	r30, r24
    188a:	80 81       	ld	r24, Z
    188c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    188e:	f8 94       	cli
	return flags;
    1890:	89 81       	ldd	r24, Y+1	; 0x01
}
    1892:	0f 90       	pop	r0
    1894:	df 91       	pop	r29
    1896:	cf 91       	pop	r28
    1898:	08 95       	ret

0000189a <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    189a:	cf 93       	push	r28
    189c:	df 93       	push	r29
    189e:	1f 92       	push	r1
    18a0:	cd b7       	in	r28, 0x3d	; 61
    18a2:	de b7       	in	r29, 0x3e	; 62
    18a4:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    18a6:	8f e3       	ldi	r24, 0x3F	; 63
    18a8:	90 e0       	ldi	r25, 0x00	; 0
    18aa:	29 81       	ldd	r18, Y+1	; 0x01
    18ac:	fc 01       	movw	r30, r24
    18ae:	20 83       	st	Z, r18
}
    18b0:	0f 90       	pop	r0
    18b2:	df 91       	pop	r29
    18b4:	cf 91       	pop	r28
    18b6:	08 95       	ret

000018b8 <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
    18b8:	cf 93       	push	r28
    18ba:	df 93       	push	r29
    18bc:	1f 92       	push	r1
    18be:	cd b7       	in	r28, 0x3d	; 61
    18c0:	de b7       	in	r29, 0x3e	; 62
    18c2:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
    18c4:	89 81       	ldd	r24, Y+1	; 0x01
    18c6:	88 2f       	mov	r24, r24
    18c8:	90 e0       	ldi	r25, 0x00	; 0
    18ca:	82 30       	cpi	r24, 0x02	; 2
    18cc:	91 05       	cpc	r25, r1
    18ce:	51 f0       	breq	.+20     	; 0x18e4 <osc_get_rate+0x2c>
    18d0:	84 30       	cpi	r24, 0x04	; 4
    18d2:	91 05       	cpc	r25, r1
    18d4:	61 f0       	breq	.+24     	; 0x18ee <osc_get_rate+0x36>
    18d6:	01 97       	sbiw	r24, 0x01	; 1
    18d8:	79 f4       	brne	.+30     	; 0x18f8 <osc_get_rate+0x40>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
    18da:	80 e8       	ldi	r24, 0x80	; 128
    18dc:	94 e8       	ldi	r25, 0x84	; 132
    18de:	ae e1       	ldi	r26, 0x1E	; 30
    18e0:	b0 e0       	ldi	r27, 0x00	; 0
    18e2:	0d c0       	rjmp	.+26     	; 0x18fe <osc_get_rate+0x46>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
#else
		return 32000000UL;
    18e4:	80 e0       	ldi	r24, 0x00	; 0
    18e6:	98 e4       	ldi	r25, 0x48	; 72
    18e8:	a8 ee       	ldi	r26, 0xE8	; 232
    18ea:	b1 e0       	ldi	r27, 0x01	; 1
    18ec:	08 c0       	rjmp	.+16     	; 0x18fe <osc_get_rate+0x46>
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
    18ee:	80 e0       	ldi	r24, 0x00	; 0
    18f0:	90 e8       	ldi	r25, 0x80	; 128
    18f2:	a0 e0       	ldi	r26, 0x00	; 0
    18f4:	b0 e0       	ldi	r27, 0x00	; 0
    18f6:	03 c0       	rjmp	.+6      	; 0x18fe <osc_get_rate+0x46>
		return BOARD_XOSC_HZ;
#endif

	default:
		Assert(false);
		return 0;
    18f8:	80 e0       	ldi	r24, 0x00	; 0
    18fa:	90 e0       	ldi	r25, 0x00	; 0
    18fc:	dc 01       	movw	r26, r24
	}
}
    18fe:	bc 01       	movw	r22, r24
    1900:	cd 01       	movw	r24, r26
    1902:	0f 90       	pop	r0
    1904:	df 91       	pop	r29
    1906:	cf 91       	pop	r28
    1908:	08 95       	ret

0000190a <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
    190a:	cf 93       	push	r28
    190c:	df 93       	push	r29
    190e:	cd b7       	in	r28, 0x3d	; 61
    1910:	de b7       	in	r29, 0x3e	; 62
    1912:	29 97       	sbiw	r28, 0x09	; 9
    1914:	cd bf       	out	0x3d, r28	; 61
    1916:	de bf       	out	0x3e, r29	; 62
    1918:	8d 83       	std	Y+5, r24	; 0x05
    191a:	6e 83       	std	Y+6, r22	; 0x06
    191c:	7f 83       	std	Y+7, r23	; 0x07
    191e:	48 87       	std	Y+8, r20	; 0x08
    1920:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
    1922:	8d 81       	ldd	r24, Y+5	; 0x05
    1924:	88 2f       	mov	r24, r24
    1926:	90 e0       	ldi	r25, 0x00	; 0
    1928:	80 38       	cpi	r24, 0x80	; 128
    192a:	91 05       	cpc	r25, r1
    192c:	79 f0       	breq	.+30     	; 0x194c <pll_get_default_rate_priv+0x42>
    192e:	80 3c       	cpi	r24, 0xC0	; 192
    1930:	91 05       	cpc	r25, r1
    1932:	a9 f0       	breq	.+42     	; 0x195e <pll_get_default_rate_priv+0x54>
    1934:	89 2b       	or	r24, r25
    1936:	09 f0       	breq	.+2      	; 0x193a <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
    1938:	1b c0       	rjmp	.+54     	; 0x1970 <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
    193a:	80 e8       	ldi	r24, 0x80	; 128
    193c:	94 e8       	ldi	r25, 0x84	; 132
    193e:	ae e1       	ldi	r26, 0x1E	; 30
    1940:	b0 e0       	ldi	r27, 0x00	; 0
    1942:	89 83       	std	Y+1, r24	; 0x01
    1944:	9a 83       	std	Y+2, r25	; 0x02
    1946:	ab 83       	std	Y+3, r26	; 0x03
    1948:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
    194a:	12 c0       	rjmp	.+36     	; 0x1970 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
#else
		rate = 8000000UL;
    194c:	80 e0       	ldi	r24, 0x00	; 0
    194e:	92 e1       	ldi	r25, 0x12	; 18
    1950:	aa e7       	ldi	r26, 0x7A	; 122
    1952:	b0 e0       	ldi	r27, 0x00	; 0
    1954:	89 83       	std	Y+1, r24	; 0x01
    1956:	9a 83       	std	Y+2, r25	; 0x02
    1958:	ab 83       	std	Y+3, r26	; 0x03
    195a:	bc 83       	std	Y+4, r27	; 0x04
 #endif
		Assert(div == 4);
		break;
    195c:	09 c0       	rjmp	.+18     	; 0x1970 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
    195e:	88 e0       	ldi	r24, 0x08	; 8
    1960:	ab df       	rcall	.-170    	; 0x18b8 <osc_get_rate>
    1962:	dc 01       	movw	r26, r24
    1964:	cb 01       	movw	r24, r22
    1966:	89 83       	std	Y+1, r24	; 0x01
    1968:	9a 83       	std	Y+2, r25	; 0x02
    196a:	ab 83       	std	Y+3, r26	; 0x03
    196c:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
    196e:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
    1970:	8e 81       	ldd	r24, Y+6	; 0x06
    1972:	9f 81       	ldd	r25, Y+7	; 0x07
    1974:	cc 01       	movw	r24, r24
    1976:	a0 e0       	ldi	r26, 0x00	; 0
    1978:	b0 e0       	ldi	r27, 0x00	; 0
    197a:	29 81       	ldd	r18, Y+1	; 0x01
    197c:	3a 81       	ldd	r19, Y+2	; 0x02
    197e:	4b 81       	ldd	r20, Y+3	; 0x03
    1980:	5c 81       	ldd	r21, Y+4	; 0x04
    1982:	bc 01       	movw	r22, r24
    1984:	cd 01       	movw	r24, r26
    1986:	32 d7       	rcall	.+3684   	; 0x27ec <__mulsi3>
    1988:	dc 01       	movw	r26, r24
    198a:	cb 01       	movw	r24, r22
    198c:	89 83       	std	Y+1, r24	; 0x01
    198e:	9a 83       	std	Y+2, r25	; 0x02
    1990:	ab 83       	std	Y+3, r26	; 0x03
    1992:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
    1994:	89 81       	ldd	r24, Y+1	; 0x01
    1996:	9a 81       	ldd	r25, Y+2	; 0x02
    1998:	ab 81       	ldd	r26, Y+3	; 0x03
    199a:	bc 81       	ldd	r27, Y+4	; 0x04
}
    199c:	bc 01       	movw	r22, r24
    199e:	cd 01       	movw	r24, r26
    19a0:	29 96       	adiw	r28, 0x09	; 9
    19a2:	cd bf       	out	0x3d, r28	; 61
    19a4:	de bf       	out	0x3e, r29	; 62
    19a6:	df 91       	pop	r29
    19a8:	cf 91       	pop	r28
    19aa:	08 95       	ret

000019ac <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    19ac:	cf 93       	push	r28
    19ae:	df 93       	push	r29
    19b0:	cd b7       	in	r28, 0x3d	; 61
    19b2:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
    19b4:	41 e0       	ldi	r20, 0x01	; 1
    19b6:	50 e0       	ldi	r21, 0x00	; 0
    19b8:	60 e1       	ldi	r22, 0x10	; 16
    19ba:	70 e0       	ldi	r23, 0x00	; 0
    19bc:	80 e0       	ldi	r24, 0x00	; 0
    19be:	a5 df       	rcall	.-182    	; 0x190a <pll_get_default_rate_priv>
    19c0:	dc 01       	movw	r26, r24
    19c2:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
    19c4:	bc 01       	movw	r22, r24
    19c6:	cd 01       	movw	r24, r26
    19c8:	df 91       	pop	r29
    19ca:	cf 91       	pop	r28
    19cc:	08 95       	ret

000019ce <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
    19ce:	cf 93       	push	r28
    19d0:	df 93       	push	r29
    19d2:	1f 92       	push	r1
    19d4:	cd b7       	in	r28, 0x3d	; 61
    19d6:	de b7       	in	r29, 0x3e	; 62
	uint8_t shift = 0;
    19d8:	19 82       	std	Y+1, r1	; 0x01
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
    19da:	e8 df       	rcall	.-48     	; 0x19ac <sysclk_get_main_hz>
    19dc:	dc 01       	movw	r26, r24
    19de:	cb 01       	movw	r24, r22
    19e0:	29 81       	ldd	r18, Y+1	; 0x01
    19e2:	22 2f       	mov	r18, r18
    19e4:	30 e0       	ldi	r19, 0x00	; 0
    19e6:	04 c0       	rjmp	.+8      	; 0x19f0 <sysclk_get_per4_hz+0x22>
    19e8:	b6 95       	lsr	r27
    19ea:	a7 95       	ror	r26
    19ec:	97 95       	ror	r25
    19ee:	87 95       	ror	r24
    19f0:	2a 95       	dec	r18
    19f2:	d2 f7       	brpl	.-12     	; 0x19e8 <sysclk_get_per4_hz+0x1a>
}
    19f4:	bc 01       	movw	r22, r24
    19f6:	cd 01       	movw	r24, r26
    19f8:	0f 90       	pop	r0
    19fa:	df 91       	pop	r29
    19fc:	cf 91       	pop	r28
    19fe:	08 95       	ret

00001a00 <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
    1a00:	cf 93       	push	r28
    1a02:	df 93       	push	r29
    1a04:	cd b7       	in	r28, 0x3d	; 61
    1a06:	de b7       	in	r29, 0x3e	; 62
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
    1a08:	e2 df       	rcall	.-60     	; 0x19ce <sysclk_get_per4_hz>
    1a0a:	dc 01       	movw	r26, r24
    1a0c:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
    1a0e:	bc 01       	movw	r22, r24
    1a10:	cd 01       	movw	r24, r26
    1a12:	df 91       	pop	r29
    1a14:	cf 91       	pop	r28
    1a16:	08 95       	ret

00001a18 <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
    1a18:	cf 93       	push	r28
    1a1a:	df 93       	push	r29
    1a1c:	cd b7       	in	r28, 0x3d	; 61
    1a1e:	de b7       	in	r29, 0x3e	; 62
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
	else
		return sysclk_get_per2_hz();
    1a20:	ef df       	rcall	.-34     	; 0x1a00 <sysclk_get_per2_hz>
    1a22:	dc 01       	movw	r26, r24
    1a24:	cb 01       	movw	r24, r22
}
    1a26:	bc 01       	movw	r22, r24
    1a28:	cd 01       	movw	r24, r26
    1a2a:	df 91       	pop	r29
    1a2c:	cf 91       	pop	r28
    1a2e:	08 95       	ret

00001a30 <adc_start_conversion>:
 * together.)
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
    1a30:	cf 93       	push	r28
    1a32:	df 93       	push	r29
    1a34:	00 d0       	rcall	.+0      	; 0x1a36 <adc_start_conversion+0x6>
    1a36:	00 d0       	rcall	.+0      	; 0x1a38 <adc_start_conversion+0x8>
    1a38:	cd b7       	in	r28, 0x3d	; 61
    1a3a:	de b7       	in	r29, 0x3e	; 62
    1a3c:	8a 83       	std	Y+2, r24	; 0x02
    1a3e:	9b 83       	std	Y+3, r25	; 0x03
    1a40:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags = cpu_irq_save();
    1a42:	1b df       	rcall	.-458    	; 0x187a <cpu_irq_save>
    1a44:	89 83       	std	Y+1, r24	; 0x01
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
    1a46:	8a 81       	ldd	r24, Y+2	; 0x02
    1a48:	9b 81       	ldd	r25, Y+3	; 0x03
    1a4a:	fc 01       	movw	r30, r24
    1a4c:	80 81       	ld	r24, Z
    1a4e:	28 2f       	mov	r18, r24
    1a50:	8c 81       	ldd	r24, Y+4	; 0x04
    1a52:	88 2f       	mov	r24, r24
    1a54:	90 e0       	ldi	r25, 0x00	; 0
    1a56:	88 0f       	add	r24, r24
    1a58:	99 1f       	adc	r25, r25
    1a5a:	88 0f       	add	r24, r24
    1a5c:	99 1f       	adc	r25, r25
    1a5e:	82 2b       	or	r24, r18
    1a60:	28 2f       	mov	r18, r24
    1a62:	8a 81       	ldd	r24, Y+2	; 0x02
    1a64:	9b 81       	ldd	r25, Y+3	; 0x03
    1a66:	fc 01       	movw	r30, r24
    1a68:	20 83       	st	Z, r18
#else
	adc->CTRLA |= ch_mask << ADC_START_bp;
#endif
	cpu_irq_restore(flags);
    1a6a:	89 81       	ldd	r24, Y+1	; 0x01
    1a6c:	16 df       	rcall	.-468    	; 0x189a <cpu_irq_restore>
}
    1a6e:	24 96       	adiw	r28, 0x04	; 4
    1a70:	cd bf       	out	0x3d, r28	; 61
    1a72:	de bf       	out	0x3e, r29	; 62
    1a74:	df 91       	pop	r29
    1a76:	cf 91       	pop	r28
    1a78:	08 95       	ret

00001a7a <adc_get_interrupt_flag>:
 * together.)
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
    1a7a:	cf 93       	push	r28
    1a7c:	df 93       	push	r29
    1a7e:	00 d0       	rcall	.+0      	; 0x1a80 <adc_get_interrupt_flag+0x6>
    1a80:	1f 92       	push	r1
    1a82:	cd b7       	in	r28, 0x3d	; 61
    1a84:	de b7       	in	r29, 0x3e	; 62
    1a86:	89 83       	std	Y+1, r24	; 0x01
    1a88:	9a 83       	std	Y+2, r25	; 0x02
    1a8a:	6b 83       	std	Y+3, r22	; 0x03
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
    1a8c:	89 81       	ldd	r24, Y+1	; 0x01
    1a8e:	9a 81       	ldd	r25, Y+2	; 0x02
    1a90:	fc 01       	movw	r30, r24
    1a92:	96 81       	ldd	r25, Z+6	; 0x06
    1a94:	8b 81       	ldd	r24, Y+3	; 0x03
    1a96:	89 23       	and	r24, r25
}
    1a98:	23 96       	adiw	r28, 0x03	; 3
    1a9a:	cd bf       	out	0x3d, r28	; 61
    1a9c:	de bf       	out	0x3e, r29	; 62
    1a9e:	df 91       	pop	r29
    1aa0:	cf 91       	pop	r28
    1aa2:	08 95       	ret

00001aa4 <adc_clear_interrupt_flag>:
 * together.)
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
    1aa4:	cf 93       	push	r28
    1aa6:	df 93       	push	r29
    1aa8:	00 d0       	rcall	.+0      	; 0x1aaa <adc_clear_interrupt_flag+0x6>
    1aaa:	1f 92       	push	r1
    1aac:	cd b7       	in	r28, 0x3d	; 61
    1aae:	de b7       	in	r29, 0x3e	; 62
    1ab0:	89 83       	std	Y+1, r24	; 0x01
    1ab2:	9a 83       	std	Y+2, r25	; 0x02
    1ab4:	6b 83       	std	Y+3, r22	; 0x03
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
    1ab6:	89 81       	ldd	r24, Y+1	; 0x01
    1ab8:	9a 81       	ldd	r25, Y+2	; 0x02
    1aba:	2b 81       	ldd	r18, Y+3	; 0x03
    1abc:	fc 01       	movw	r30, r24
    1abe:	26 83       	std	Z+6, r18	; 0x06
}
    1ac0:	23 96       	adiw	r28, 0x03	; 3
    1ac2:	cd bf       	out	0x3d, r28	; 61
    1ac4:	de bf       	out	0x3e, r29	; 62
    1ac6:	df 91       	pop	r29
    1ac8:	cf 91       	pop	r28
    1aca:	08 95       	ret

00001acc <adc_wait_for_interrupt_flag>:
 * \param ch_mask Mask of ADC channel(s):
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
    1acc:	cf 93       	push	r28
    1ace:	df 93       	push	r29
    1ad0:	00 d0       	rcall	.+0      	; 0x1ad2 <adc_wait_for_interrupt_flag+0x6>
    1ad2:	1f 92       	push	r1
    1ad4:	cd b7       	in	r28, 0x3d	; 61
    1ad6:	de b7       	in	r29, 0x3e	; 62
    1ad8:	89 83       	std	Y+1, r24	; 0x01
    1ada:	9a 83       	std	Y+2, r25	; 0x02
    1adc:	6b 83       	std	Y+3, r22	; 0x03
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
    1ade:	89 81       	ldd	r24, Y+1	; 0x01
    1ae0:	9a 81       	ldd	r25, Y+2	; 0x02
    1ae2:	6b 81       	ldd	r22, Y+3	; 0x03
    1ae4:	ca df       	rcall	.-108    	; 0x1a7a <adc_get_interrupt_flag>
    1ae6:	98 2f       	mov	r25, r24
    1ae8:	8b 81       	ldd	r24, Y+3	; 0x03
    1aea:	98 17       	cp	r25, r24
    1aec:	c1 f7       	brne	.-16     	; 0x1ade <adc_wait_for_interrupt_flag+0x12>
	adc_clear_interrupt_flag(adc, ch_mask);
    1aee:	89 81       	ldd	r24, Y+1	; 0x01
    1af0:	9a 81       	ldd	r25, Y+2	; 0x02
    1af2:	6b 81       	ldd	r22, Y+3	; 0x03
    1af4:	d7 df       	rcall	.-82     	; 0x1aa4 <adc_clear_interrupt_flag>
}
    1af6:	23 96       	adiw	r28, 0x03	; 3
    1af8:	cd bf       	out	0x3d, r28	; 61
    1afa:	de bf       	out	0x3e, r29	; 62
    1afc:	df 91       	pop	r29
    1afe:	cf 91       	pop	r28
    1b00:	08 95       	ret

00001b02 <adc_set_clock_rate>:
 * devices. Setting the current limit mode on some devices will also affect the
 * maximum ADC sampling rate. Refer to the device manual for detailed
 * information on conversion timing and/or the current limitation mode.
 */
static inline void adc_set_clock_rate(struct adc_config *conf, uint32_t clk_adc)
{
    1b02:	cf 93       	push	r28
    1b04:	df 93       	push	r29
    1b06:	cd b7       	in	r28, 0x3d	; 61
    1b08:	de b7       	in	r29, 0x3e	; 62
    1b0a:	61 97       	sbiw	r28, 0x11	; 17
    1b0c:	cd bf       	out	0x3d, r28	; 61
    1b0e:	de bf       	out	0x3e, r29	; 62
    1b10:	88 87       	std	Y+8, r24	; 0x08
    1b12:	99 87       	std	Y+9, r25	; 0x09
    1b14:	4a 87       	std	Y+10, r20	; 0x0a
    1b16:	5b 87       	std	Y+11, r21	; 0x0b
    1b18:	6c 87       	std	Y+12, r22	; 0x0c
    1b1a:	7d 87       	std	Y+13, r23	; 0x0d
	Assert(clk_adc <= 1400000UL);
#elif XMEGA_B || XMEGA_C || XMEGA_E
	Assert(clk_adc <= 1800000UL);
#endif

	clk_per = sysclk_get_per_hz();
    1b1c:	7d df       	rcall	.-262    	; 0x1a18 <sysclk_get_per_hz>
    1b1e:	dc 01       	movw	r26, r24
    1b20:	cb 01       	movw	r24, r22
    1b22:	8a 83       	std	Y+2, r24	; 0x02
    1b24:	9b 83       	std	Y+3, r25	; 0x03
    1b26:	ac 83       	std	Y+4, r26	; 0x04
    1b28:	bd 83       	std	Y+5, r27	; 0x05
	ratio = clk_per / clk_adc;
    1b2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2c:	9b 81       	ldd	r25, Y+3	; 0x03
    1b2e:	ac 81       	ldd	r26, Y+4	; 0x04
    1b30:	bd 81       	ldd	r27, Y+5	; 0x05
    1b32:	2a 85       	ldd	r18, Y+10	; 0x0a
    1b34:	3b 85       	ldd	r19, Y+11	; 0x0b
    1b36:	4c 85       	ldd	r20, Y+12	; 0x0c
    1b38:	5d 85       	ldd	r21, Y+13	; 0x0d
    1b3a:	bc 01       	movw	r22, r24
    1b3c:	cd 01       	movw	r24, r26
    1b3e:	65 d6       	rcall	.+3274   	; 0x280a <__udivmodsi4>
    1b40:	da 01       	movw	r26, r20
    1b42:	c9 01       	movw	r24, r18
    1b44:	8e 83       	std	Y+6, r24	; 0x06
    1b46:	9f 83       	std	Y+7, r25	; 0x07

	/* Round ratio up to the nearest prescaling factor. */
	if (ratio <= 4) {
    1b48:	8e 81       	ldd	r24, Y+6	; 0x06
    1b4a:	9f 81       	ldd	r25, Y+7	; 0x07
    1b4c:	05 97       	sbiw	r24, 0x05	; 5
    1b4e:	10 f4       	brcc	.+4      	; 0x1b54 <adc_set_clock_rate+0x52>
		psc = ADC_PRESCALER_DIV4_gc;
    1b50:	19 82       	std	Y+1, r1	; 0x01
    1b52:	2f c0       	rjmp	.+94     	; 0x1bb2 <adc_set_clock_rate+0xb0>
	} else if (ratio <= 8) {
    1b54:	8e 81       	ldd	r24, Y+6	; 0x06
    1b56:	9f 81       	ldd	r25, Y+7	; 0x07
    1b58:	09 97       	sbiw	r24, 0x09	; 9
    1b5a:	18 f4       	brcc	.+6      	; 0x1b62 <adc_set_clock_rate+0x60>
		psc = ADC_PRESCALER_DIV8_gc;
    1b5c:	81 e0       	ldi	r24, 0x01	; 1
    1b5e:	89 83       	std	Y+1, r24	; 0x01
    1b60:	28 c0       	rjmp	.+80     	; 0x1bb2 <adc_set_clock_rate+0xb0>
	} else if (ratio <= 16) {
    1b62:	8e 81       	ldd	r24, Y+6	; 0x06
    1b64:	9f 81       	ldd	r25, Y+7	; 0x07
    1b66:	41 97       	sbiw	r24, 0x11	; 17
    1b68:	18 f4       	brcc	.+6      	; 0x1b70 <adc_set_clock_rate+0x6e>
		psc = ADC_PRESCALER_DIV16_gc;
    1b6a:	82 e0       	ldi	r24, 0x02	; 2
    1b6c:	89 83       	std	Y+1, r24	; 0x01
    1b6e:	21 c0       	rjmp	.+66     	; 0x1bb2 <adc_set_clock_rate+0xb0>
	} else if (ratio <= 32) {
    1b70:	8e 81       	ldd	r24, Y+6	; 0x06
    1b72:	9f 81       	ldd	r25, Y+7	; 0x07
    1b74:	81 97       	sbiw	r24, 0x21	; 33
    1b76:	18 f4       	brcc	.+6      	; 0x1b7e <adc_set_clock_rate+0x7c>
		psc = ADC_PRESCALER_DIV32_gc;
    1b78:	83 e0       	ldi	r24, 0x03	; 3
    1b7a:	89 83       	std	Y+1, r24	; 0x01
    1b7c:	1a c0       	rjmp	.+52     	; 0x1bb2 <adc_set_clock_rate+0xb0>
	} else if (ratio <= 64) {
    1b7e:	8e 81       	ldd	r24, Y+6	; 0x06
    1b80:	9f 81       	ldd	r25, Y+7	; 0x07
    1b82:	81 34       	cpi	r24, 0x41	; 65
    1b84:	91 05       	cpc	r25, r1
    1b86:	18 f4       	brcc	.+6      	; 0x1b8e <adc_set_clock_rate+0x8c>
		psc = ADC_PRESCALER_DIV64_gc;
    1b88:	84 e0       	ldi	r24, 0x04	; 4
    1b8a:	89 83       	std	Y+1, r24	; 0x01
    1b8c:	12 c0       	rjmp	.+36     	; 0x1bb2 <adc_set_clock_rate+0xb0>
	} else if (ratio <= 128) {
    1b8e:	8e 81       	ldd	r24, Y+6	; 0x06
    1b90:	9f 81       	ldd	r25, Y+7	; 0x07
    1b92:	81 38       	cpi	r24, 0x81	; 129
    1b94:	91 05       	cpc	r25, r1
    1b96:	18 f4       	brcc	.+6      	; 0x1b9e <adc_set_clock_rate+0x9c>
		psc = ADC_PRESCALER_DIV128_gc;
    1b98:	85 e0       	ldi	r24, 0x05	; 5
    1b9a:	89 83       	std	Y+1, r24	; 0x01
    1b9c:	0a c0       	rjmp	.+20     	; 0x1bb2 <adc_set_clock_rate+0xb0>
	} else if (ratio <= 256) {
    1b9e:	8e 81       	ldd	r24, Y+6	; 0x06
    1ba0:	9f 81       	ldd	r25, Y+7	; 0x07
    1ba2:	81 30       	cpi	r24, 0x01	; 1
    1ba4:	91 40       	sbci	r25, 0x01	; 1
    1ba6:	18 f4       	brcc	.+6      	; 0x1bae <adc_set_clock_rate+0xac>
		psc = ADC_PRESCALER_DIV256_gc;
    1ba8:	86 e0       	ldi	r24, 0x06	; 6
    1baa:	89 83       	std	Y+1, r24	; 0x01
    1bac:	02 c0       	rjmp	.+4      	; 0x1bb2 <adc_set_clock_rate+0xb0>
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
    1bae:	87 e0       	ldi	r24, 0x07	; 7
    1bb0:	89 83       	std	Y+1, r24	; 0x01
	}

	conf->prescaler = psc;
    1bb2:	88 85       	ldd	r24, Y+8	; 0x08
    1bb4:	99 85       	ldd	r25, Y+9	; 0x09
    1bb6:	29 81       	ldd	r18, Y+1	; 0x01
    1bb8:	fc 01       	movw	r30, r24
    1bba:	24 83       	std	Z+4, r18	; 0x04
}
    1bbc:	61 96       	adiw	r28, 0x11	; 17
    1bbe:	cd bf       	out	0x3d, r28	; 61
    1bc0:	de bf       	out	0x3e, r29	; 62
    1bc2:	df 91       	pop	r29
    1bc4:	cf 91       	pop	r28
    1bc6:	08 95       	ret

00001bc8 <adc_set_conversion_parameters>:
 * \param ref Voltage reference to use.
 */
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
    1bc8:	cf 93       	push	r28
    1bca:	df 93       	push	r29
    1bcc:	cd b7       	in	r28, 0x3d	; 61
    1bce:	de b7       	in	r29, 0x3e	; 62
    1bd0:	25 97       	sbiw	r28, 0x05	; 5
    1bd2:	cd bf       	out	0x3d, r28	; 61
    1bd4:	de bf       	out	0x3e, r29	; 62
    1bd6:	89 83       	std	Y+1, r24	; 0x01
    1bd8:	9a 83       	std	Y+2, r25	; 0x02
    1bda:	6b 83       	std	Y+3, r22	; 0x03
    1bdc:	4c 83       	std	Y+4, r20	; 0x04
    1bde:	2d 83       	std	Y+5, r18	; 0x05
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    1be0:	89 81       	ldd	r24, Y+1	; 0x01
    1be2:	9a 81       	ldd	r25, Y+2	; 0x02
    1be4:	fc 01       	movw	r30, r24
    1be6:	81 81       	ldd	r24, Z+1	; 0x01
    1be8:	28 2f       	mov	r18, r24
    1bea:	29 7e       	andi	r18, 0xE9	; 233
    1bec:	89 81       	ldd	r24, Y+1	; 0x01
    1bee:	9a 81       	ldd	r25, Y+2	; 0x02
    1bf0:	fc 01       	movw	r30, r24
    1bf2:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;
    1bf4:	89 81       	ldd	r24, Y+1	; 0x01
    1bf6:	9a 81       	ldd	r25, Y+2	; 0x02
    1bf8:	fc 01       	movw	r30, r24
    1bfa:	91 81       	ldd	r25, Z+1	; 0x01
    1bfc:	2c 81       	ldd	r18, Y+4	; 0x04
    1bfe:	8b 81       	ldd	r24, Y+3	; 0x03
    1c00:	82 2b       	or	r24, r18
    1c02:	29 2f       	mov	r18, r25
    1c04:	28 2b       	or	r18, r24
    1c06:	89 81       	ldd	r24, Y+1	; 0x01
    1c08:	9a 81       	ldd	r25, Y+2	; 0x02
    1c0a:	fc 01       	movw	r30, r24
    1c0c:	21 83       	std	Z+1, r18	; 0x01

	conf->refctrl &= ~ADC_REFSEL_gm;
    1c0e:	89 81       	ldd	r24, Y+1	; 0x01
    1c10:	9a 81       	ldd	r25, Y+2	; 0x02
    1c12:	fc 01       	movw	r30, r24
    1c14:	82 81       	ldd	r24, Z+2	; 0x02
    1c16:	28 2f       	mov	r18, r24
    1c18:	2f 78       	andi	r18, 0x8F	; 143
    1c1a:	89 81       	ldd	r24, Y+1	; 0x01
    1c1c:	9a 81       	ldd	r25, Y+2	; 0x02
    1c1e:	fc 01       	movw	r30, r24
    1c20:	22 83       	std	Z+2, r18	; 0x02
	conf->refctrl |= ref;
    1c22:	89 81       	ldd	r24, Y+1	; 0x01
    1c24:	9a 81       	ldd	r25, Y+2	; 0x02
    1c26:	fc 01       	movw	r30, r24
    1c28:	92 81       	ldd	r25, Z+2	; 0x02
    1c2a:	8d 81       	ldd	r24, Y+5	; 0x05
    1c2c:	29 2f       	mov	r18, r25
    1c2e:	28 2b       	or	r18, r24
    1c30:	89 81       	ldd	r24, Y+1	; 0x01
    1c32:	9a 81       	ldd	r25, Y+2	; 0x02
    1c34:	fc 01       	movw	r30, r24
    1c36:	22 83       	std	Z+2, r18	; 0x02
}
    1c38:	25 96       	adiw	r28, 0x05	; 5
    1c3a:	cd bf       	out	0x3d, r28	; 61
    1c3c:	de bf       	out	0x3e, r29	; 62
    1c3e:	df 91       	pop	r29
    1c40:	cf 91       	pop	r28
    1c42:	08 95       	ret

00001c44 <adcch_get_gain_setting>:
 * \param gain Valid gain factor for the measurement.
 *
 * \return Gain setting of type ADC_CH_GAIN_t.
 */
static inline uint8_t adcch_get_gain_setting(uint8_t gain)
{
    1c44:	cf 93       	push	r28
    1c46:	df 93       	push	r29
    1c48:	1f 92       	push	r1
    1c4a:	cd b7       	in	r28, 0x3d	; 61
    1c4c:	de b7       	in	r29, 0x3e	; 62
    1c4e:	89 83       	std	Y+1, r24	; 0x01
	switch (gain) {
    1c50:	89 81       	ldd	r24, Y+1	; 0x01
    1c52:	88 2f       	mov	r24, r24
    1c54:	90 e0       	ldi	r25, 0x00	; 0
    1c56:	88 30       	cpi	r24, 0x08	; 8
    1c58:	91 05       	cpc	r25, r1
    1c5a:	51 f1       	breq	.+84     	; 0x1cb0 <adcch_get_gain_setting+0x6c>
    1c5c:	89 30       	cpi	r24, 0x09	; 9
    1c5e:	91 05       	cpc	r25, r1
    1c60:	7c f4       	brge	.+30     	; 0x1c80 <adcch_get_gain_setting+0x3c>
    1c62:	81 30       	cpi	r24, 0x01	; 1
    1c64:	91 05       	cpc	r25, r1
    1c66:	f1 f0       	breq	.+60     	; 0x1ca4 <adcch_get_gain_setting+0x60>
    1c68:	82 30       	cpi	r24, 0x02	; 2
    1c6a:	91 05       	cpc	r25, r1
    1c6c:	1c f4       	brge	.+6      	; 0x1c74 <adcch_get_gain_setting+0x30>
    1c6e:	89 2b       	or	r24, r25
    1c70:	b9 f0       	breq	.+46     	; 0x1ca0 <adcch_get_gain_setting+0x5c>
    1c72:	28 c0       	rjmp	.+80     	; 0x1cc4 <adcch_get_gain_setting+0x80>
    1c74:	82 30       	cpi	r24, 0x02	; 2
    1c76:	91 05       	cpc	r25, r1
    1c78:	b9 f0       	breq	.+46     	; 0x1ca8 <adcch_get_gain_setting+0x64>
    1c7a:	04 97       	sbiw	r24, 0x04	; 4
    1c7c:	b9 f0       	breq	.+46     	; 0x1cac <adcch_get_gain_setting+0x68>
    1c7e:	22 c0       	rjmp	.+68     	; 0x1cc4 <adcch_get_gain_setting+0x80>
    1c80:	80 32       	cpi	r24, 0x20	; 32
    1c82:	91 05       	cpc	r25, r1
    1c84:	c9 f0       	breq	.+50     	; 0x1cb8 <adcch_get_gain_setting+0x74>
    1c86:	81 32       	cpi	r24, 0x21	; 33
    1c88:	91 05       	cpc	r25, r1
    1c8a:	1c f4       	brge	.+6      	; 0x1c92 <adcch_get_gain_setting+0x4e>
    1c8c:	40 97       	sbiw	r24, 0x10	; 16
    1c8e:	91 f0       	breq	.+36     	; 0x1cb4 <adcch_get_gain_setting+0x70>
    1c90:	19 c0       	rjmp	.+50     	; 0x1cc4 <adcch_get_gain_setting+0x80>
    1c92:	80 34       	cpi	r24, 0x40	; 64
    1c94:	91 05       	cpc	r25, r1
    1c96:	91 f0       	breq	.+36     	; 0x1cbc <adcch_get_gain_setting+0x78>
    1c98:	8f 3f       	cpi	r24, 0xFF	; 255
    1c9a:	91 05       	cpc	r25, r1
    1c9c:	89 f0       	breq	.+34     	; 0x1cc0 <adcch_get_gain_setting+0x7c>
    1c9e:	12 c0       	rjmp	.+36     	; 0x1cc4 <adcch_get_gain_setting+0x80>
	case 0:
		return ADC_CH_GAIN_DIV2_gc;
    1ca0:	8c e1       	ldi	r24, 0x1C	; 28
    1ca2:	11 c0       	rjmp	.+34     	; 0x1cc6 <adcch_get_gain_setting+0x82>

	case 1:
		return ADC_CH_GAIN_1X_gc;
    1ca4:	80 e0       	ldi	r24, 0x00	; 0
    1ca6:	0f c0       	rjmp	.+30     	; 0x1cc6 <adcch_get_gain_setting+0x82>

	case 2:
		return ADC_CH_GAIN_2X_gc;
    1ca8:	84 e0       	ldi	r24, 0x04	; 4
    1caa:	0d c0       	rjmp	.+26     	; 0x1cc6 <adcch_get_gain_setting+0x82>

	case 4:
		return ADC_CH_GAIN_4X_gc;
    1cac:	88 e0       	ldi	r24, 0x08	; 8
    1cae:	0b c0       	rjmp	.+22     	; 0x1cc6 <adcch_get_gain_setting+0x82>

	case 8:
		return ADC_CH_GAIN_8X_gc;
    1cb0:	8c e0       	ldi	r24, 0x0C	; 12
    1cb2:	09 c0       	rjmp	.+18     	; 0x1cc6 <adcch_get_gain_setting+0x82>

	case 16:
		return ADC_CH_GAIN_16X_gc;
    1cb4:	80 e1       	ldi	r24, 0x10	; 16
    1cb6:	07 c0       	rjmp	.+14     	; 0x1cc6 <adcch_get_gain_setting+0x82>

	case 32:
		return ADC_CH_GAIN_32X_gc;
    1cb8:	84 e1       	ldi	r24, 0x14	; 20
    1cba:	05 c0       	rjmp	.+10     	; 0x1cc6 <adcch_get_gain_setting+0x82>

	case 64:
		return ADC_CH_GAIN_64X_gc;
    1cbc:	88 e1       	ldi	r24, 0x18	; 24
    1cbe:	03 c0       	rjmp	.+6      	; 0x1cc6 <adcch_get_gain_setting+0x82>

	case ADCCH_FORCE_1X_GAINSTAGE:
		return ADC_CH_GAIN_1X_gc;
    1cc0:	80 e0       	ldi	r24, 0x00	; 0
    1cc2:	01 c0       	rjmp	.+2      	; 0x1cc6 <adcch_get_gain_setting+0x82>

	default:
		Assert(0);
		return 0;
    1cc4:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    1cc6:	0f 90       	pop	r0
    1cc8:	df 91       	pop	r29
    1cca:	cf 91       	pop	r28
    1ccc:	08 95       	ret

00001cce <adcch_set_input>:
 * possible unless the user specifies \ref ADCCH_FORCE_1X_GAINSTAGE as \a gain.
 */
static inline void adcch_set_input(struct adc_channel_config *ch_conf,
		enum adcch_positive_input pos, enum adcch_negative_input neg,
		uint8_t gain)
{
    1cce:	cf 93       	push	r28
    1cd0:	df 93       	push	r29
    1cd2:	cd b7       	in	r28, 0x3d	; 61
    1cd4:	de b7       	in	r29, 0x3e	; 62
    1cd6:	25 97       	sbiw	r28, 0x05	; 5
    1cd8:	cd bf       	out	0x3d, r28	; 61
    1cda:	de bf       	out	0x3e, r29	; 62
    1cdc:	89 83       	std	Y+1, r24	; 0x01
    1cde:	9a 83       	std	Y+2, r25	; 0x02
    1ce0:	6b 83       	std	Y+3, r22	; 0x03
    1ce2:	4c 83       	std	Y+4, r20	; 0x04
    1ce4:	2d 83       	std	Y+5, r18	; 0x05
	if (pos >= ADCCH_POS_TEMPSENSE) {
    1ce6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ce8:	80 31       	cpi	r24, 0x10	; 16
    1cea:	78 f0       	brcs	.+30     	; 0x1d0a <adcch_set_input+0x3c>
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
    1cec:	89 81       	ldd	r24, Y+1	; 0x01
    1cee:	9a 81       	ldd	r25, Y+2	; 0x02
    1cf0:	fc 01       	movw	r30, r24
    1cf2:	10 82       	st	Z, r1
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
    1cf4:	8b 81       	ldd	r24, Y+3	; 0x03
    1cf6:	80 51       	subi	r24, 0x10	; 16
    1cf8:	28 2f       	mov	r18, r24
    1cfa:	22 0f       	add	r18, r18
    1cfc:	22 0f       	add	r18, r18
    1cfe:	22 0f       	add	r18, r18
    1d00:	89 81       	ldd	r24, Y+1	; 0x01
    1d02:	9a 81       	ldd	r25, Y+2	; 0x02
    1d04:	fc 01       	movw	r30, r24
    1d06:	21 83       	std	Z+1, r18	; 0x01
    1d08:	87 c0       	rjmp	.+270    	; 0x1e18 <adcch_set_input+0x14a>
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
    1d0a:	8c 81       	ldd	r24, Y+4	; 0x04
    1d0c:	8a 30       	cpi	r24, 0x0A	; 10
    1d0e:	79 f4       	brne	.+30     	; 0x1d2e <adcch_set_input+0x60>
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    1d10:	89 81       	ldd	r24, Y+1	; 0x01
    1d12:	9a 81       	ldd	r25, Y+2	; 0x02
    1d14:	21 e0       	ldi	r18, 0x01	; 1
    1d16:	fc 01       	movw	r30, r24
    1d18:	20 83       	st	Z, r18
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    1d1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d1c:	28 2f       	mov	r18, r24
    1d1e:	22 0f       	add	r18, r18
    1d20:	22 0f       	add	r18, r18
    1d22:	22 0f       	add	r18, r18
    1d24:	89 81       	ldd	r24, Y+1	; 0x01
    1d26:	9a 81       	ldd	r25, Y+2	; 0x02
    1d28:	fc 01       	movw	r30, r24
    1d2a:	21 83       	std	Z+1, r18	; 0x01
    1d2c:	75 c0       	rjmp	.+234    	; 0x1e18 <adcch_set_input+0x14a>
	} else if (neg <= ADCCH_NEG_PIN3) {
    1d2e:	8c 81       	ldd	r24, Y+4	; 0x04
    1d30:	84 30       	cpi	r24, 0x04	; 4
    1d32:	b8 f4       	brcc	.+46     	; 0x1d62 <adcch_set_input+0x94>
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINL_gc;
#else
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
    1d34:	89 81       	ldd	r24, Y+1	; 0x01
    1d36:	9a 81       	ldd	r25, Y+2	; 0x02
    1d38:	22 e0       	ldi	r18, 0x02	; 2
    1d3a:	fc 01       	movw	r30, r24
    1d3c:	20 83       	st	Z, r18
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
    1d3e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d40:	88 2f       	mov	r24, r24
    1d42:	90 e0       	ldi	r25, 0x00	; 0
    1d44:	88 0f       	add	r24, r24
    1d46:	99 1f       	adc	r25, r25
    1d48:	88 0f       	add	r24, r24
    1d4a:	99 1f       	adc	r25, r25
    1d4c:	88 0f       	add	r24, r24
    1d4e:	99 1f       	adc	r25, r25
    1d50:	98 2f       	mov	r25, r24
    1d52:	8c 81       	ldd	r24, Y+4	; 0x04
    1d54:	89 2b       	or	r24, r25
    1d56:	28 2f       	mov	r18, r24
    1d58:	89 81       	ldd	r24, Y+1	; 0x01
    1d5a:	9a 81       	ldd	r25, Y+2	; 0x02
    1d5c:	fc 01       	movw	r30, r24
    1d5e:	21 83       	std	Z+1, r18	; 0x01
    1d60:	5b c0       	rjmp	.+182    	; 0x1e18 <adcch_set_input+0x14a>
				(neg << ADC_CH_MUXNEG_gp);
	} else if (neg <= ADCCH_NEG_PIN7) {
    1d62:	8c 81       	ldd	r24, Y+4	; 0x04
    1d64:	88 30       	cpi	r24, 0x08	; 8
    1d66:	d8 f4       	brcc	.+54     	; 0x1d9e <adcch_set_input+0xd0>
		 */
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINH_gc;
#else
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
    1d68:	8d 81       	ldd	r24, Y+5	; 0x05
    1d6a:	6c df       	rcall	.-296    	; 0x1c44 <adcch_get_gain_setting>
    1d6c:	28 2f       	mov	r18, r24
    1d6e:	23 60       	ori	r18, 0x03	; 3
    1d70:	89 81       	ldd	r24, Y+1	; 0x01
    1d72:	9a 81       	ldd	r25, Y+2	; 0x02
    1d74:	fc 01       	movw	r30, r24
    1d76:	20 83       	st	Z, r18
				ADC_CH_INPUTMODE_DIFFWGAIN_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
    1d78:	8b 81       	ldd	r24, Y+3	; 0x03
    1d7a:	88 2f       	mov	r24, r24
    1d7c:	90 e0       	ldi	r25, 0x00	; 0
    1d7e:	88 0f       	add	r24, r24
    1d80:	99 1f       	adc	r25, r25
    1d82:	88 0f       	add	r24, r24
    1d84:	99 1f       	adc	r25, r25
    1d86:	88 0f       	add	r24, r24
    1d88:	99 1f       	adc	r25, r25
    1d8a:	98 2f       	mov	r25, r24
    1d8c:	8c 81       	ldd	r24, Y+4	; 0x04
    1d8e:	84 50       	subi	r24, 0x04	; 4
    1d90:	89 2b       	or	r24, r25
    1d92:	28 2f       	mov	r18, r24
    1d94:	89 81       	ldd	r24, Y+1	; 0x01
    1d96:	9a 81       	ldd	r25, Y+2	; 0x02
    1d98:	fc 01       	movw	r30, r24
    1d9a:	21 83       	std	Z+1, r18	; 0x01
    1d9c:	3d c0       	rjmp	.+122    	; 0x1e18 <adcch_set_input+0x14a>
		 * The bitmasks for the on-chip GND signals change when
		 * gain is enabled. To avoid unnecessary current consumption,
		 * do not enable gainstage for unity gain unless user explicitly
		 * specifies it with the ADCCH_FORCE_1X_GAINSTAGE macro.
		 */
		if (gain == 1) {
    1d9e:	8d 81       	ldd	r24, Y+5	; 0x05
    1da0:	81 30       	cpi	r24, 0x01	; 1
    1da2:	e1 f4       	brne	.+56     	; 0x1ddc <adcch_set_input+0x10e>
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
    1da4:	89 81       	ldd	r24, Y+1	; 0x01
    1da6:	9a 81       	ldd	r25, Y+2	; 0x02
    1da8:	22 e0       	ldi	r18, 0x02	; 2
    1daa:	fc 01       	movw	r30, r24
    1dac:	20 83       	st	Z, r18
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
    1dae:	8b 81       	ldd	r24, Y+3	; 0x03
    1db0:	88 2f       	mov	r24, r24
    1db2:	90 e0       	ldi	r25, 0x00	; 0
    1db4:	88 0f       	add	r24, r24
    1db6:	99 1f       	adc	r25, r25
    1db8:	88 0f       	add	r24, r24
    1dba:	99 1f       	adc	r25, r25
    1dbc:	88 0f       	add	r24, r24
    1dbe:	99 1f       	adc	r25, r25
    1dc0:	98 2f       	mov	r25, r24
    1dc2:	8c 81       	ldd	r24, Y+4	; 0x04
    1dc4:	88 30       	cpi	r24, 0x08	; 8
    1dc6:	11 f4       	brne	.+4      	; 0x1dcc <adcch_set_input+0xfe>
    1dc8:	85 e0       	ldi	r24, 0x05	; 5
    1dca:	01 c0       	rjmp	.+2      	; 0x1dce <adcch_set_input+0x100>
    1dcc:	87 e0       	ldi	r24, 0x07	; 7
    1dce:	89 2b       	or	r24, r25
    1dd0:	28 2f       	mov	r18, r24
    1dd2:	89 81       	ldd	r24, Y+1	; 0x01
    1dd4:	9a 81       	ldd	r25, Y+2	; 0x02
    1dd6:	fc 01       	movw	r30, r24
    1dd8:	21 83       	std	Z+1, r18	; 0x01
    1dda:	1e c0       	rjmp	.+60     	; 0x1e18 <adcch_set_input+0x14a>
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
					adcch_get_gain_setting(gain);
    1ddc:	8d 81       	ldd	r24, Y+5	; 0x05
    1dde:	32 df       	rcall	.-412    	; 0x1c44 <adcch_get_gain_setting>
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
    1de0:	28 2f       	mov	r18, r24
    1de2:	23 60       	ori	r18, 0x03	; 3
    1de4:	89 81       	ldd	r24, Y+1	; 0x01
    1de6:	9a 81       	ldd	r25, Y+2	; 0x02
    1de8:	fc 01       	movw	r30, r24
    1dea:	20 83       	st	Z, r18
					adcch_get_gain_setting(gain);
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
    1dec:	8b 81       	ldd	r24, Y+3	; 0x03
    1dee:	88 2f       	mov	r24, r24
    1df0:	90 e0       	ldi	r25, 0x00	; 0
    1df2:	88 0f       	add	r24, r24
    1df4:	99 1f       	adc	r25, r25
    1df6:	88 0f       	add	r24, r24
    1df8:	99 1f       	adc	r25, r25
    1dfa:	88 0f       	add	r24, r24
    1dfc:	99 1f       	adc	r25, r25
    1dfe:	98 2f       	mov	r25, r24
    1e00:	8c 81       	ldd	r24, Y+4	; 0x04
    1e02:	89 30       	cpi	r24, 0x09	; 9
    1e04:	11 f4       	brne	.+4      	; 0x1e0a <adcch_set_input+0x13c>
    1e06:	84 e0       	ldi	r24, 0x04	; 4
    1e08:	01 c0       	rjmp	.+2      	; 0x1e0c <adcch_set_input+0x13e>
    1e0a:	85 e0       	ldi	r24, 0x05	; 5
    1e0c:	89 2b       	or	r24, r25
    1e0e:	28 2f       	mov	r18, r24
    1e10:	89 81       	ldd	r24, Y+1	; 0x01
    1e12:	9a 81       	ldd	r25, Y+2	; 0x02
    1e14:	fc 01       	movw	r30, r24
    1e16:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
    1e18:	25 96       	adiw	r28, 0x05	; 5
    1e1a:	cd bf       	out	0x3d, r28	; 61
    1e1c:	de bf       	out	0x3e, r29	; 62
    1e1e:	df 91       	pop	r29
    1e20:	cf 91       	pop	r28
    1e22:	08 95       	ret

00001e24 <pmic_init>:
 *
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
    1e24:	cf 93       	push	r28
    1e26:	df 93       	push	r29
    1e28:	cd b7       	in	r28, 0x3d	; 61
    1e2a:	de b7       	in	r29, 0x3e	; 62
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
    1e2c:	80 ea       	ldi	r24, 0xA0	; 160
    1e2e:	90 e0       	ldi	r25, 0x00	; 0
    1e30:	27 e0       	ldi	r18, 0x07	; 7
    1e32:	fc 01       	movw	r30, r24
    1e34:	22 83       	std	Z+2, r18	; 0x02
			PMIC_LVL_HIGH;
}
    1e36:	df 91       	pop	r29
    1e38:	cf 91       	pop	r28
    1e3a:	08 95       	ret

00001e3c <main>:
	}
	return add / (sizeof(ADCNum) / sizeof(ADCNum[0]));
}
*/
int main (void)
{
    1e3c:	cf 93       	push	r28
    1e3e:	df 93       	push	r29
    1e40:	cd b7       	in	r28, 0x3d	; 61
    1e42:	de b7       	in	r29, 0x3e	; 62
    1e44:	27 97       	sbiw	r28, 0x07	; 7
    1e46:	cd bf       	out	0x3d, r28	; 61
    1e48:	de bf       	out	0x3e, r29	; 62
	board_init();
    1e4a:	0e 94 5d 03 	call	0x6ba	; 0x6ba <board_init>
	sysclk_init();
    1e4e:	0e 94 5e 03 	call	0x6bc	; 0x6bc <sysclk_init>
	pmic_init();
    1e52:	e8 df       	rcall	.-48     	; 0x1e24 <pmic_init>
	adc_init(); 
    1e54:	e8 d1       	rcall	.+976    	; 0x2226 <adc_init>
	uart_init();
    1e56:	cd d1       	rcall	.+922    	; 0x21f2 <uart_init>
	
	struct pwm_config pwm_cfg;
	PWM_Pow = 50;
    1e58:	82 e3       	ldi	r24, 0x32	; 50
    1e5a:	80 93 48 20 	sts	0x2048, r24	; 0x802048 <PWM_Pow>
	//PWM_OUT_PORT.DIRSET = 0b00000001 << PWM_OUT_PIN;
	pwm_init(&pwm_cfg, PWM_TCC1, PWM_CH_A, 4000);	//逆相はハード的に作る
    1e5e:	20 ea       	ldi	r18, 0xA0	; 160
    1e60:	3f e0       	ldi	r19, 0x0F	; 15
    1e62:	41 e0       	ldi	r20, 0x01	; 1
    1e64:	61 e0       	ldi	r22, 0x01	; 1
    1e66:	ce 01       	movw	r24, r28
    1e68:	01 96       	adiw	r24, 0x01	; 1
    1e6a:	0e 94 88 01 	call	0x310	; 0x310 <pwm_init>
	pwm_start(&pwm_cfg, PWM_Pow);
    1e6e:	80 91 48 20 	lds	r24, 0x2048	; 0x802048 <PWM_Pow>
    1e72:	68 2f       	mov	r22, r24
    1e74:	ce 01       	movw	r24, r28
    1e76:	01 96       	adiw	r24, 0x01	; 1
    1e78:	0e 94 35 02 	call	0x46a	; 0x46a <pwm_start>
	
	adc_enable(&MY_ADC);
    1e7c:	80 e0       	ldi	r24, 0x00	; 0
    1e7e:	92 e0       	ldi	r25, 0x02	; 2
    1e80:	0e 94 ce 03 	call	0x79c	; 0x79c <adc_enable>
	time_input_timer(&TCC0,0.1,my_cca_callback);	//秒数を決めて割り込み発生
    1e84:	26 e5       	ldi	r18, 0x56	; 86
    1e86:	31 e1       	ldi	r19, 0x11	; 17
    1e88:	4d ec       	ldi	r20, 0xCD	; 205
    1e8a:	5c ec       	ldi	r21, 0xCC	; 204
    1e8c:	6c ec       	ldi	r22, 0xCC	; 204
    1e8e:	7d e3       	ldi	r23, 0x3D	; 61
    1e90:	80 e0       	ldi	r24, 0x00	; 0
    1e92:	98 e0       	ldi	r25, 0x08	; 8
    1e94:	0e 94 87 02 	call	0x50e	; 0x50e <time_input_timer>
	
	//LeftArmSigPORT.DIRSET = 0b00000001 < LeftArmSigPIN;	//パワー段信号出力ピン設定
	//RightArmSigPORT.DIRSET = 0b00000001 < RightArmSigPIN;

	cpu_irq_enable();
    1e98:	78 94       	sei

	USARTD0.CTRLA = USART_RXCINTLVL_LO_gc;
    1e9a:	80 ea       	ldi	r24, 0xA0	; 160
    1e9c:	99 e0       	ldi	r25, 0x09	; 9
    1e9e:	20 e1       	ldi	r18, 0x10	; 16
    1ea0:	fc 01       	movw	r30, r24
    1ea2:	23 83       	std	Z+3, r18	; 0x03
	while(1)
	{
		//ADC_result = 1248;
		TemperatureSending(/*ADC_result*/);	//ADCResultが0かどうか判定有り、送り終わったら0にする
    1ea4:	01 d0       	rcall	.+2      	; 0x1ea8 <TemperatureSending>
	}
    1ea6:	fe cf       	rjmp	.-4      	; 0x1ea4 <main+0x68>

00001ea8 <TemperatureSending>:
}


void TemperatureSending(/*volatile uint16_t ADCNum*/)
{
    1ea8:	cf 93       	push	r28
    1eaa:	df 93       	push	r29
    1eac:	cd b7       	in	r28, 0x3d	; 61
    1eae:	de b7       	in	r29, 0x3e	; 62
    1eb0:	66 97       	sbiw	r28, 0x16	; 22
    1eb2:	cd bf       	out	0x3d, r28	; 61
    1eb4:	de bf       	out	0x3e, r29	; 62
	if(ADC_result != 0)
    1eb6:	80 91 45 20 	lds	r24, 0x2045	; 0x802045 <ADC_result>
    1eba:	90 91 46 20 	lds	r25, 0x2046	; 0x802046 <ADC_result+0x1>
    1ebe:	89 2b       	or	r24, r25
    1ec0:	09 f4       	brne	.+2      	; 0x1ec4 <TemperatureSending+0x1c>
    1ec2:	62 c1       	rjmp	.+708    	; 0x2188 <TemperatureSending+0x2e0>
	{
		char temp[6];
		for(int i=0; i < (sizeof(temp)) / sizeof(temp[0]); i++)
    1ec4:	19 82       	std	Y+1, r1	; 0x01
    1ec6:	1a 82       	std	Y+2, r1	; 0x02
    1ec8:	0e c0       	rjmp	.+28     	; 0x1ee6 <TemperatureSending+0x3e>
		{
			temp[i] = 0;
    1eca:	9e 01       	movw	r18, r28
    1ecc:	2f 5e       	subi	r18, 0xEF	; 239
    1ece:	3f 4f       	sbci	r19, 0xFF	; 255
    1ed0:	89 81       	ldd	r24, Y+1	; 0x01
    1ed2:	9a 81       	ldd	r25, Y+2	; 0x02
    1ed4:	82 0f       	add	r24, r18
    1ed6:	93 1f       	adc	r25, r19
    1ed8:	fc 01       	movw	r30, r24
    1eda:	10 82       	st	Z, r1
void TemperatureSending(/*volatile uint16_t ADCNum*/)
{
	if(ADC_result != 0)
	{
		char temp[6];
		for(int i=0; i < (sizeof(temp)) / sizeof(temp[0]); i++)
    1edc:	89 81       	ldd	r24, Y+1	; 0x01
    1ede:	9a 81       	ldd	r25, Y+2	; 0x02
    1ee0:	01 96       	adiw	r24, 0x01	; 1
    1ee2:	89 83       	std	Y+1, r24	; 0x01
    1ee4:	9a 83       	std	Y+2, r25	; 0x02
    1ee6:	89 81       	ldd	r24, Y+1	; 0x01
    1ee8:	9a 81       	ldd	r25, Y+2	; 0x02
    1eea:	06 97       	sbiw	r24, 0x06	; 6
    1eec:	70 f3       	brcs	.-36     	; 0x1eca <TemperatureSending+0x22>
		}
		//ADCNum = ADCResolution;	//test
		//ADCNum = 2731;	//test
		//ADCNum = 2;		//test
		float ConvertTemp;
		ConvertTemp = ((float)SupplyVoltage / ADCResolution) * ADC_result;	//ADC値を電圧に
    1eee:	80 91 45 20 	lds	r24, 0x2045	; 0x802045 <ADC_result>
    1ef2:	90 91 46 20 	lds	r25, 0x2046	; 0x802046 <ADC_result+0x1>
    1ef6:	09 2e       	mov	r0, r25
    1ef8:	00 0c       	add	r0, r0
    1efa:	aa 0b       	sbc	r26, r26
    1efc:	bb 0b       	sbc	r27, r27
    1efe:	bc 01       	movw	r22, r24
    1f00:	cd 01       	movw	r24, r26
    1f02:	5d d3       	rcall	.+1722   	; 0x25be <__floatsisf>
    1f04:	dc 01       	movw	r26, r24
    1f06:	cb 01       	movw	r24, r22
    1f08:	20 e0       	ldi	r18, 0x00	; 0
    1f0a:	30 e0       	ldi	r19, 0x00	; 0
    1f0c:	40 ea       	ldi	r20, 0xA0	; 160
    1f0e:	5a e3       	ldi	r21, 0x3A	; 58
    1f10:	bc 01       	movw	r22, r24
    1f12:	cd 01       	movw	r24, r26
    1f14:	e4 d3       	rcall	.+1992   	; 0x26de <__mulsf3>
    1f16:	dc 01       	movw	r26, r24
    1f18:	cb 01       	movw	r24, r22
    1f1a:	8d 87       	std	Y+13, r24	; 0x0d
    1f1c:	9e 87       	std	Y+14, r25	; 0x0e
    1f1e:	af 87       	std	Y+15, r26	; 0x0f
    1f20:	b8 8b       	std	Y+16, r27	; 0x10
		ConvertTemp = (ConvertTemp / (float)AmpMagnification) -  SensorBias;	//この行でセンサ出口の値に戻る
    1f22:	20 e0       	ldi	r18, 0x00	; 0
    1f24:	30 e0       	ldi	r19, 0x00	; 0
    1f26:	40 ec       	ldi	r20, 0xC0	; 192
    1f28:	50 e4       	ldi	r21, 0x40	; 64
    1f2a:	6d 85       	ldd	r22, Y+13	; 0x0d
    1f2c:	7e 85       	ldd	r23, Y+14	; 0x0e
    1f2e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f30:	98 89       	ldd	r25, Y+16	; 0x10
    1f32:	af d2       	rcall	.+1374   	; 0x2492 <__divsf3>
    1f34:	dc 01       	movw	r26, r24
    1f36:	cb 01       	movw	r24, r22
    1f38:	2d ec       	ldi	r18, 0xCD	; 205
    1f3a:	3c ec       	ldi	r19, 0xCC	; 204
    1f3c:	4c ec       	ldi	r20, 0xCC	; 204
    1f3e:	5d e3       	ldi	r21, 0x3D	; 61
    1f40:	bc 01       	movw	r22, r24
    1f42:	cd 01       	movw	r24, r26
    1f44:	41 d2       	rcall	.+1154   	; 0x23c8 <__subsf3>
    1f46:	dc 01       	movw	r26, r24
    1f48:	cb 01       	movw	r24, r22
    1f4a:	8d 87       	std	Y+13, r24	; 0x0d
    1f4c:	9e 87       	std	Y+14, r25	; 0x0e
    1f4e:	af 87       	std	Y+15, r26	; 0x0f
    1f50:	b8 8b       	std	Y+16, r27	; 0x10
		ConvertTemp = ConvertTemp * 1000.0 / 10.0;	//VをmVに直したあと、センサの温度係数10mV/℃で実際の温度に戻す
    1f52:	20 e0       	ldi	r18, 0x00	; 0
    1f54:	30 e0       	ldi	r19, 0x00	; 0
    1f56:	4a e7       	ldi	r20, 0x7A	; 122
    1f58:	54 e4       	ldi	r21, 0x44	; 68
    1f5a:	6d 85       	ldd	r22, Y+13	; 0x0d
    1f5c:	7e 85       	ldd	r23, Y+14	; 0x0e
    1f5e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f60:	98 89       	ldd	r25, Y+16	; 0x10
    1f62:	bd d3       	rcall	.+1914   	; 0x26de <__mulsf3>
    1f64:	dc 01       	movw	r26, r24
    1f66:	cb 01       	movw	r24, r22
    1f68:	20 e0       	ldi	r18, 0x00	; 0
    1f6a:	30 e0       	ldi	r19, 0x00	; 0
    1f6c:	40 e2       	ldi	r20, 0x20	; 32
    1f6e:	51 e4       	ldi	r21, 0x41	; 65
    1f70:	bc 01       	movw	r22, r24
    1f72:	cd 01       	movw	r24, r26
    1f74:	8e d2       	rcall	.+1308   	; 0x2492 <__divsf3>
    1f76:	dc 01       	movw	r26, r24
    1f78:	cb 01       	movw	r24, r22
    1f7a:	8d 87       	std	Y+13, r24	; 0x0d
    1f7c:	9e 87       	std	Y+14, r25	; 0x0e
    1f7e:	af 87       	std	Y+15, r26	; 0x0f
    1f80:	b8 8b       	std	Y+16, r27	; 0x10
		//ConvertTemp = 12.023;	//test
		uint8_t integer = 0;
    1f82:	1b 82       	std	Y+3, r1	; 0x03
		uint8_t decimal = 0;
    1f84:	1c 82       	std	Y+4, r1	; 0x04
		if(ConvertTemp > 0)
    1f86:	20 e0       	ldi	r18, 0x00	; 0
    1f88:	30 e0       	ldi	r19, 0x00	; 0
    1f8a:	a9 01       	movw	r20, r18
    1f8c:	6d 85       	ldd	r22, Y+13	; 0x0d
    1f8e:	7e 85       	ldd	r23, Y+14	; 0x0e
    1f90:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f92:	98 89       	ldd	r25, Y+16	; 0x10
    1f94:	a0 d3       	rcall	.+1856   	; 0x26d6 <__gesf2>
    1f96:	18 16       	cp	r1, r24
    1f98:	bc f5       	brge	.+110    	; 0x2008 <TemperatureSending+0x160>
		{
			integer = (uint8_t)ConvertTemp;	//整数抽出
    1f9a:	6d 85       	ldd	r22, Y+13	; 0x0d
    1f9c:	7e 85       	ldd	r23, Y+14	; 0x0e
    1f9e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1fa0:	98 89       	ldd	r25, Y+16	; 0x10
    1fa2:	df d2       	rcall	.+1470   	; 0x2562 <__fixunssfsi>
    1fa4:	dc 01       	movw	r26, r24
    1fa6:	cb 01       	movw	r24, r22
    1fa8:	8b 83       	std	Y+3, r24	; 0x03
			decimal = (uint8_t)ConvertTemp;
    1faa:	6d 85       	ldd	r22, Y+13	; 0x0d
    1fac:	7e 85       	ldd	r23, Y+14	; 0x0e
    1fae:	8f 85       	ldd	r24, Y+15	; 0x0f
    1fb0:	98 89       	ldd	r25, Y+16	; 0x10
    1fb2:	d7 d2       	rcall	.+1454   	; 0x2562 <__fixunssfsi>
    1fb4:	dc 01       	movw	r26, r24
    1fb6:	cb 01       	movw	r24, r22
    1fb8:	8c 83       	std	Y+4, r24	; 0x04
			decimal = (ConvertTemp - (float)decimal) * 1000;	//小数抽出 この方法は12.123のように小数点以下に数字が詰まっている場合には使えるが、
    1fba:	8c 81       	ldd	r24, Y+4	; 0x04
    1fbc:	88 2f       	mov	r24, r24
    1fbe:	90 e0       	ldi	r25, 0x00	; 0
    1fc0:	a0 e0       	ldi	r26, 0x00	; 0
    1fc2:	b0 e0       	ldi	r27, 0x00	; 0
    1fc4:	bc 01       	movw	r22, r24
    1fc6:	cd 01       	movw	r24, r26
    1fc8:	f8 d2       	rcall	.+1520   	; 0x25ba <__floatunsisf>
    1fca:	dc 01       	movw	r26, r24
    1fcc:	cb 01       	movw	r24, r22
    1fce:	9c 01       	movw	r18, r24
    1fd0:	ad 01       	movw	r20, r26
    1fd2:	6d 85       	ldd	r22, Y+13	; 0x0d
    1fd4:	7e 85       	ldd	r23, Y+14	; 0x0e
    1fd6:	8f 85       	ldd	r24, Y+15	; 0x0f
    1fd8:	98 89       	ldd	r25, Y+16	; 0x10
    1fda:	f6 d1       	rcall	.+1004   	; 0x23c8 <__subsf3>
    1fdc:	dc 01       	movw	r26, r24
    1fde:	cb 01       	movw	r24, r22
    1fe0:	20 e0       	ldi	r18, 0x00	; 0
    1fe2:	30 e0       	ldi	r19, 0x00	; 0
    1fe4:	4a e7       	ldi	r20, 0x7A	; 122
    1fe6:	54 e4       	ldi	r21, 0x44	; 68
    1fe8:	bc 01       	movw	r22, r24
    1fea:	cd 01       	movw	r24, r26
    1fec:	78 d3       	rcall	.+1776   	; 0x26de <__mulsf3>
    1fee:	dc 01       	movw	r26, r24
    1ff0:	cb 01       	movw	r24, r22
    1ff2:	bc 01       	movw	r22, r24
    1ff4:	cd 01       	movw	r24, r26
    1ff6:	b5 d2       	rcall	.+1386   	; 0x2562 <__fixunssfsi>
    1ff8:	dc 01       	movw	r26, r24
    1ffa:	cb 01       	movw	r24, r22
    1ffc:	8c 83       	std	Y+4, r24	; 0x04
																//12.012のように小数点以下に0が有る場合には動作がおかしくなる(この場合12が出てくる)
			if ((decimal / 100) < 1)	//decimalが3桁無い→小数点1位が0
    1ffe:	8c 81       	ldd	r24, Y+4	; 0x04
    2000:	84 36       	cpi	r24, 0x64	; 100
    2002:	30 f4       	brcc	.+12     	; 0x2010 <TemperatureSending+0x168>
			{
				decimal = 0;	//小数点2位含めて0にしちゃう（どうせ小数点2位までの精度は無い）
    2004:	1c 82       	std	Y+4, r1	; 0x04
    2006:	04 c0       	rjmp	.+8      	; 0x2010 <TemperatureSending+0x168>
			}
		}
		else
			ConvertTemp = 0;	//マイナスの温度だったらとりあえず0度という事にしておく
    2008:	1d 86       	std	Y+13, r1	; 0x0d
    200a:	1e 86       	std	Y+14, r1	; 0x0e
    200c:	1f 86       	std	Y+15, r1	; 0x0f
    200e:	18 8a       	std	Y+16, r1	; 0x10
		///////////////////////////////////////////////////////test
		
		//ADCNum = ADCNum * (3300.0 / 4096.0);	//test
		ultoa(ADC_result,temp,10);
    2010:	80 91 45 20 	lds	r24, 0x2045	; 0x802045 <ADC_result>
    2014:	90 91 46 20 	lds	r25, 0x2046	; 0x802046 <ADC_result+0x1>
    2018:	09 2e       	mov	r0, r25
    201a:	00 0c       	add	r0, r0
    201c:	aa 0b       	sbc	r26, r26
    201e:	bb 0b       	sbc	r27, r27
    2020:	ae 01       	movw	r20, r28
    2022:	4f 5e       	subi	r20, 0xEF	; 239
    2024:	5f 4f       	sbci	r21, 0xFF	; 255
    2026:	2a e0       	ldi	r18, 0x0A	; 10
    2028:	30 e0       	ldi	r19, 0x00	; 0
    202a:	bc 01       	movw	r22, r24
    202c:	cd 01       	movw	r24, r26
    202e:	28 d4       	rcall	.+2128   	; 0x2880 <ultoa>
		for(int i = 0; i < (sizeof(temp)) / sizeof(temp[0]); i++)
    2030:	1d 82       	std	Y+5, r1	; 0x05
    2032:	1e 82       	std	Y+6, r1	; 0x06
    2034:	1e c0       	rjmp	.+60     	; 0x2072 <TemperatureSending+0x1ca>
		{
			if (temp[i] == 0)
    2036:	9e 01       	movw	r18, r28
    2038:	2f 5e       	subi	r18, 0xEF	; 239
    203a:	3f 4f       	sbci	r19, 0xFF	; 255
    203c:	8d 81       	ldd	r24, Y+5	; 0x05
    203e:	9e 81       	ldd	r25, Y+6	; 0x06
    2040:	82 0f       	add	r24, r18
    2042:	93 1f       	adc	r25, r19
    2044:	fc 01       	movw	r30, r24
    2046:	80 81       	ld	r24, Z
    2048:	88 23       	and	r24, r24
    204a:	09 f4       	brne	.+2      	; 0x204e <TemperatureSending+0x1a6>
			break;
    204c:	16 c0       	rjmp	.+44     	; 0x207a <TemperatureSending+0x1d2>
			usart_putchar(USART_SERIAL, temp[i]);	//整数部分送信
    204e:	9e 01       	movw	r18, r28
    2050:	2f 5e       	subi	r18, 0xEF	; 239
    2052:	3f 4f       	sbci	r19, 0xFF	; 255
    2054:	8d 81       	ldd	r24, Y+5	; 0x05
    2056:	9e 81       	ldd	r25, Y+6	; 0x06
    2058:	82 0f       	add	r24, r18
    205a:	93 1f       	adc	r25, r19
    205c:	fc 01       	movw	r30, r24
    205e:	80 81       	ld	r24, Z
    2060:	68 2f       	mov	r22, r24
    2062:	80 ea       	ldi	r24, 0xA0	; 160
    2064:	99 e0       	ldi	r25, 0x09	; 9
    2066:	f7 d9       	rcall	.-3090   	; 0x1456 <usart_putchar>
			ConvertTemp = 0;	//マイナスの温度だったらとりあえず0度という事にしておく
		///////////////////////////////////////////////////////test
		
		//ADCNum = ADCNum * (3300.0 / 4096.0);	//test
		ultoa(ADC_result,temp,10);
		for(int i = 0; i < (sizeof(temp)) / sizeof(temp[0]); i++)
    2068:	8d 81       	ldd	r24, Y+5	; 0x05
    206a:	9e 81       	ldd	r25, Y+6	; 0x06
    206c:	01 96       	adiw	r24, 0x01	; 1
    206e:	8d 83       	std	Y+5, r24	; 0x05
    2070:	9e 83       	std	Y+6, r25	; 0x06
    2072:	8d 81       	ldd	r24, Y+5	; 0x05
    2074:	9e 81       	ldd	r25, Y+6	; 0x06
    2076:	06 97       	sbiw	r24, 0x06	; 6
    2078:	f0 f2       	brcs	.-68     	; 0x2036 <TemperatureSending+0x18e>
		{
			if (temp[i] == 0)
			break;
			usart_putchar(USART_SERIAL, temp[i]);	//整数部分送信
		}
		usart_putchar(USART_SERIAL, '_');
    207a:	6f e5       	ldi	r22, 0x5F	; 95
    207c:	80 ea       	ldi	r24, 0xA0	; 160
    207e:	99 e0       	ldi	r25, 0x09	; 9
    2080:	ea d9       	rcall	.-3116   	; 0x1456 <usart_putchar>
		//usart_putchar(USART_SERIAL, '\r');
		//usart_putchar(USART_SERIAL, '\n');
		
		///////////////////////////////////////////////////////test
		utoa(integer,temp,10);	//数値→文字列
    2082:	8b 81       	ldd	r24, Y+3	; 0x03
    2084:	88 2f       	mov	r24, r24
    2086:	90 e0       	ldi	r25, 0x00	; 0
    2088:	9e 01       	movw	r18, r28
    208a:	2f 5e       	subi	r18, 0xEF	; 239
    208c:	3f 4f       	sbci	r19, 0xFF	; 255
    208e:	4a e0       	ldi	r20, 0x0A	; 10
    2090:	50 e0       	ldi	r21, 0x00	; 0
    2092:	b9 01       	movw	r22, r18
    2094:	20 d4       	rcall	.+2112   	; 0x28d6 <utoa>
		for(int i = 0; i < (sizeof(temp)) / sizeof(temp[0]); i++)
    2096:	1f 82       	std	Y+7, r1	; 0x07
    2098:	18 86       	std	Y+8, r1	; 0x08
    209a:	1e c0       	rjmp	.+60     	; 0x20d8 <TemperatureSending+0x230>
		{
			if (temp[i] == 0)
    209c:	9e 01       	movw	r18, r28
    209e:	2f 5e       	subi	r18, 0xEF	; 239
    20a0:	3f 4f       	sbci	r19, 0xFF	; 255
    20a2:	8f 81       	ldd	r24, Y+7	; 0x07
    20a4:	98 85       	ldd	r25, Y+8	; 0x08
    20a6:	82 0f       	add	r24, r18
    20a8:	93 1f       	adc	r25, r19
    20aa:	fc 01       	movw	r30, r24
    20ac:	80 81       	ld	r24, Z
    20ae:	88 23       	and	r24, r24
    20b0:	09 f4       	brne	.+2      	; 0x20b4 <TemperatureSending+0x20c>
				break;
    20b2:	16 c0       	rjmp	.+44     	; 0x20e0 <TemperatureSending+0x238>
			usart_putchar(USART_SERIAL, temp[i]);	//整数部分送信
    20b4:	9e 01       	movw	r18, r28
    20b6:	2f 5e       	subi	r18, 0xEF	; 239
    20b8:	3f 4f       	sbci	r19, 0xFF	; 255
    20ba:	8f 81       	ldd	r24, Y+7	; 0x07
    20bc:	98 85       	ldd	r25, Y+8	; 0x08
    20be:	82 0f       	add	r24, r18
    20c0:	93 1f       	adc	r25, r19
    20c2:	fc 01       	movw	r30, r24
    20c4:	80 81       	ld	r24, Z
    20c6:	68 2f       	mov	r22, r24
    20c8:	80 ea       	ldi	r24, 0xA0	; 160
    20ca:	99 e0       	ldi	r25, 0x09	; 9
    20cc:	c4 d9       	rcall	.-3192   	; 0x1456 <usart_putchar>
		//usart_putchar(USART_SERIAL, '\r');
		//usart_putchar(USART_SERIAL, '\n');
		
		///////////////////////////////////////////////////////test
		utoa(integer,temp,10);	//数値→文字列
		for(int i = 0; i < (sizeof(temp)) / sizeof(temp[0]); i++)
    20ce:	8f 81       	ldd	r24, Y+7	; 0x07
    20d0:	98 85       	ldd	r25, Y+8	; 0x08
    20d2:	01 96       	adiw	r24, 0x01	; 1
    20d4:	8f 83       	std	Y+7, r24	; 0x07
    20d6:	98 87       	std	Y+8, r25	; 0x08
    20d8:	8f 81       	ldd	r24, Y+7	; 0x07
    20da:	98 85       	ldd	r25, Y+8	; 0x08
    20dc:	06 97       	sbiw	r24, 0x06	; 6
    20de:	f0 f2       	brcs	.-68     	; 0x209c <TemperatureSending+0x1f4>
		{
			if (temp[i] == 0)
				break;
			usart_putchar(USART_SERIAL, temp[i]);	//整数部分送信
		}
		usart_putchar(USART_SERIAL, '.');
    20e0:	6e e2       	ldi	r22, 0x2E	; 46
    20e2:	80 ea       	ldi	r24, 0xA0	; 160
    20e4:	99 e0       	ldi	r25, 0x09	; 9
    20e6:	b7 d9       	rcall	.-3218   	; 0x1456 <usart_putchar>
		for(int i=0; i < (sizeof(temp)) / sizeof(temp[0]); i++)
    20e8:	19 86       	std	Y+9, r1	; 0x09
    20ea:	1a 86       	std	Y+10, r1	; 0x0a
    20ec:	0e c0       	rjmp	.+28     	; 0x210a <TemperatureSending+0x262>
		{
			temp[i] = 0;
    20ee:	9e 01       	movw	r18, r28
    20f0:	2f 5e       	subi	r18, 0xEF	; 239
    20f2:	3f 4f       	sbci	r19, 0xFF	; 255
    20f4:	89 85       	ldd	r24, Y+9	; 0x09
    20f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    20f8:	82 0f       	add	r24, r18
    20fa:	93 1f       	adc	r25, r19
    20fc:	fc 01       	movw	r30, r24
    20fe:	10 82       	st	Z, r1
			if (temp[i] == 0)
				break;
			usart_putchar(USART_SERIAL, temp[i]);	//整数部分送信
		}
		usart_putchar(USART_SERIAL, '.');
		for(int i=0; i < (sizeof(temp)) / sizeof(temp[0]); i++)
    2100:	89 85       	ldd	r24, Y+9	; 0x09
    2102:	9a 85       	ldd	r25, Y+10	; 0x0a
    2104:	01 96       	adiw	r24, 0x01	; 1
    2106:	89 87       	std	Y+9, r24	; 0x09
    2108:	9a 87       	std	Y+10, r25	; 0x0a
    210a:	89 85       	ldd	r24, Y+9	; 0x09
    210c:	9a 85       	ldd	r25, Y+10	; 0x0a
    210e:	06 97       	sbiw	r24, 0x06	; 6
    2110:	70 f3       	brcs	.-36     	; 0x20ee <TemperatureSending+0x246>
		{
			temp[i] = 0;
		}
		utoa(decimal,temp,10);	//数値→文字列
    2112:	8c 81       	ldd	r24, Y+4	; 0x04
    2114:	88 2f       	mov	r24, r24
    2116:	90 e0       	ldi	r25, 0x00	; 0
    2118:	9e 01       	movw	r18, r28
    211a:	2f 5e       	subi	r18, 0xEF	; 239
    211c:	3f 4f       	sbci	r19, 0xFF	; 255
    211e:	4a e0       	ldi	r20, 0x0A	; 10
    2120:	50 e0       	ldi	r21, 0x00	; 0
    2122:	b9 01       	movw	r22, r18
    2124:	d8 d3       	rcall	.+1968   	; 0x28d6 <utoa>
		for(int i = 0; i < (sizeof(temp)) / sizeof(temp[0]); i++)
    2126:	1b 86       	std	Y+11, r1	; 0x0b
    2128:	1c 86       	std	Y+12, r1	; 0x0c
    212a:	1e c0       	rjmp	.+60     	; 0x2168 <TemperatureSending+0x2c0>
		{
			if (temp[i] == 0)
    212c:	9e 01       	movw	r18, r28
    212e:	2f 5e       	subi	r18, 0xEF	; 239
    2130:	3f 4f       	sbci	r19, 0xFF	; 255
    2132:	8b 85       	ldd	r24, Y+11	; 0x0b
    2134:	9c 85       	ldd	r25, Y+12	; 0x0c
    2136:	82 0f       	add	r24, r18
    2138:	93 1f       	adc	r25, r19
    213a:	fc 01       	movw	r30, r24
    213c:	80 81       	ld	r24, Z
    213e:	88 23       	and	r24, r24
    2140:	09 f4       	brne	.+2      	; 0x2144 <TemperatureSending+0x29c>
				break;
    2142:	16 c0       	rjmp	.+44     	; 0x2170 <TemperatureSending+0x2c8>
			usart_putchar(USART_SERIAL, temp[i]);	//小数部分送信
    2144:	9e 01       	movw	r18, r28
    2146:	2f 5e       	subi	r18, 0xEF	; 239
    2148:	3f 4f       	sbci	r19, 0xFF	; 255
    214a:	8b 85       	ldd	r24, Y+11	; 0x0b
    214c:	9c 85       	ldd	r25, Y+12	; 0x0c
    214e:	82 0f       	add	r24, r18
    2150:	93 1f       	adc	r25, r19
    2152:	fc 01       	movw	r30, r24
    2154:	80 81       	ld	r24, Z
    2156:	68 2f       	mov	r22, r24
    2158:	80 ea       	ldi	r24, 0xA0	; 160
    215a:	99 e0       	ldi	r25, 0x09	; 9
    215c:	7c d9       	rcall	.-3336   	; 0x1456 <usart_putchar>
		for(int i=0; i < (sizeof(temp)) / sizeof(temp[0]); i++)
		{
			temp[i] = 0;
		}
		utoa(decimal,temp,10);	//数値→文字列
		for(int i = 0; i < (sizeof(temp)) / sizeof(temp[0]); i++)
    215e:	8b 85       	ldd	r24, Y+11	; 0x0b
    2160:	9c 85       	ldd	r25, Y+12	; 0x0c
    2162:	01 96       	adiw	r24, 0x01	; 1
    2164:	8b 87       	std	Y+11, r24	; 0x0b
    2166:	9c 87       	std	Y+12, r25	; 0x0c
    2168:	8b 85       	ldd	r24, Y+11	; 0x0b
    216a:	9c 85       	ldd	r25, Y+12	; 0x0c
    216c:	06 97       	sbiw	r24, 0x06	; 6
    216e:	f0 f2       	brcs	.-68     	; 0x212c <TemperatureSending+0x284>
		{
			if (temp[i] == 0)
				break;
			usart_putchar(USART_SERIAL, temp[i]);	//小数部分送信
		}
		usart_putchar(USART_SERIAL, '\r');
    2170:	6d e0       	ldi	r22, 0x0D	; 13
    2172:	80 ea       	ldi	r24, 0xA0	; 160
    2174:	99 e0       	ldi	r25, 0x09	; 9
    2176:	6f d9       	rcall	.-3362   	; 0x1456 <usart_putchar>
		usart_putchar(USART_SERIAL, '\n');
    2178:	6a e0       	ldi	r22, 0x0A	; 10
    217a:	80 ea       	ldi	r24, 0xA0	; 160
    217c:	99 e0       	ldi	r25, 0x09	; 9
    217e:	6b d9       	rcall	.-3370   	; 0x1456 <usart_putchar>

		ADC_result = 0;
    2180:	10 92 45 20 	sts	0x2045, r1	; 0x802045 <ADC_result>
    2184:	10 92 46 20 	sts	0x2046, r1	; 0x802046 <ADC_result+0x1>
		//ADCNum = 0;
	}
}
    2188:	66 96       	adiw	r28, 0x16	; 22
    218a:	cd bf       	out	0x3d, r28	; 61
    218c:	de bf       	out	0x3e, r29	; 62
    218e:	df 91       	pop	r29
    2190:	cf 91       	pop	r28
    2192:	08 95       	ret

00002194 <__vector_88>:

ISR(USARTD0_RXC_vect)
{
    2194:	1f 92       	push	r1
    2196:	0f 92       	push	r0
    2198:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    219c:	0f 92       	push	r0
    219e:	11 24       	eor	r1, r1
    21a0:	2f 93       	push	r18
    21a2:	3f 93       	push	r19
    21a4:	4f 93       	push	r20
    21a6:	5f 93       	push	r21
    21a8:	6f 93       	push	r22
    21aa:	7f 93       	push	r23
    21ac:	8f 93       	push	r24
    21ae:	9f 93       	push	r25
    21b0:	af 93       	push	r26
    21b2:	bf 93       	push	r27
    21b4:	ef 93       	push	r30
    21b6:	ff 93       	push	r31
    21b8:	cf 93       	push	r28
    21ba:	df 93       	push	r29
    21bc:	cd b7       	in	r28, 0x3d	; 61
    21be:	de b7       	in	r29, 0x3e	; 62
	RXTemp = usart_getchar(USART_SERIAL);
    21c0:	80 ea       	ldi	r24, 0xA0	; 160
    21c2:	99 e0       	ldi	r25, 0x09	; 9
    21c4:	50 d9       	rcall	.-3424   	; 0x1466 <usart_getchar>
    21c6:	80 93 47 20 	sts	0x2047, r24	; 0x802047 <RXTemp>
}
    21ca:	df 91       	pop	r29
    21cc:	cf 91       	pop	r28
    21ce:	ff 91       	pop	r31
    21d0:	ef 91       	pop	r30
    21d2:	bf 91       	pop	r27
    21d4:	af 91       	pop	r26
    21d6:	9f 91       	pop	r25
    21d8:	8f 91       	pop	r24
    21da:	7f 91       	pop	r23
    21dc:	6f 91       	pop	r22
    21de:	5f 91       	pop	r21
    21e0:	4f 91       	pop	r20
    21e2:	3f 91       	pop	r19
    21e4:	2f 91       	pop	r18
    21e6:	0f 90       	pop	r0
    21e8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    21ec:	0f 90       	pop	r0
    21ee:	1f 90       	pop	r1
    21f0:	18 95       	reti

000021f2 <uart_init>:

void uart_init()
{
    21f2:	cf 93       	push	r28
    21f4:	df 93       	push	r29
    21f6:	cd b7       	in	r28, 0x3d	; 61
    21f8:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_D, PR_USART0_bm);
    21fa:	60 e1       	ldi	r22, 0x10	; 16
    21fc:	84 e0       	ldi	r24, 0x04	; 4
    21fe:	0e 94 9a 03 	call	0x734	; 0x734 <sysclk_enable_module>
	usart_init_rs232(USART_SERIAL, &USART_SERIAL_OPTIONS);
    2202:	60 e0       	ldi	r22, 0x00	; 0
    2204:	70 e2       	ldi	r23, 0x20	; 32
    2206:	80 ea       	ldi	r24, 0xA0	; 160
    2208:	99 e0       	ldi	r25, 0x09	; 9
    220a:	3d da       	rcall	.-2950   	; 0x1686 <usart_init_rs232>
	
	PORTD.DIRCLR = 0b00000100;	//RX PIN	//このコードはQuickStartGuideには記載されていないが
    220c:	80 e6       	ldi	r24, 0x60	; 96
    220e:	96 e0       	ldi	r25, 0x06	; 6
    2210:	24 e0       	ldi	r18, 0x04	; 4
    2212:	fc 01       	movw	r30, r24
    2214:	22 83       	std	Z+2, r18	; 0x02
	PORTD.DIRSET = 0b00001000;	//TX PIN	//必ず追加する必要がある
    2216:	80 e6       	ldi	r24, 0x60	; 96
    2218:	96 e0       	ldi	r25, 0x06	; 6
    221a:	28 e0       	ldi	r18, 0x08	; 8
    221c:	fc 01       	movw	r30, r24
    221e:	21 83       	std	Z+1, r18	; 0x01
}
    2220:	df 91       	pop	r29
    2222:	cf 91       	pop	r28
    2224:	08 95       	ret

00002226 <adc_init>:

static void adc_init()
{
    2226:	cf 93       	push	r28
    2228:	df 93       	push	r29
    222a:	cd b7       	in	r28, 0x3d	; 61
    222c:	de b7       	in	r29, 0x3e	; 62
    222e:	2b 97       	sbiw	r28, 0x0b	; 11
    2230:	cd bf       	out	0x3d, r28	; 61
    2232:	de bf       	out	0x3e, r29	; 62
	ADCPORT.DIRCLR = 0b00000001 << ADCPIN;	//一応設定した。効果があるのか不明
    2234:	80 e0       	ldi	r24, 0x00	; 0
    2236:	96 e0       	ldi	r25, 0x06	; 6
    2238:	22 e0       	ldi	r18, 0x02	; 2
    223a:	fc 01       	movw	r30, r24
    223c:	22 83       	std	Z+2, r18	; 0x02
	struct adc_config adc_conf;
	struct adc_channel_config adcch_conf;
	adc_read_configuration(&MY_ADC, &adc_conf);
    223e:	ce 01       	movw	r24, r28
    2240:	01 96       	adiw	r24, 0x01	; 1
    2242:	bc 01       	movw	r22, r24
    2244:	80 e0       	ldi	r24, 0x00	; 0
    2246:	92 e0       	ldi	r25, 0x02	; 2
    2248:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <adc_read_configuration>
	adcch_read_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
    224c:	ce 01       	movw	r24, r28
    224e:	08 96       	adiw	r24, 0x08	; 8
    2250:	ac 01       	movw	r20, r24
    2252:	62 e0       	ldi	r22, 0x02	; 2
    2254:	80 e0       	ldi	r24, 0x00	; 0
    2256:	92 e0       	ldi	r25, 0x02	; 2
    2258:	0e 94 3e 05 	call	0xa7c	; 0xa7c <adcch_read_configuration>
	adc_set_conversion_parameters(&adc_conf, ADC_SIGN_ON, ADC_RES_12,ADC_REF_AREFA);	//ADC_REFをVCCにしてるけどADC_REF_AREFAの方が良いかもしれず
    225c:	20 e2       	ldi	r18, 0x20	; 32
    225e:	40 e0       	ldi	r20, 0x00	; 0
    2260:	60 e1       	ldi	r22, 0x10	; 16
    2262:	ce 01       	movw	r24, r28
    2264:	01 96       	adiw	r24, 0x01	; 1
    2266:	b0 dc       	rcall	.-1696   	; 0x1bc8 <adc_set_conversion_parameters>
	//adc_set_conversion_trigger(&adc_conf, ADC_TRIG_MANUAL, 1, 0);
	adc_set_clock_rate(&adc_conf, 20000UL);	//def 200000UL
    2268:	40 e2       	ldi	r20, 0x20	; 32
    226a:	5e e4       	ldi	r21, 0x4E	; 78
    226c:	60 e0       	ldi	r22, 0x00	; 0
    226e:	70 e0       	ldi	r23, 0x00	; 0
    2270:	ce 01       	movw	r24, r28
    2272:	01 96       	adiw	r24, 0x01	; 1
    2274:	46 dc       	rcall	.-1908   	; 0x1b02 <adc_set_clock_rate>
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN1, ADCCH_NEG_NONE, 1);
    2276:	ce 01       	movw	r24, r28
    2278:	08 96       	adiw	r24, 0x08	; 8
    227a:	21 e0       	ldi	r18, 0x01	; 1
    227c:	4a e0       	ldi	r20, 0x0A	; 10
    227e:	61 e0       	ldi	r22, 0x01	; 1
    2280:	26 dd       	rcall	.-1460   	; 0x1cce <adcch_set_input>
	adc_write_configuration(&MY_ADC, &adc_conf);
    2282:	ce 01       	movw	r24, r28
    2284:	01 96       	adiw	r24, 0x01	; 1
    2286:	bc 01       	movw	r22, r24
    2288:	80 e0       	ldi	r24, 0x00	; 0
    228a:	92 e0       	ldi	r25, 0x02	; 2
    228c:	0e 94 a2 04 	call	0x944	; 0x944 <adc_write_configuration>
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
    2290:	ce 01       	movw	r24, r28
    2292:	08 96       	adiw	r24, 0x08	; 8
    2294:	ac 01       	movw	r20, r24
    2296:	62 e0       	ldi	r22, 0x02	; 2
    2298:	80 e0       	ldi	r24, 0x00	; 0
    229a:	92 e0       	ldi	r25, 0x02	; 2
    229c:	0e 94 05 05 	call	0xa0a	; 0xa0a <adcch_write_configuration>
}
    22a0:	2b 96       	adiw	r28, 0x0b	; 11
    22a2:	cd bf       	out	0x3d, r28	; 61
    22a4:	de bf       	out	0x3e, r29	; 62
    22a6:	df 91       	pop	r29
    22a8:	cf 91       	pop	r28
    22aa:	08 95       	ret

000022ac <my_cca_callback>:

static void my_cca_callback()
{
    22ac:	cf 92       	push	r12
    22ae:	df 92       	push	r13
    22b0:	ef 92       	push	r14
    22b2:	ff 92       	push	r15
    22b4:	cf 93       	push	r28
    22b6:	df 93       	push	r29
    22b8:	cd b7       	in	r28, 0x3d	; 61
    22ba:	de b7       	in	r29, 0x3e	; 62
    22bc:	29 97       	sbiw	r28, 0x09	; 9
    22be:	cd bf       	out	0x3d, r28	; 61
    22c0:	de bf       	out	0x3e, r29	; 62
	uint16_t temp = 0;
    22c2:	19 82       	std	Y+1, r1	; 0x01
    22c4:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t repeatNum = 10;
    22c6:	8a e0       	ldi	r24, 0x0A	; 10
    22c8:	8d 83       	std	Y+5, r24	; 0x05
	for(int i = 0; i < repeatNum; i++)	//何回かADCをして平均を取る
    22ca:	1b 82       	std	Y+3, r1	; 0x03
    22cc:	1c 82       	std	Y+4, r1	; 0x04
    22ce:	45 c0       	rjmp	.+138    	; 0x235a <my_cca_callback+0xae>
	{
		adc_start_conversion(&MY_ADC, MY_ADC_CH);
    22d0:	62 e0       	ldi	r22, 0x02	; 2
    22d2:	80 e0       	ldi	r24, 0x00	; 0
    22d4:	92 e0       	ldi	r25, 0x02	; 2
    22d6:	ac db       	rcall	.-2216   	; 0x1a30 <adc_start_conversion>
		adc_wait_for_interrupt_flag(&MY_ADC, MY_ADC_CH);
    22d8:	62 e0       	ldi	r22, 0x02	; 2
    22da:	80 e0       	ldi	r24, 0x00	; 0
    22dc:	92 e0       	ldi	r25, 0x02	; 2
    22de:	f6 db       	rcall	.-2068   	; 0x1acc <adc_wait_for_interrupt_flag>
    22e0:	80 e0       	ldi	r24, 0x00	; 0
    22e2:	92 e0       	ldi	r25, 0x02	; 2
    22e4:	8e 83       	std	Y+6, r24	; 0x06
    22e6:	9f 83       	std	Y+7, r25	; 0x07
    22e8:	82 e0       	ldi	r24, 0x02	; 2
    22ea:	88 87       	std	Y+8, r24	; 0x08
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    22ec:	19 86       	std	Y+9, r1	; 0x09
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    22ee:	88 85       	ldd	r24, Y+8	; 0x08
    22f0:	88 2f       	mov	r24, r24
    22f2:	90 e0       	ldi	r25, 0x00	; 0
    22f4:	83 70       	andi	r24, 0x03	; 3
    22f6:	99 27       	eor	r25, r25
    22f8:	89 2b       	or	r24, r25
    22fa:	39 f4       	brne	.+14     	; 0x230a <my_cca_callback+0x5e>
		index += 2;
    22fc:	89 85       	ldd	r24, Y+9	; 0x09
    22fe:	8e 5f       	subi	r24, 0xFE	; 254
    2300:	89 87       	std	Y+9, r24	; 0x09
		ch_mask >>= 2;
    2302:	88 85       	ldd	r24, Y+8	; 0x08
    2304:	86 95       	lsr	r24
    2306:	86 95       	lsr	r24
    2308:	88 87       	std	Y+8, r24	; 0x08
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    230a:	88 85       	ldd	r24, Y+8	; 0x08
    230c:	88 2f       	mov	r24, r24
    230e:	90 e0       	ldi	r25, 0x00	; 0
    2310:	81 70       	andi	r24, 0x01	; 1
    2312:	99 27       	eor	r25, r25
    2314:	89 2b       	or	r24, r25
    2316:	19 f4       	brne	.+6      	; 0x231e <my_cca_callback+0x72>
		index++;
    2318:	89 85       	ldd	r24, Y+9	; 0x09
    231a:	8f 5f       	subi	r24, 0xFF	; 255
    231c:	89 87       	std	Y+9, r24	; 0x09
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    231e:	8e 81       	ldd	r24, Y+6	; 0x06
    2320:	9f 81       	ldd	r25, Y+7	; 0x07
    2322:	9c 01       	movw	r18, r24
    2324:	20 5e       	subi	r18, 0xE0	; 224
    2326:	3f 4f       	sbci	r19, 0xFF	; 255
    2328:	89 85       	ldd	r24, Y+9	; 0x09
    232a:	88 2f       	mov	r24, r24
    232c:	90 e0       	ldi	r25, 0x00	; 0
    232e:	88 0f       	add	r24, r24
    2330:	99 1f       	adc	r25, r25
    2332:	88 0f       	add	r24, r24
    2334:	99 1f       	adc	r25, r25
    2336:	88 0f       	add	r24, r24
    2338:	99 1f       	adc	r25, r25
    233a:	82 0f       	add	r24, r18
    233c:	93 1f       	adc	r25, r19
		temp = temp + adc_get_result(&MY_ADC, MY_ADC_CH);
    233e:	fc 01       	movw	r30, r24
    2340:	84 81       	ldd	r24, Z+4	; 0x04
    2342:	95 81       	ldd	r25, Z+5	; 0x05
    2344:	29 81       	ldd	r18, Y+1	; 0x01
    2346:	3a 81       	ldd	r19, Y+2	; 0x02
    2348:	82 0f       	add	r24, r18
    234a:	93 1f       	adc	r25, r19
    234c:	89 83       	std	Y+1, r24	; 0x01
    234e:	9a 83       	std	Y+2, r25	; 0x02

static void my_cca_callback()
{
	uint16_t temp = 0;
	uint8_t repeatNum = 10;
	for(int i = 0; i < repeatNum; i++)	//何回かADCをして平均を取る
    2350:	8b 81       	ldd	r24, Y+3	; 0x03
    2352:	9c 81       	ldd	r25, Y+4	; 0x04
    2354:	01 96       	adiw	r24, 0x01	; 1
    2356:	8b 83       	std	Y+3, r24	; 0x03
    2358:	9c 83       	std	Y+4, r25	; 0x04
    235a:	8d 81       	ldd	r24, Y+5	; 0x05
    235c:	28 2f       	mov	r18, r24
    235e:	30 e0       	ldi	r19, 0x00	; 0
    2360:	8b 81       	ldd	r24, Y+3	; 0x03
    2362:	9c 81       	ldd	r25, Y+4	; 0x04
    2364:	82 17       	cp	r24, r18
    2366:	93 07       	cpc	r25, r19
    2368:	0c f4       	brge	.+2      	; 0x236c <my_cca_callback+0xc0>
    236a:	b2 cf       	rjmp	.-156    	; 0x22d0 <my_cca_callback+0x24>
	{
		adc_start_conversion(&MY_ADC, MY_ADC_CH);
		adc_wait_for_interrupt_flag(&MY_ADC, MY_ADC_CH);
		temp = temp + adc_get_result(&MY_ADC, MY_ADC_CH);
	}
	ADC_result = (uint16_t)((float)temp / (float)repeatNum);
    236c:	89 81       	ldd	r24, Y+1	; 0x01
    236e:	9a 81       	ldd	r25, Y+2	; 0x02
    2370:	cc 01       	movw	r24, r24
    2372:	a0 e0       	ldi	r26, 0x00	; 0
    2374:	b0 e0       	ldi	r27, 0x00	; 0
    2376:	bc 01       	movw	r22, r24
    2378:	cd 01       	movw	r24, r26
    237a:	1f d1       	rcall	.+574    	; 0x25ba <__floatunsisf>
    237c:	6b 01       	movw	r12, r22
    237e:	7c 01       	movw	r14, r24
    2380:	8d 81       	ldd	r24, Y+5	; 0x05
    2382:	88 2f       	mov	r24, r24
    2384:	90 e0       	ldi	r25, 0x00	; 0
    2386:	a0 e0       	ldi	r26, 0x00	; 0
    2388:	b0 e0       	ldi	r27, 0x00	; 0
    238a:	bc 01       	movw	r22, r24
    238c:	cd 01       	movw	r24, r26
    238e:	15 d1       	rcall	.+554    	; 0x25ba <__floatunsisf>
    2390:	dc 01       	movw	r26, r24
    2392:	cb 01       	movw	r24, r22
    2394:	9c 01       	movw	r18, r24
    2396:	ad 01       	movw	r20, r26
    2398:	c7 01       	movw	r24, r14
    239a:	b6 01       	movw	r22, r12
    239c:	7a d0       	rcall	.+244    	; 0x2492 <__divsf3>
    239e:	dc 01       	movw	r26, r24
    23a0:	cb 01       	movw	r24, r22
    23a2:	bc 01       	movw	r22, r24
    23a4:	cd 01       	movw	r24, r26
    23a6:	dd d0       	rcall	.+442    	; 0x2562 <__fixunssfsi>
    23a8:	dc 01       	movw	r26, r24
    23aa:	cb 01       	movw	r24, r22
    23ac:	80 93 45 20 	sts	0x2045, r24	; 0x802045 <ADC_result>
    23b0:	90 93 46 20 	sts	0x2046, r25	; 0x802046 <ADC_result+0x1>
	adc_start_conversion(&MY_ADC, MY_ADC_CH);
	adc_wait_for_interrupt_flag(&MY_ADC, MY_ADC_CH);
	ADC_result = adc_get_result(&MY_ADC, MY_ADC_CH);
	ADC_result = 2047;
	*/
    23b4:	29 96       	adiw	r28, 0x09	; 9
    23b6:	cd bf       	out	0x3d, r28	; 61
    23b8:	de bf       	out	0x3e, r29	; 62
    23ba:	df 91       	pop	r29
    23bc:	cf 91       	pop	r28
    23be:	ff 90       	pop	r15
    23c0:	ef 90       	pop	r14
    23c2:	df 90       	pop	r13
    23c4:	cf 90       	pop	r12
    23c6:	08 95       	ret

000023c8 <__subsf3>:
    23c8:	50 58       	subi	r21, 0x80	; 128

000023ca <__addsf3>:
    23ca:	bb 27       	eor	r27, r27
    23cc:	aa 27       	eor	r26, r26
    23ce:	0e d0       	rcall	.+28     	; 0x23ec <__addsf3x>
    23d0:	48 c1       	rjmp	.+656    	; 0x2662 <__fp_round>
    23d2:	39 d1       	rcall	.+626    	; 0x2646 <__fp_pscA>
    23d4:	30 f0       	brcs	.+12     	; 0x23e2 <__addsf3+0x18>
    23d6:	3e d1       	rcall	.+636    	; 0x2654 <__fp_pscB>
    23d8:	20 f0       	brcs	.+8      	; 0x23e2 <__addsf3+0x18>
    23da:	31 f4       	brne	.+12     	; 0x23e8 <__addsf3+0x1e>
    23dc:	9f 3f       	cpi	r25, 0xFF	; 255
    23de:	11 f4       	brne	.+4      	; 0x23e4 <__addsf3+0x1a>
    23e0:	1e f4       	brtc	.+6      	; 0x23e8 <__addsf3+0x1e>
    23e2:	2e c1       	rjmp	.+604    	; 0x2640 <__fp_nan>
    23e4:	0e f4       	brtc	.+2      	; 0x23e8 <__addsf3+0x1e>
    23e6:	e0 95       	com	r30
    23e8:	e7 fb       	bst	r30, 7
    23ea:	24 c1       	rjmp	.+584    	; 0x2634 <__fp_inf>

000023ec <__addsf3x>:
    23ec:	e9 2f       	mov	r30, r25
    23ee:	4a d1       	rcall	.+660    	; 0x2684 <__fp_split3>
    23f0:	80 f3       	brcs	.-32     	; 0x23d2 <__addsf3+0x8>
    23f2:	ba 17       	cp	r27, r26
    23f4:	62 07       	cpc	r22, r18
    23f6:	73 07       	cpc	r23, r19
    23f8:	84 07       	cpc	r24, r20
    23fa:	95 07       	cpc	r25, r21
    23fc:	18 f0       	brcs	.+6      	; 0x2404 <__addsf3x+0x18>
    23fe:	71 f4       	brne	.+28     	; 0x241c <__addsf3x+0x30>
    2400:	9e f5       	brtc	.+102    	; 0x2468 <__addsf3x+0x7c>
    2402:	62 c1       	rjmp	.+708    	; 0x26c8 <__fp_zero>
    2404:	0e f4       	brtc	.+2      	; 0x2408 <__addsf3x+0x1c>
    2406:	e0 95       	com	r30
    2408:	0b 2e       	mov	r0, r27
    240a:	ba 2f       	mov	r27, r26
    240c:	a0 2d       	mov	r26, r0
    240e:	0b 01       	movw	r0, r22
    2410:	b9 01       	movw	r22, r18
    2412:	90 01       	movw	r18, r0
    2414:	0c 01       	movw	r0, r24
    2416:	ca 01       	movw	r24, r20
    2418:	a0 01       	movw	r20, r0
    241a:	11 24       	eor	r1, r1
    241c:	ff 27       	eor	r31, r31
    241e:	59 1b       	sub	r21, r25
    2420:	99 f0       	breq	.+38     	; 0x2448 <__addsf3x+0x5c>
    2422:	59 3f       	cpi	r21, 0xF9	; 249
    2424:	50 f4       	brcc	.+20     	; 0x243a <__addsf3x+0x4e>
    2426:	50 3e       	cpi	r21, 0xE0	; 224
    2428:	68 f1       	brcs	.+90     	; 0x2484 <__addsf3x+0x98>
    242a:	1a 16       	cp	r1, r26
    242c:	f0 40       	sbci	r31, 0x00	; 0
    242e:	a2 2f       	mov	r26, r18
    2430:	23 2f       	mov	r18, r19
    2432:	34 2f       	mov	r19, r20
    2434:	44 27       	eor	r20, r20
    2436:	58 5f       	subi	r21, 0xF8	; 248
    2438:	f3 cf       	rjmp	.-26     	; 0x2420 <__addsf3x+0x34>
    243a:	46 95       	lsr	r20
    243c:	37 95       	ror	r19
    243e:	27 95       	ror	r18
    2440:	a7 95       	ror	r26
    2442:	f0 40       	sbci	r31, 0x00	; 0
    2444:	53 95       	inc	r21
    2446:	c9 f7       	brne	.-14     	; 0x243a <__addsf3x+0x4e>
    2448:	7e f4       	brtc	.+30     	; 0x2468 <__addsf3x+0x7c>
    244a:	1f 16       	cp	r1, r31
    244c:	ba 0b       	sbc	r27, r26
    244e:	62 0b       	sbc	r22, r18
    2450:	73 0b       	sbc	r23, r19
    2452:	84 0b       	sbc	r24, r20
    2454:	ba f0       	brmi	.+46     	; 0x2484 <__addsf3x+0x98>
    2456:	91 50       	subi	r25, 0x01	; 1
    2458:	a1 f0       	breq	.+40     	; 0x2482 <__addsf3x+0x96>
    245a:	ff 0f       	add	r31, r31
    245c:	bb 1f       	adc	r27, r27
    245e:	66 1f       	adc	r22, r22
    2460:	77 1f       	adc	r23, r23
    2462:	88 1f       	adc	r24, r24
    2464:	c2 f7       	brpl	.-16     	; 0x2456 <__addsf3x+0x6a>
    2466:	0e c0       	rjmp	.+28     	; 0x2484 <__addsf3x+0x98>
    2468:	ba 0f       	add	r27, r26
    246a:	62 1f       	adc	r22, r18
    246c:	73 1f       	adc	r23, r19
    246e:	84 1f       	adc	r24, r20
    2470:	48 f4       	brcc	.+18     	; 0x2484 <__addsf3x+0x98>
    2472:	87 95       	ror	r24
    2474:	77 95       	ror	r23
    2476:	67 95       	ror	r22
    2478:	b7 95       	ror	r27
    247a:	f7 95       	ror	r31
    247c:	9e 3f       	cpi	r25, 0xFE	; 254
    247e:	08 f0       	brcs	.+2      	; 0x2482 <__addsf3x+0x96>
    2480:	b3 cf       	rjmp	.-154    	; 0x23e8 <__addsf3+0x1e>
    2482:	93 95       	inc	r25
    2484:	88 0f       	add	r24, r24
    2486:	08 f0       	brcs	.+2      	; 0x248a <__addsf3x+0x9e>
    2488:	99 27       	eor	r25, r25
    248a:	ee 0f       	add	r30, r30
    248c:	97 95       	ror	r25
    248e:	87 95       	ror	r24
    2490:	08 95       	ret

00002492 <__divsf3>:
    2492:	0c d0       	rcall	.+24     	; 0x24ac <__divsf3x>
    2494:	e6 c0       	rjmp	.+460    	; 0x2662 <__fp_round>
    2496:	de d0       	rcall	.+444    	; 0x2654 <__fp_pscB>
    2498:	40 f0       	brcs	.+16     	; 0x24aa <__divsf3+0x18>
    249a:	d5 d0       	rcall	.+426    	; 0x2646 <__fp_pscA>
    249c:	30 f0       	brcs	.+12     	; 0x24aa <__divsf3+0x18>
    249e:	21 f4       	brne	.+8      	; 0x24a8 <__divsf3+0x16>
    24a0:	5f 3f       	cpi	r21, 0xFF	; 255
    24a2:	19 f0       	breq	.+6      	; 0x24aa <__divsf3+0x18>
    24a4:	c7 c0       	rjmp	.+398    	; 0x2634 <__fp_inf>
    24a6:	51 11       	cpse	r21, r1
    24a8:	10 c1       	rjmp	.+544    	; 0x26ca <__fp_szero>
    24aa:	ca c0       	rjmp	.+404    	; 0x2640 <__fp_nan>

000024ac <__divsf3x>:
    24ac:	eb d0       	rcall	.+470    	; 0x2684 <__fp_split3>
    24ae:	98 f3       	brcs	.-26     	; 0x2496 <__divsf3+0x4>

000024b0 <__divsf3_pse>:
    24b0:	99 23       	and	r25, r25
    24b2:	c9 f3       	breq	.-14     	; 0x24a6 <__divsf3+0x14>
    24b4:	55 23       	and	r21, r21
    24b6:	b1 f3       	breq	.-20     	; 0x24a4 <__divsf3+0x12>
    24b8:	95 1b       	sub	r25, r21
    24ba:	55 0b       	sbc	r21, r21
    24bc:	bb 27       	eor	r27, r27
    24be:	aa 27       	eor	r26, r26
    24c0:	62 17       	cp	r22, r18
    24c2:	73 07       	cpc	r23, r19
    24c4:	84 07       	cpc	r24, r20
    24c6:	38 f0       	brcs	.+14     	; 0x24d6 <__divsf3_pse+0x26>
    24c8:	9f 5f       	subi	r25, 0xFF	; 255
    24ca:	5f 4f       	sbci	r21, 0xFF	; 255
    24cc:	22 0f       	add	r18, r18
    24ce:	33 1f       	adc	r19, r19
    24d0:	44 1f       	adc	r20, r20
    24d2:	aa 1f       	adc	r26, r26
    24d4:	a9 f3       	breq	.-22     	; 0x24c0 <__divsf3_pse+0x10>
    24d6:	33 d0       	rcall	.+102    	; 0x253e <__divsf3_pse+0x8e>
    24d8:	0e 2e       	mov	r0, r30
    24da:	3a f0       	brmi	.+14     	; 0x24ea <__divsf3_pse+0x3a>
    24dc:	e0 e8       	ldi	r30, 0x80	; 128
    24de:	30 d0       	rcall	.+96     	; 0x2540 <__divsf3_pse+0x90>
    24e0:	91 50       	subi	r25, 0x01	; 1
    24e2:	50 40       	sbci	r21, 0x00	; 0
    24e4:	e6 95       	lsr	r30
    24e6:	00 1c       	adc	r0, r0
    24e8:	ca f7       	brpl	.-14     	; 0x24dc <__divsf3_pse+0x2c>
    24ea:	29 d0       	rcall	.+82     	; 0x253e <__divsf3_pse+0x8e>
    24ec:	fe 2f       	mov	r31, r30
    24ee:	27 d0       	rcall	.+78     	; 0x253e <__divsf3_pse+0x8e>
    24f0:	66 0f       	add	r22, r22
    24f2:	77 1f       	adc	r23, r23
    24f4:	88 1f       	adc	r24, r24
    24f6:	bb 1f       	adc	r27, r27
    24f8:	26 17       	cp	r18, r22
    24fa:	37 07       	cpc	r19, r23
    24fc:	48 07       	cpc	r20, r24
    24fe:	ab 07       	cpc	r26, r27
    2500:	b0 e8       	ldi	r27, 0x80	; 128
    2502:	09 f0       	breq	.+2      	; 0x2506 <__divsf3_pse+0x56>
    2504:	bb 0b       	sbc	r27, r27
    2506:	80 2d       	mov	r24, r0
    2508:	bf 01       	movw	r22, r30
    250a:	ff 27       	eor	r31, r31
    250c:	93 58       	subi	r25, 0x83	; 131
    250e:	5f 4f       	sbci	r21, 0xFF	; 255
    2510:	2a f0       	brmi	.+10     	; 0x251c <__divsf3_pse+0x6c>
    2512:	9e 3f       	cpi	r25, 0xFE	; 254
    2514:	51 05       	cpc	r21, r1
    2516:	68 f0       	brcs	.+26     	; 0x2532 <__divsf3_pse+0x82>
    2518:	8d c0       	rjmp	.+282    	; 0x2634 <__fp_inf>
    251a:	d7 c0       	rjmp	.+430    	; 0x26ca <__fp_szero>
    251c:	5f 3f       	cpi	r21, 0xFF	; 255
    251e:	ec f3       	brlt	.-6      	; 0x251a <__divsf3_pse+0x6a>
    2520:	98 3e       	cpi	r25, 0xE8	; 232
    2522:	dc f3       	brlt	.-10     	; 0x251a <__divsf3_pse+0x6a>
    2524:	86 95       	lsr	r24
    2526:	77 95       	ror	r23
    2528:	67 95       	ror	r22
    252a:	b7 95       	ror	r27
    252c:	f7 95       	ror	r31
    252e:	9f 5f       	subi	r25, 0xFF	; 255
    2530:	c9 f7       	brne	.-14     	; 0x2524 <__divsf3_pse+0x74>
    2532:	88 0f       	add	r24, r24
    2534:	91 1d       	adc	r25, r1
    2536:	96 95       	lsr	r25
    2538:	87 95       	ror	r24
    253a:	97 f9       	bld	r25, 7
    253c:	08 95       	ret
    253e:	e1 e0       	ldi	r30, 0x01	; 1
    2540:	66 0f       	add	r22, r22
    2542:	77 1f       	adc	r23, r23
    2544:	88 1f       	adc	r24, r24
    2546:	bb 1f       	adc	r27, r27
    2548:	62 17       	cp	r22, r18
    254a:	73 07       	cpc	r23, r19
    254c:	84 07       	cpc	r24, r20
    254e:	ba 07       	cpc	r27, r26
    2550:	20 f0       	brcs	.+8      	; 0x255a <__divsf3_pse+0xaa>
    2552:	62 1b       	sub	r22, r18
    2554:	73 0b       	sbc	r23, r19
    2556:	84 0b       	sbc	r24, r20
    2558:	ba 0b       	sbc	r27, r26
    255a:	ee 1f       	adc	r30, r30
    255c:	88 f7       	brcc	.-30     	; 0x2540 <__divsf3_pse+0x90>
    255e:	e0 95       	com	r30
    2560:	08 95       	ret

00002562 <__fixunssfsi>:
    2562:	98 d0       	rcall	.+304    	; 0x2694 <__fp_splitA>
    2564:	88 f0       	brcs	.+34     	; 0x2588 <__fixunssfsi+0x26>
    2566:	9f 57       	subi	r25, 0x7F	; 127
    2568:	90 f0       	brcs	.+36     	; 0x258e <__fixunssfsi+0x2c>
    256a:	b9 2f       	mov	r27, r25
    256c:	99 27       	eor	r25, r25
    256e:	b7 51       	subi	r27, 0x17	; 23
    2570:	a0 f0       	brcs	.+40     	; 0x259a <__fixunssfsi+0x38>
    2572:	d1 f0       	breq	.+52     	; 0x25a8 <__fixunssfsi+0x46>
    2574:	66 0f       	add	r22, r22
    2576:	77 1f       	adc	r23, r23
    2578:	88 1f       	adc	r24, r24
    257a:	99 1f       	adc	r25, r25
    257c:	1a f0       	brmi	.+6      	; 0x2584 <__fixunssfsi+0x22>
    257e:	ba 95       	dec	r27
    2580:	c9 f7       	brne	.-14     	; 0x2574 <__fixunssfsi+0x12>
    2582:	12 c0       	rjmp	.+36     	; 0x25a8 <__fixunssfsi+0x46>
    2584:	b1 30       	cpi	r27, 0x01	; 1
    2586:	81 f0       	breq	.+32     	; 0x25a8 <__fixunssfsi+0x46>
    2588:	9f d0       	rcall	.+318    	; 0x26c8 <__fp_zero>
    258a:	b1 e0       	ldi	r27, 0x01	; 1
    258c:	08 95       	ret
    258e:	9c c0       	rjmp	.+312    	; 0x26c8 <__fp_zero>
    2590:	67 2f       	mov	r22, r23
    2592:	78 2f       	mov	r23, r24
    2594:	88 27       	eor	r24, r24
    2596:	b8 5f       	subi	r27, 0xF8	; 248
    2598:	39 f0       	breq	.+14     	; 0x25a8 <__fixunssfsi+0x46>
    259a:	b9 3f       	cpi	r27, 0xF9	; 249
    259c:	cc f3       	brlt	.-14     	; 0x2590 <__fixunssfsi+0x2e>
    259e:	86 95       	lsr	r24
    25a0:	77 95       	ror	r23
    25a2:	67 95       	ror	r22
    25a4:	b3 95       	inc	r27
    25a6:	d9 f7       	brne	.-10     	; 0x259e <__fixunssfsi+0x3c>
    25a8:	3e f4       	brtc	.+14     	; 0x25b8 <__fixunssfsi+0x56>
    25aa:	90 95       	com	r25
    25ac:	80 95       	com	r24
    25ae:	70 95       	com	r23
    25b0:	61 95       	neg	r22
    25b2:	7f 4f       	sbci	r23, 0xFF	; 255
    25b4:	8f 4f       	sbci	r24, 0xFF	; 255
    25b6:	9f 4f       	sbci	r25, 0xFF	; 255
    25b8:	08 95       	ret

000025ba <__floatunsisf>:
    25ba:	e8 94       	clt
    25bc:	09 c0       	rjmp	.+18     	; 0x25d0 <__floatsisf+0x12>

000025be <__floatsisf>:
    25be:	97 fb       	bst	r25, 7
    25c0:	3e f4       	brtc	.+14     	; 0x25d0 <__floatsisf+0x12>
    25c2:	90 95       	com	r25
    25c4:	80 95       	com	r24
    25c6:	70 95       	com	r23
    25c8:	61 95       	neg	r22
    25ca:	7f 4f       	sbci	r23, 0xFF	; 255
    25cc:	8f 4f       	sbci	r24, 0xFF	; 255
    25ce:	9f 4f       	sbci	r25, 0xFF	; 255
    25d0:	99 23       	and	r25, r25
    25d2:	a9 f0       	breq	.+42     	; 0x25fe <__floatsisf+0x40>
    25d4:	f9 2f       	mov	r31, r25
    25d6:	96 e9       	ldi	r25, 0x96	; 150
    25d8:	bb 27       	eor	r27, r27
    25da:	93 95       	inc	r25
    25dc:	f6 95       	lsr	r31
    25de:	87 95       	ror	r24
    25e0:	77 95       	ror	r23
    25e2:	67 95       	ror	r22
    25e4:	b7 95       	ror	r27
    25e6:	f1 11       	cpse	r31, r1
    25e8:	f8 cf       	rjmp	.-16     	; 0x25da <__floatsisf+0x1c>
    25ea:	fa f4       	brpl	.+62     	; 0x262a <__floatsisf+0x6c>
    25ec:	bb 0f       	add	r27, r27
    25ee:	11 f4       	brne	.+4      	; 0x25f4 <__floatsisf+0x36>
    25f0:	60 ff       	sbrs	r22, 0
    25f2:	1b c0       	rjmp	.+54     	; 0x262a <__floatsisf+0x6c>
    25f4:	6f 5f       	subi	r22, 0xFF	; 255
    25f6:	7f 4f       	sbci	r23, 0xFF	; 255
    25f8:	8f 4f       	sbci	r24, 0xFF	; 255
    25fa:	9f 4f       	sbci	r25, 0xFF	; 255
    25fc:	16 c0       	rjmp	.+44     	; 0x262a <__floatsisf+0x6c>
    25fe:	88 23       	and	r24, r24
    2600:	11 f0       	breq	.+4      	; 0x2606 <__floatsisf+0x48>
    2602:	96 e9       	ldi	r25, 0x96	; 150
    2604:	11 c0       	rjmp	.+34     	; 0x2628 <__floatsisf+0x6a>
    2606:	77 23       	and	r23, r23
    2608:	21 f0       	breq	.+8      	; 0x2612 <__floatsisf+0x54>
    260a:	9e e8       	ldi	r25, 0x8E	; 142
    260c:	87 2f       	mov	r24, r23
    260e:	76 2f       	mov	r23, r22
    2610:	05 c0       	rjmp	.+10     	; 0x261c <__floatsisf+0x5e>
    2612:	66 23       	and	r22, r22
    2614:	71 f0       	breq	.+28     	; 0x2632 <__floatsisf+0x74>
    2616:	96 e8       	ldi	r25, 0x86	; 134
    2618:	86 2f       	mov	r24, r22
    261a:	70 e0       	ldi	r23, 0x00	; 0
    261c:	60 e0       	ldi	r22, 0x00	; 0
    261e:	2a f0       	brmi	.+10     	; 0x262a <__floatsisf+0x6c>
    2620:	9a 95       	dec	r25
    2622:	66 0f       	add	r22, r22
    2624:	77 1f       	adc	r23, r23
    2626:	88 1f       	adc	r24, r24
    2628:	da f7       	brpl	.-10     	; 0x2620 <__floatsisf+0x62>
    262a:	88 0f       	add	r24, r24
    262c:	96 95       	lsr	r25
    262e:	87 95       	ror	r24
    2630:	97 f9       	bld	r25, 7
    2632:	08 95       	ret

00002634 <__fp_inf>:
    2634:	97 f9       	bld	r25, 7
    2636:	9f 67       	ori	r25, 0x7F	; 127
    2638:	80 e8       	ldi	r24, 0x80	; 128
    263a:	70 e0       	ldi	r23, 0x00	; 0
    263c:	60 e0       	ldi	r22, 0x00	; 0
    263e:	08 95       	ret

00002640 <__fp_nan>:
    2640:	9f ef       	ldi	r25, 0xFF	; 255
    2642:	80 ec       	ldi	r24, 0xC0	; 192
    2644:	08 95       	ret

00002646 <__fp_pscA>:
    2646:	00 24       	eor	r0, r0
    2648:	0a 94       	dec	r0
    264a:	16 16       	cp	r1, r22
    264c:	17 06       	cpc	r1, r23
    264e:	18 06       	cpc	r1, r24
    2650:	09 06       	cpc	r0, r25
    2652:	08 95       	ret

00002654 <__fp_pscB>:
    2654:	00 24       	eor	r0, r0
    2656:	0a 94       	dec	r0
    2658:	12 16       	cp	r1, r18
    265a:	13 06       	cpc	r1, r19
    265c:	14 06       	cpc	r1, r20
    265e:	05 06       	cpc	r0, r21
    2660:	08 95       	ret

00002662 <__fp_round>:
    2662:	09 2e       	mov	r0, r25
    2664:	03 94       	inc	r0
    2666:	00 0c       	add	r0, r0
    2668:	11 f4       	brne	.+4      	; 0x266e <__fp_round+0xc>
    266a:	88 23       	and	r24, r24
    266c:	52 f0       	brmi	.+20     	; 0x2682 <__fp_round+0x20>
    266e:	bb 0f       	add	r27, r27
    2670:	40 f4       	brcc	.+16     	; 0x2682 <__fp_round+0x20>
    2672:	bf 2b       	or	r27, r31
    2674:	11 f4       	brne	.+4      	; 0x267a <__fp_round+0x18>
    2676:	60 ff       	sbrs	r22, 0
    2678:	04 c0       	rjmp	.+8      	; 0x2682 <__fp_round+0x20>
    267a:	6f 5f       	subi	r22, 0xFF	; 255
    267c:	7f 4f       	sbci	r23, 0xFF	; 255
    267e:	8f 4f       	sbci	r24, 0xFF	; 255
    2680:	9f 4f       	sbci	r25, 0xFF	; 255
    2682:	08 95       	ret

00002684 <__fp_split3>:
    2684:	57 fd       	sbrc	r21, 7
    2686:	90 58       	subi	r25, 0x80	; 128
    2688:	44 0f       	add	r20, r20
    268a:	55 1f       	adc	r21, r21
    268c:	59 f0       	breq	.+22     	; 0x26a4 <__fp_splitA+0x10>
    268e:	5f 3f       	cpi	r21, 0xFF	; 255
    2690:	71 f0       	breq	.+28     	; 0x26ae <__fp_splitA+0x1a>
    2692:	47 95       	ror	r20

00002694 <__fp_splitA>:
    2694:	88 0f       	add	r24, r24
    2696:	97 fb       	bst	r25, 7
    2698:	99 1f       	adc	r25, r25
    269a:	61 f0       	breq	.+24     	; 0x26b4 <__fp_splitA+0x20>
    269c:	9f 3f       	cpi	r25, 0xFF	; 255
    269e:	79 f0       	breq	.+30     	; 0x26be <__fp_splitA+0x2a>
    26a0:	87 95       	ror	r24
    26a2:	08 95       	ret
    26a4:	12 16       	cp	r1, r18
    26a6:	13 06       	cpc	r1, r19
    26a8:	14 06       	cpc	r1, r20
    26aa:	55 1f       	adc	r21, r21
    26ac:	f2 cf       	rjmp	.-28     	; 0x2692 <__fp_split3+0xe>
    26ae:	46 95       	lsr	r20
    26b0:	f1 df       	rcall	.-30     	; 0x2694 <__fp_splitA>
    26b2:	08 c0       	rjmp	.+16     	; 0x26c4 <__fp_splitA+0x30>
    26b4:	16 16       	cp	r1, r22
    26b6:	17 06       	cpc	r1, r23
    26b8:	18 06       	cpc	r1, r24
    26ba:	99 1f       	adc	r25, r25
    26bc:	f1 cf       	rjmp	.-30     	; 0x26a0 <__fp_splitA+0xc>
    26be:	86 95       	lsr	r24
    26c0:	71 05       	cpc	r23, r1
    26c2:	61 05       	cpc	r22, r1
    26c4:	08 94       	sec
    26c6:	08 95       	ret

000026c8 <__fp_zero>:
    26c8:	e8 94       	clt

000026ca <__fp_szero>:
    26ca:	bb 27       	eor	r27, r27
    26cc:	66 27       	eor	r22, r22
    26ce:	77 27       	eor	r23, r23
    26d0:	cb 01       	movw	r24, r22
    26d2:	97 f9       	bld	r25, 7
    26d4:	08 95       	ret

000026d6 <__gesf2>:
    26d6:	66 d0       	rcall	.+204    	; 0x27a4 <__fp_cmp>
    26d8:	08 f4       	brcc	.+2      	; 0x26dc <__gesf2+0x6>
    26da:	8f ef       	ldi	r24, 0xFF	; 255
    26dc:	08 95       	ret

000026de <__mulsf3>:
    26de:	0b d0       	rcall	.+22     	; 0x26f6 <__mulsf3x>
    26e0:	c0 cf       	rjmp	.-128    	; 0x2662 <__fp_round>
    26e2:	b1 df       	rcall	.-158    	; 0x2646 <__fp_pscA>
    26e4:	28 f0       	brcs	.+10     	; 0x26f0 <__mulsf3+0x12>
    26e6:	b6 df       	rcall	.-148    	; 0x2654 <__fp_pscB>
    26e8:	18 f0       	brcs	.+6      	; 0x26f0 <__mulsf3+0x12>
    26ea:	95 23       	and	r25, r21
    26ec:	09 f0       	breq	.+2      	; 0x26f0 <__mulsf3+0x12>
    26ee:	a2 cf       	rjmp	.-188    	; 0x2634 <__fp_inf>
    26f0:	a7 cf       	rjmp	.-178    	; 0x2640 <__fp_nan>
    26f2:	11 24       	eor	r1, r1
    26f4:	ea cf       	rjmp	.-44     	; 0x26ca <__fp_szero>

000026f6 <__mulsf3x>:
    26f6:	c6 df       	rcall	.-116    	; 0x2684 <__fp_split3>
    26f8:	a0 f3       	brcs	.-24     	; 0x26e2 <__mulsf3+0x4>

000026fa <__mulsf3_pse>:
    26fa:	95 9f       	mul	r25, r21
    26fc:	d1 f3       	breq	.-12     	; 0x26f2 <__mulsf3+0x14>
    26fe:	95 0f       	add	r25, r21
    2700:	50 e0       	ldi	r21, 0x00	; 0
    2702:	55 1f       	adc	r21, r21
    2704:	62 9f       	mul	r22, r18
    2706:	f0 01       	movw	r30, r0
    2708:	72 9f       	mul	r23, r18
    270a:	bb 27       	eor	r27, r27
    270c:	f0 0d       	add	r31, r0
    270e:	b1 1d       	adc	r27, r1
    2710:	63 9f       	mul	r22, r19
    2712:	aa 27       	eor	r26, r26
    2714:	f0 0d       	add	r31, r0
    2716:	b1 1d       	adc	r27, r1
    2718:	aa 1f       	adc	r26, r26
    271a:	64 9f       	mul	r22, r20
    271c:	66 27       	eor	r22, r22
    271e:	b0 0d       	add	r27, r0
    2720:	a1 1d       	adc	r26, r1
    2722:	66 1f       	adc	r22, r22
    2724:	82 9f       	mul	r24, r18
    2726:	22 27       	eor	r18, r18
    2728:	b0 0d       	add	r27, r0
    272a:	a1 1d       	adc	r26, r1
    272c:	62 1f       	adc	r22, r18
    272e:	73 9f       	mul	r23, r19
    2730:	b0 0d       	add	r27, r0
    2732:	a1 1d       	adc	r26, r1
    2734:	62 1f       	adc	r22, r18
    2736:	83 9f       	mul	r24, r19
    2738:	a0 0d       	add	r26, r0
    273a:	61 1d       	adc	r22, r1
    273c:	22 1f       	adc	r18, r18
    273e:	74 9f       	mul	r23, r20
    2740:	33 27       	eor	r19, r19
    2742:	a0 0d       	add	r26, r0
    2744:	61 1d       	adc	r22, r1
    2746:	23 1f       	adc	r18, r19
    2748:	84 9f       	mul	r24, r20
    274a:	60 0d       	add	r22, r0
    274c:	21 1d       	adc	r18, r1
    274e:	82 2f       	mov	r24, r18
    2750:	76 2f       	mov	r23, r22
    2752:	6a 2f       	mov	r22, r26
    2754:	11 24       	eor	r1, r1
    2756:	9f 57       	subi	r25, 0x7F	; 127
    2758:	50 40       	sbci	r21, 0x00	; 0
    275a:	8a f0       	brmi	.+34     	; 0x277e <__mulsf3_pse+0x84>
    275c:	e1 f0       	breq	.+56     	; 0x2796 <__mulsf3_pse+0x9c>
    275e:	88 23       	and	r24, r24
    2760:	4a f0       	brmi	.+18     	; 0x2774 <__mulsf3_pse+0x7a>
    2762:	ee 0f       	add	r30, r30
    2764:	ff 1f       	adc	r31, r31
    2766:	bb 1f       	adc	r27, r27
    2768:	66 1f       	adc	r22, r22
    276a:	77 1f       	adc	r23, r23
    276c:	88 1f       	adc	r24, r24
    276e:	91 50       	subi	r25, 0x01	; 1
    2770:	50 40       	sbci	r21, 0x00	; 0
    2772:	a9 f7       	brne	.-22     	; 0x275e <__mulsf3_pse+0x64>
    2774:	9e 3f       	cpi	r25, 0xFE	; 254
    2776:	51 05       	cpc	r21, r1
    2778:	70 f0       	brcs	.+28     	; 0x2796 <__mulsf3_pse+0x9c>
    277a:	5c cf       	rjmp	.-328    	; 0x2634 <__fp_inf>
    277c:	a6 cf       	rjmp	.-180    	; 0x26ca <__fp_szero>
    277e:	5f 3f       	cpi	r21, 0xFF	; 255
    2780:	ec f3       	brlt	.-6      	; 0x277c <__mulsf3_pse+0x82>
    2782:	98 3e       	cpi	r25, 0xE8	; 232
    2784:	dc f3       	brlt	.-10     	; 0x277c <__mulsf3_pse+0x82>
    2786:	86 95       	lsr	r24
    2788:	77 95       	ror	r23
    278a:	67 95       	ror	r22
    278c:	b7 95       	ror	r27
    278e:	f7 95       	ror	r31
    2790:	e7 95       	ror	r30
    2792:	9f 5f       	subi	r25, 0xFF	; 255
    2794:	c1 f7       	brne	.-16     	; 0x2786 <__mulsf3_pse+0x8c>
    2796:	fe 2b       	or	r31, r30
    2798:	88 0f       	add	r24, r24
    279a:	91 1d       	adc	r25, r1
    279c:	96 95       	lsr	r25
    279e:	87 95       	ror	r24
    27a0:	97 f9       	bld	r25, 7
    27a2:	08 95       	ret

000027a4 <__fp_cmp>:
    27a4:	99 0f       	add	r25, r25
    27a6:	00 08       	sbc	r0, r0
    27a8:	55 0f       	add	r21, r21
    27aa:	aa 0b       	sbc	r26, r26
    27ac:	e0 e8       	ldi	r30, 0x80	; 128
    27ae:	fe ef       	ldi	r31, 0xFE	; 254
    27b0:	16 16       	cp	r1, r22
    27b2:	17 06       	cpc	r1, r23
    27b4:	e8 07       	cpc	r30, r24
    27b6:	f9 07       	cpc	r31, r25
    27b8:	c0 f0       	brcs	.+48     	; 0x27ea <__fp_cmp+0x46>
    27ba:	12 16       	cp	r1, r18
    27bc:	13 06       	cpc	r1, r19
    27be:	e4 07       	cpc	r30, r20
    27c0:	f5 07       	cpc	r31, r21
    27c2:	98 f0       	brcs	.+38     	; 0x27ea <__fp_cmp+0x46>
    27c4:	62 1b       	sub	r22, r18
    27c6:	73 0b       	sbc	r23, r19
    27c8:	84 0b       	sbc	r24, r20
    27ca:	95 0b       	sbc	r25, r21
    27cc:	39 f4       	brne	.+14     	; 0x27dc <__fp_cmp+0x38>
    27ce:	0a 26       	eor	r0, r26
    27d0:	61 f0       	breq	.+24     	; 0x27ea <__fp_cmp+0x46>
    27d2:	23 2b       	or	r18, r19
    27d4:	24 2b       	or	r18, r20
    27d6:	25 2b       	or	r18, r21
    27d8:	21 f4       	brne	.+8      	; 0x27e2 <__fp_cmp+0x3e>
    27da:	08 95       	ret
    27dc:	0a 26       	eor	r0, r26
    27de:	09 f4       	brne	.+2      	; 0x27e2 <__fp_cmp+0x3e>
    27e0:	a1 40       	sbci	r26, 0x01	; 1
    27e2:	a6 95       	lsr	r26
    27e4:	8f ef       	ldi	r24, 0xFF	; 255
    27e6:	81 1d       	adc	r24, r1
    27e8:	81 1d       	adc	r24, r1
    27ea:	08 95       	ret

000027ec <__mulsi3>:
    27ec:	db 01       	movw	r26, r22
    27ee:	8f 93       	push	r24
    27f0:	9f 93       	push	r25
    27f2:	3c d0       	rcall	.+120    	; 0x286c <__muluhisi3>
    27f4:	bf 91       	pop	r27
    27f6:	af 91       	pop	r26
    27f8:	a2 9f       	mul	r26, r18
    27fa:	80 0d       	add	r24, r0
    27fc:	91 1d       	adc	r25, r1
    27fe:	a3 9f       	mul	r26, r19
    2800:	90 0d       	add	r25, r0
    2802:	b2 9f       	mul	r27, r18
    2804:	90 0d       	add	r25, r0
    2806:	11 24       	eor	r1, r1
    2808:	08 95       	ret

0000280a <__udivmodsi4>:
    280a:	a1 e2       	ldi	r26, 0x21	; 33
    280c:	1a 2e       	mov	r1, r26
    280e:	aa 1b       	sub	r26, r26
    2810:	bb 1b       	sub	r27, r27
    2812:	fd 01       	movw	r30, r26
    2814:	0d c0       	rjmp	.+26     	; 0x2830 <__udivmodsi4_ep>

00002816 <__udivmodsi4_loop>:
    2816:	aa 1f       	adc	r26, r26
    2818:	bb 1f       	adc	r27, r27
    281a:	ee 1f       	adc	r30, r30
    281c:	ff 1f       	adc	r31, r31
    281e:	a2 17       	cp	r26, r18
    2820:	b3 07       	cpc	r27, r19
    2822:	e4 07       	cpc	r30, r20
    2824:	f5 07       	cpc	r31, r21
    2826:	20 f0       	brcs	.+8      	; 0x2830 <__udivmodsi4_ep>
    2828:	a2 1b       	sub	r26, r18
    282a:	b3 0b       	sbc	r27, r19
    282c:	e4 0b       	sbc	r30, r20
    282e:	f5 0b       	sbc	r31, r21

00002830 <__udivmodsi4_ep>:
    2830:	66 1f       	adc	r22, r22
    2832:	77 1f       	adc	r23, r23
    2834:	88 1f       	adc	r24, r24
    2836:	99 1f       	adc	r25, r25
    2838:	1a 94       	dec	r1
    283a:	69 f7       	brne	.-38     	; 0x2816 <__udivmodsi4_loop>
    283c:	60 95       	com	r22
    283e:	70 95       	com	r23
    2840:	80 95       	com	r24
    2842:	90 95       	com	r25
    2844:	9b 01       	movw	r18, r22
    2846:	ac 01       	movw	r20, r24
    2848:	bd 01       	movw	r22, r26
    284a:	cf 01       	movw	r24, r30
    284c:	08 95       	ret

0000284e <__umulhisi3>:
    284e:	a2 9f       	mul	r26, r18
    2850:	b0 01       	movw	r22, r0
    2852:	b3 9f       	mul	r27, r19
    2854:	c0 01       	movw	r24, r0
    2856:	a3 9f       	mul	r26, r19
    2858:	70 0d       	add	r23, r0
    285a:	81 1d       	adc	r24, r1
    285c:	11 24       	eor	r1, r1
    285e:	91 1d       	adc	r25, r1
    2860:	b2 9f       	mul	r27, r18
    2862:	70 0d       	add	r23, r0
    2864:	81 1d       	adc	r24, r1
    2866:	11 24       	eor	r1, r1
    2868:	91 1d       	adc	r25, r1
    286a:	08 95       	ret

0000286c <__muluhisi3>:
    286c:	f0 df       	rcall	.-32     	; 0x284e <__umulhisi3>
    286e:	a5 9f       	mul	r26, r21
    2870:	90 0d       	add	r25, r0
    2872:	b4 9f       	mul	r27, r20
    2874:	90 0d       	add	r25, r0
    2876:	a4 9f       	mul	r26, r20
    2878:	80 0d       	add	r24, r0
    287a:	91 1d       	adc	r25, r1
    287c:	11 24       	eor	r1, r1
    287e:	08 95       	ret

00002880 <ultoa>:
    2880:	25 32       	cpi	r18, 0x25	; 37
    2882:	31 05       	cpc	r19, r1
    2884:	18 f4       	brcc	.+6      	; 0x288c <ultoa+0xc>
    2886:	22 30       	cpi	r18, 0x02	; 2
    2888:	08 f0       	brcs	.+2      	; 0x288c <ultoa+0xc>
    288a:	04 c0       	rjmp	.+8      	; 0x2894 <__ultoa_ncheck>
    288c:	fa 01       	movw	r30, r20
    288e:	10 82       	st	Z, r1
    2890:	ca 01       	movw	r24, r20
    2892:	08 95       	ret

00002894 <__ultoa_ncheck>:
    2894:	bb 27       	eor	r27, r27

00002896 <__ultoa_common>:
    2896:	fa 01       	movw	r30, r20
    2898:	a6 2f       	mov	r26, r22
    289a:	62 17       	cp	r22, r18
    289c:	71 05       	cpc	r23, r1
    289e:	81 05       	cpc	r24, r1
    28a0:	91 05       	cpc	r25, r1
    28a2:	33 0b       	sbc	r19, r19
    28a4:	30 fb       	bst	r19, 0
    28a6:	66 f0       	brts	.+24     	; 0x28c0 <__ultoa_common+0x2a>
    28a8:	aa 27       	eor	r26, r26
    28aa:	66 0f       	add	r22, r22
    28ac:	77 1f       	adc	r23, r23
    28ae:	88 1f       	adc	r24, r24
    28b0:	99 1f       	adc	r25, r25
    28b2:	aa 1f       	adc	r26, r26
    28b4:	a2 17       	cp	r26, r18
    28b6:	10 f0       	brcs	.+4      	; 0x28bc <__ultoa_common+0x26>
    28b8:	a2 1b       	sub	r26, r18
    28ba:	63 95       	inc	r22
    28bc:	38 50       	subi	r19, 0x08	; 8
    28be:	a9 f7       	brne	.-22     	; 0x28aa <__ultoa_common+0x14>
    28c0:	a0 5d       	subi	r26, 0xD0	; 208
    28c2:	aa 33       	cpi	r26, 0x3A	; 58
    28c4:	08 f0       	brcs	.+2      	; 0x28c8 <__ultoa_common+0x32>
    28c6:	a9 5d       	subi	r26, 0xD9	; 217
    28c8:	a1 93       	st	Z+, r26
    28ca:	36 f7       	brtc	.-52     	; 0x2898 <__ultoa_common+0x2>
    28cc:	b1 11       	cpse	r27, r1
    28ce:	b1 93       	st	Z+, r27
    28d0:	10 82       	st	Z, r1
    28d2:	ca 01       	movw	r24, r20
    28d4:	23 c0       	rjmp	.+70     	; 0x291c <strrev>

000028d6 <utoa>:
    28d6:	45 32       	cpi	r20, 0x25	; 37
    28d8:	51 05       	cpc	r21, r1
    28da:	18 f4       	brcc	.+6      	; 0x28e2 <utoa+0xc>
    28dc:	42 30       	cpi	r20, 0x02	; 2
    28de:	08 f0       	brcs	.+2      	; 0x28e2 <utoa+0xc>
    28e0:	04 c0       	rjmp	.+8      	; 0x28ea <__utoa_ncheck>
    28e2:	fb 01       	movw	r30, r22
    28e4:	10 82       	st	Z, r1
    28e6:	cb 01       	movw	r24, r22
    28e8:	08 95       	ret

000028ea <__utoa_ncheck>:
    28ea:	bb 27       	eor	r27, r27

000028ec <__utoa_common>:
    28ec:	fb 01       	movw	r30, r22
    28ee:	55 27       	eor	r21, r21
    28f0:	aa 27       	eor	r26, r26
    28f2:	88 0f       	add	r24, r24
    28f4:	99 1f       	adc	r25, r25
    28f6:	aa 1f       	adc	r26, r26
    28f8:	a4 17       	cp	r26, r20
    28fa:	10 f0       	brcs	.+4      	; 0x2900 <__utoa_common+0x14>
    28fc:	a4 1b       	sub	r26, r20
    28fe:	83 95       	inc	r24
    2900:	50 51       	subi	r21, 0x10	; 16
    2902:	b9 f7       	brne	.-18     	; 0x28f2 <__utoa_common+0x6>
    2904:	a0 5d       	subi	r26, 0xD0	; 208
    2906:	aa 33       	cpi	r26, 0x3A	; 58
    2908:	08 f0       	brcs	.+2      	; 0x290c <__utoa_common+0x20>
    290a:	a9 5d       	subi	r26, 0xD9	; 217
    290c:	a1 93       	st	Z+, r26
    290e:	00 97       	sbiw	r24, 0x00	; 0
    2910:	79 f7       	brne	.-34     	; 0x28f0 <__utoa_common+0x4>
    2912:	b1 11       	cpse	r27, r1
    2914:	b1 93       	st	Z+, r27
    2916:	11 92       	st	Z+, r1
    2918:	cb 01       	movw	r24, r22
    291a:	00 c0       	rjmp	.+0      	; 0x291c <strrev>

0000291c <strrev>:
    291c:	dc 01       	movw	r26, r24
    291e:	fc 01       	movw	r30, r24
    2920:	67 2f       	mov	r22, r23
    2922:	71 91       	ld	r23, Z+
    2924:	77 23       	and	r23, r23
    2926:	e1 f7       	brne	.-8      	; 0x2920 <strrev+0x4>
    2928:	32 97       	sbiw	r30, 0x02	; 2
    292a:	04 c0       	rjmp	.+8      	; 0x2934 <strrev+0x18>
    292c:	7c 91       	ld	r23, X
    292e:	6d 93       	st	X+, r22
    2930:	70 83       	st	Z, r23
    2932:	62 91       	ld	r22, -Z
    2934:	ae 17       	cp	r26, r30
    2936:	bf 07       	cpc	r27, r31
    2938:	c8 f3       	brcs	.-14     	; 0x292c <strrev+0x10>
    293a:	08 95       	ret

0000293c <_exit>:
    293c:	f8 94       	cli

0000293e <__stop_program>:
    293e:	ff cf       	rjmp	.-2      	; 0x293e <__stop_program>
