{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 11:01:38 2005 " "Info: Processing started: Mon Jan 24 11:01:38 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off toplvl -c toplvl " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off toplvl -c toplvl" {  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "toplvl.vhd 2 1 " "Info: Using design file toplvl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplvl-Behavioral " "Info: Found design unit 1: toplvl-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "toplvl-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 21 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 toplvl " "Info: Found entity 1: toplvl" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "toplvl" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "mult.vhd 2 1 " "Info: Using design file mult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-SYN " "Info: Found design unit 1: mult-SYN" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/mult.vhd" "mult-SYN" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/mult.vhd" 55 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/mult.vhd" "mult" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/mult.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_mult.tdf" "lpm_mult" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_mult.tdf" 278 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ho.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_0ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ho " "Info: Found entity 1: mult_0ho" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_0ho.tdf" "mult_0ho" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_0ho.tdf" 34 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "mult10.vhd 2 1 " "Info: Using design file mult10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult10-SYN " "Info: Found design unit 1: mult10-SYN" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/mult10.vhd" "mult10-SYN" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/mult10.vhd" 55 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 mult10 " "Info: Found entity 1: mult10" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/mult10.vhd" "mult10" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/mult10.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b4s.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_b4s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b4s " "Info: Found entity 1: mult_b4s" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_b4s.tdf" "mult_b4s" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_b4s.tdf" 34 1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "Netlist Optimizations " "Warning: Feature Netlist Optimizations is not available with your current license" {  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "65 " "Info: Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "10 " "Info: Implemented 10 logic cells" {  } {  } 0} { "Info" "ISCL_SCL_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 11:01:42 2005 " "Info: Processing ended: Mon Jan 24 11:01:42 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0}  } {  } 0}
