library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity div_freq is
	port ( 	
			option: in std_logic_vector(1 downto 0);
			reset: in std_logic;
			clock: in std_logic;
			chosen_clock: out std_logic
			);
			
end div_freq;

architecture topo_beh of div_freq is
	signal contador: std_logic_vector(27 downto 0);	-- registra valor da contagem
	begin
		P1: process(clock, reset, contador)
		begin
			if reset= '0' then
				contador <= x"0000000“;
			elsif clock'event and clock= ‘1' then
				contador <= contador + 1;
				if option = "00" then
					if contador = x"17D783F" then
						contador <= x"0000000";
						chosen_clock <= '1';
					else
						chosen_clock <= '0';
					end if;
				elsif option = "01" then
					if contador = x"2FAF07F" then
						contador <= x"0000000";
						chosen_clock <= '1';
					else
						chosen_clock <= '0';
					end if;
				elsif option = "10" then
					if contador = x"5F5E0FF" then
						contador <= x"0000000";
						chosen_clock <= '1';
					else
						chosen_clock <= '0';
					end if;
				else
					if contador = x"BEBC1FF" then
						contador <= x"0000000";
						chosen_clock <= '1';
					else
						chosen_clock <= '0';
					end if;
				end if;
			end if;
		end process;
	end topo_beh;