#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 23 21:51:08 2023
# Process ID: 34384
# Current directory: D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.runs/synth_1
# Command line: vivado.exe -log sc_cpu_iotest.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sc_cpu_iotest.tcl
# Log file: D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.runs/synth_1/sc_cpu_iotest.vds
# Journal file: D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sc_cpu_iotest.tcl -notrace
Command: synth_design -top sc_cpu_iotest -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1015.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sc_cpu_iotest' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/sc_cpu_iotest.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_and_mem_clock' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/clock_and_mem_clock.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_and_mem_clock' (1#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/clock_and_mem_clock.v:1]
INFO: [Synth 8-6157] synthesizing module 'in_port' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/in_port.v:1]
INFO: [Synth 8-6155] done synthesizing module 'in_port' (2#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/in_port.v:1]
INFO: [Synth 8-6157] synthesizing module 'sys_clk_counter' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/new/sys_clock_counter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sys_clk_counter' (3#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/new/sys_clock_counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'sc_computer_main' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/sc_computer_main.v:7]
INFO: [Synth 8-6157] synthesizing module 'sc_cpu' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/sc_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff32' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/Grade_Second_Second-term/lab2/lab2/dff32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff32' (4#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/Grade_Second_Second-term/lab2/lab2/dff32.v:1]
INFO: [Synth 8-6157] synthesizing module 'immext' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/new/immext.v:45]
INFO: [Synth 8-6155] done synthesizing module 'immext' (5#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/new/immext.v:45]
INFO: [Synth 8-6157] synthesizing module 'mux2x32' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux2x32' (6#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (7#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_cu' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/imports/new/sc_cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_cu' (8#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/imports/new/sc_cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/imports/Grade_Second_Second-term/lab1/lab1/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/imports/Grade_Second_Second-term/lab1/lab1/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla32' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla32' (10#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4x32' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux4x32' (11#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_cpu' (12#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/sc_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_instmem' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/sc_instmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'lpm_rom_irom' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.runs/synth_1/.Xil/Vivado-34384-5456es/realtime/lpm_rom_irom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lpm_rom_irom' (13#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.runs/synth_1/.Xil/Vivado-34384-5456es/realtime/lpm_rom_irom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sc_instmem' (14#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/sc_instmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_datamem' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/sc_datamem.v:1]
INFO: [Synth 8-6157] synthesizing module 'lpm_ram_dq_dram' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.runs/synth_1/.Xil/Vivado-34384-5456es/realtime/lpm_ram_dq_dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lpm_ram_dq_dram' (15#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.runs/synth_1/.Xil/Vivado-34384-5456es/realtime/lpm_ram_dq_dram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'io_output' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/io_output.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/io_output.v:19]
INFO: [Synth 8-6155] done synthesizing module 'io_output' (16#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/io_output.v:1]
INFO: [Synth 8-6157] synthesizing module 'io_input' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/io_input.v:1]
INFO: [Synth 8-6157] synthesizing module 'io_input_mux' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/io_input.v:22]
INFO: [Synth 8-6155] done synthesizing module 'io_input_mux' (17#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/io_input.v:22]
INFO: [Synth 8-6155] done synthesizing module 'io_input' (18#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/io_input.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_datamem' (19#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/sc_datamem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_computer_main' (20#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/sc_computer_main.v:7]
INFO: [Synth 8-6157] synthesizing module 'out_port_hex2dec' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/out_port_hex2dec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'out_port_hex2dec' (21#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/out_port_hex2dec.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/display.v:22]
INFO: [Synth 8-6157] synthesizing module 'seg7' [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/seg7.v:22]
INFO: [Synth 8-226] default block is never used [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/seg7.v:28]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (22#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/seg7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'display' (23#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/display.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sc_cpu_iotest' (24#1) [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/sources_1/imports/src/sc_cpu_iotest.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1015.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1015.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1015.156 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1015.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.gen/sources_1/ip/lpm_rom_irom/lpm_rom_irom/lpm_rom_irom_in_context.xdc] for cell 'computer_main/imem/irom'
Finished Parsing XDC File [d:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.gen/sources_1/ip/lpm_rom_irom/lpm_rom_irom/lpm_rom_irom_in_context.xdc] for cell 'computer_main/imem/irom'
Parsing XDC File [d:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.gen/sources_1/ip/lpm_ram_dq_dram/lpm_ram_dq_dram/lpm_ram_dq_dram_in_context.xdc] for cell 'computer_main/datamem/dram'
Finished Parsing XDC File [d:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.gen/sources_1/ip/lpm_ram_dq_dram/lpm_ram_dq_dram/lpm_ram_dq_dram_in_context.xdc] for cell 'computer_main/datamem/dram'
Parsing XDC File [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/constrs_1/imports/constr/sc_computer_iotest.xdc]
WARNING: [Vivado 12-507] No nets matched 'computer_main/cpu/regfile/dram_i_142_n_0'. [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/constrs_1/imports/constr/sc_computer_iotest.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'computer_main/cpu/regfile/dram_i_361_0'. [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/constrs_1/imports/constr/sc_computer_iotest.xdc:56]
WARNING: [Vivado 12-507] No nets matched 'computer_main/cpu/regfile/dram_i_355_0'. [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/constrs_1/imports/constr/sc_computer_iotest.xdc:57]
WARNING: [Vivado 12-507] No nets matched 'computer_main/cpu/jalr/q[31]_i_17_0'. [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/constrs_1/imports/constr/sc_computer_iotest.xdc:58]
Finished Parsing XDC File [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/constrs_1/imports/constr/sc_computer_iotest.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/constrs_1/imports/constr/sc_computer_iotest.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/sc_cpu_iotest_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.srcs/constrs_1/imports/constr/sc_computer_iotest.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sc_cpu_iotest_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sc_cpu_iotest_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1063.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1063.492 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.492 ; gain = 48.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.492 ; gain = 48.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for computer_main/imem/irom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for computer_main/datamem/dram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.492 ; gain = 48.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.492 ; gain = 48.336
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'computer_main/cpu/branch' (cla32) to 'computer_main/cpu/jal'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   5 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 34    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1099.875 ; gain = 84.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1099.875 ; gain = 84.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:01 . Memory (MB): peak = 1099.875 ; gain = 84.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:04 . Memory (MB): peak = 1150.941 ; gain = 135.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 1164.785 ; gain = 149.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 1164.785 ; gain = 149.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1164.785 ; gain = 149.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1164.785 ; gain = 149.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1164.785 ; gain = 149.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1164.785 ; gain = 149.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |lpm_ram_dq_dram |         1|
|2     |lpm_rom_irom    |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |lpm_ram_dq_dram |     1|
|2     |lpm_rom_irom    |     1|
|3     |BUFG            |     3|
|4     |CARRY4          |   599|
|5     |LUT1            |   126|
|6     |LUT2            |   526|
|7     |LUT3            |   696|
|8     |LUT4            |   676|
|9     |LUT5            |   505|
|10    |LUT6            |  2158|
|11    |MUXF7           |   264|
|12    |FDCE            |  1141|
|13    |FDPE            |    30|
|14    |FDRE            |    55|
|15    |IBUF            |    12|
|16    |OBUF            |    40|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1164.785 ; gain = 149.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:05 . Memory (MB): peak = 1164.785 ; gain = 101.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1164.785 ; gain = 149.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1176.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 863 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1176.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1176.930 ; gain = 161.773
INFO: [Common 17-1381] The checkpoint 'D:/Computer_Orgnization_lab/BigWork/lab4_final/lab4_away.runs/synth_1/sc_cpu_iotest.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sc_cpu_iotest_utilization_synth.rpt -pb sc_cpu_iotest_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 23 21:52:23 2023...
