ISim log file
Running: Z:\projects\verilog\proj_201840840_06\proj\timer_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb Z:/projects/verilog/proj_201840840_06/proj/timer_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "//Mac/Home/projects/verilog/proj_201840840_06/proj/timer.v" Line 13.  For instance timer/m0/, width 4 of formal port data is not equal to width 1 of actual signal S0.
WARNING: File "//Mac/Home/projects/verilog/proj_201840840_06/proj/timer.v" Line 14.  For instance timer/m1/, width 4 of formal port data is not equal to width 1 of actual signal S1.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
