module frame_detector(
	input clk,
	input rst,
	input [10:0] buffer,
	output reg parity_error,
	output reg frame_error,
	output reg [3:0] lowbits,
	output reg [3:0] highbits
);

	always @(posedge clk)
		begin
			if(!rst)
				begin
					parity_error <= 1'b0;
					frame_error <= 1'b0;
					lowbits <= 4'b0000;
					highbits <= 4'b0000;
				end
			else
				begin
					if(buffer[0]== 1'b1)
						begin
							frame_error = 1'b0;
							if(buffer[1] == ^buffer[9:2])
								begin
									highbits = {buffer[2], buffer[3], buffer[4], buffer[5]};
									lowbits = {buffer[6], buffer[7], buffer[8], buffer[9]};
									parity_error = 1'b0;
								end
							else
								begin
									lowbits = 4'b0000;
									highbits = 4'b0000;
									parity_error = 1'b1;
								end
						end
					else
						begin
							frame_error = 1'b1;
							lowbits = 4'b0000;
							highbits = 4'b0000;
						end
				end
		end
endmodule
