v 20121123 2
C 44400 55200 1 0 0 in-1.sym
{
T 44400 55500 5 10 0 0 0 0 1
device=INPUT
T 44600 55400 5 10 1 1 0 0 1
refdes=D
}
C 47200 52900 1 0 1 in-1.sym
{
T 47200 53200 5 10 0 0 0 6 1
device=INPUT
T 47200 53200 5 10 1 1 0 6 1
refdes=D#
}
C 44400 54300 1 0 0 in-1.sym
{
T 44400 54600 5 10 0 0 0 0 1
device=INPUT
T 44600 54500 5 10 1 1 0 0 1
refdes=Ci
}
C 44400 56300 1 0 0 in-1.sym
{
T 44400 56600 5 10 0 0 0 0 1
device=INPUT
T 44600 56200 5 10 1 1 0 0 1
refdes=Vdd
}
C 45200 52700 1 0 0 2n7002.sym
{
T 45500 53000 5 10 1 1 0 0 1
refdes=M5
T 45300 53500 5 10 0 1 0 0 1
value=2N7002P
T 45700 53300 5 10 0 1 0 0 1
footprint=SOT23
T 46700 53300 5 10 0 1 0 0 1
device=NMOS
}
C 45200 53400 1 0 0 2n7002.sym
{
T 45500 53700 5 10 1 1 0 0 1
refdes=M3
T 45300 54200 5 10 0 1 0 0 1
value=2N7002P
T 45700 54000 5 10 0 1 0 0 1
footprint=SOT23
T 46700 54000 5 10 0 1 0 0 1
device=NMOS
}
C 45200 55000 1 0 0 2n7002.sym
{
T 45100 55400 5 10 1 1 0 0 1
refdes=M1
T 45300 55800 5 10 0 1 0 0 1
value=2N7002P
T 45700 55600 5 10 0 1 0 0 1
footprint=SOT23
T 46700 55600 5 10 0 1 0 0 1
device=NMOS
}
C 45200 54100 1 0 0 2n7002.sym
{
T 45500 54300 5 10 1 1 0 0 1
refdes=M2
T 45300 54900 5 10 0 1 0 0 1
value=2N7002P
T 45700 54700 5 10 0 1 0 0 1
footprint=SOT23
T 46700 54700 5 10 0 1 0 0 1
device=NMOS
}
C 46600 53400 1 0 1 2n7002.sym
{
T 46300 53700 5 10 1 1 0 6 1
refdes=M4
T 46500 54200 5 10 0 1 0 6 1
value=2N7002P
T 46100 54000 5 10 0 1 0 6 1
footprint=SOT23
T 45100 54000 5 10 0 1 0 6 1
device=NMOS
}
C 46600 52700 1 0 1 2n7002.sym
{
T 46300 53000 5 10 1 1 0 6 1
refdes=M6
T 46500 53500 5 10 0 1 0 6 1
value=2N7002P
T 46100 53300 5 10 0 1 0 6 1
footprint=SOT23
T 45100 53300 5 10 0 1 0 6 1
device=NMOS
}
C 45900 54700 1 0 0 out-1.sym
{
T 45900 55000 5 10 0 0 0 0 1
device=OUTPUT
T 46200 54900 5 10 1 1 0 0 1
refdes=Q
}
C 45600 55400 1 0 0 out-1.sym
{
T 45600 55700 5 10 0 0 0 0 1
device=OUTPUT
T 45700 55300 5 10 1 1 0 0 1
refdes=Co#
}
N 45600 55100 45600 54600 4
C 45700 55500 1 90 0 resistor-1.sym
{
T 45300 55800 5 10 0 0 90 0 1
device=RESISTOR
T 45400 56000 5 10 1 1 90 0 1
refdes=R1
T 45700 55500 5 10 0 1 0 0 1
value=3k3
}
C 46400 55500 1 90 0 resistor-1.sym
{
T 46000 55800 5 10 0 0 90 0 1
device=RESISTOR
T 46100 56000 5 10 1 1 90 0 1
refdes=R2
T 46400 55500 5 10 0 1 0 0 1
value=3k3
}
C 46700 55500 1 90 0 resistor-1.sym
{
T 46300 55800 5 10 0 0 90 0 1
device=RESISTOR
T 46900 55800 5 10 1 1 90 0 1
refdes=R3
T 46700 55500 5 10 0 1 0 0 1
value=3k3
}
N 46600 53700 46600 55500 4
N 46600 54600 45600 54600 4
N 46200 53500 46200 53200 4
N 45600 53900 46200 53900 4
N 45600 53500 45600 53200 4
N 45600 52800 46200 52800 4
N 45200 54400 45200 53700 4
C 44400 52400 1 0 0 in-1.sym
{
T 44400 52700 5 10 0 0 0 0 1
device=INPUT
T 44500 52600 5 10 1 1 0 0 1
refdes=GND
}
N 45900 52500 45900 52800 4
N 45600 54200 47300 54200 4
N 47300 54200 47300 52500 4
N 47300 52500 45000 52500 4
N 45000 56400 46600 56400 4
N 45000 54400 45200 54400 4
N 45000 55300 45200 55300 4
N 45200 53000 45100 53000 4
N 45100 53000 45100 55300 4
N 46300 55500 46300 55100 4
N 46300 55100 45900 55100 4
N 45900 55100 45900 53900 4
