<project>
<block name="bw_clk_cclk_hdr_48x">
<input name="gclk"/>
<input name="rclk"/>
<input name="cluster_cken"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="adbginit_l"/>
<input name="gdbginit_l"/>
<input name="si"/>
<input name="se"/>
<output name="dbginit_l"/>
<output name="rst_l"/>
<output name="clk"/>
<output name="so"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="synchronizer_asr"/>
<instance name="synchronizer_asr"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="70" nStmts="0" nExprs="25" nInputs="9" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="44" />
</block>
<block name="bw_clk_cclk_hdr_64x">
<input name="gclk"/>
<input name="rclk"/>
<input name="cluster_cken"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="adbginit_l"/>
<input name="gdbginit_l"/>
<input name="si"/>
<input name="se"/>
<output name="dbginit_l"/>
<output name="rst_l"/>
<output name="clk"/>
<output name="so"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="synchronizer_asr"/>
<instance name="synchronizer_asr"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="70" nStmts="0" nExprs="25" nInputs="9" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="44" />
</block>
<block name="bw_clk_cclk_inv_128x">
<input name="clkin"/>
<output name="clkout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="bw_clk_cclk_inv_48x">
<input name="clkin"/>
<output name="clkout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="bw_clk_cclk_inv_64x">
<input name="clkin"/>
<output name="clkout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="bw_clk_cclk_inv_96x">
<input name="clkin"/>
<output name="clkout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="bw_clk_cclk_scanlasr_2x">
<input name="sd"/>
<input name="ck"/>
<input name="r_l"/>
<output name="so"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="14" nStmts="1" nExprs="1" nInputs="3" nOutputs="1" nParams="0" nAlwaysClocks="3" nBAssign="0" nNBAssign="1" nWAssign="1" nOther="7" />
</block>
<block name="bw_clk_cclk_sync">
<input name="dram_rx_sync_global"/>
<input name="dram_tx_sync_global"/>
<input name="jbus_rx_sync_global"/>
<input name="jbus_tx_sync_global"/>
<input name="cmp_gclk"/>
<input name="cmp_rclk"/>
<input name="si"/>
<input name="se"/>
<output name="dram_rx_sync_local"/>
<output name="dram_tx_sync_local"/>
<output name="jbus_rx_sync_local"/>
<output name="jbus_tx_sync_local"/>
<output name="so"/>
<instance name="sync_pulse_synchronizer"/>
<instance name="sync_pulse_synchronizer"/>
<instance name="sync_pulse_synchronizer"/>
<instance name="sync_pulse_synchronizer"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="74" nStmts="0" nExprs="28" nInputs="8" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="46" />
</block>
<block name="bw_clk_gclk_center_3inv">
<input name="jbus_in"/>
<input name="ddr_in"/>
<input name="cmp_in"/>
<output name="jbus_out"/>
<output name="ddr_out"/>
<output name="cmp_out"/>
<instance name="bw_clk_gclk_inv_224x"/>
<instance name="bw_clk_gclk_inv_224x"/>
<instance name="bw_clk_gclk_inv_224x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="22" nStmts="0" nExprs="6" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="16" />
</block>
<block name="bw_clk_gclk_inv_192x">
<input name="clkin"/>
<output name="clkout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="bw_clk_gclk_inv_224x">
<input name="clkin"/>
<output name="clkout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="bw_clk_gclk_inv_288x">
<input name="clkin"/>
<output name="clkout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="bw_clk_gclk_inv_r90_192x">
<input name="clkin"/>
<output name="clkout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="bw_clk_gclk_inv_r90_224x">
<input name="clkin"/>
<output name="clkout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="bw_clk_gl">
<input name="clk_fdbk_in"/>
<input name="gclk_jbus"/>
<input name="gclk_ddr"/>
<input name="gclk_cmp"/>
<output name="gclk_jbus_c0_r"/>
<output name="gclk_cmp_c3_r"/>
<output name="gclk_ddr_c3_r"/>
<output name="gclk_jbus_c2_r"/>
<output name="gclk_cmp_c2_r"/>
<output name="gclk_ddr_c2_r"/>
<output name="gclk_jbus_c1_r"/>
<output name="gclk_cmp_c1_r"/>
<output name="gclk_ddr_c1_r"/>
<output name="gclk_cmp_c0_r"/>
<output name="gclk_jbus_c3_r"/>
<output name="gclk_ddr_c0_r"/>
<output name="clk_fdbk_out"/>
<instance name="bw_clk_gclk_inv_224x"/>
<instance name="bw_clk_gclk_sctag_3inv"/>
<instance name="bw_clk_gl_vrt_all"/>
<instance name="bw_clk_gclk_sctag_3inv"/>
<instance name="bw_clk_gclk_sctag_3inv"/>
<instance name="bw_clk_gclk_sctag_3inv"/>
<instance name="bw_clk_gclk_center_3inv"/>
<instance name="bw_clk_gl_vrt_all"/>
<instance name="bw_clk_gclk_sctag_3inv"/>
<instance name="bw_clk_gclk_sctag_3inv"/>
<instance name="bw_clk_gl_fdbk"/>
<instance name="bw_clk_gl_vrt_all"/>
<instance name="bw_clk_gclk_sctag_3inv"/>
<instance name="bw_clk_gl_hz"/>
<instance name="bw_clk_gl_vrt_all"/>
<instance name="bw_clk_gclk_sctag_3inv"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="258" nStmts="0" nExprs="112" nInputs="4" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="146" />
</block>
<block name="bw_clk_gclk_inv_r90_256x">
<input name="clkin"/>
<output name="clkout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="bw_clk_gclk_sctag_3inv">
<input name="jbus_in"/>
<input name="ddr_in"/>
<input name="cmp_in"/>
<output name="jbus_out"/>
<output name="ddr_out"/>
<output name="cmp_out"/>
<instance name="bw_clk_gclk_inv_192x"/>
<instance name="bw_clk_gclk_inv_192x"/>
<instance name="bw_clk_gclk_inv_192x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="22" nStmts="0" nExprs="6" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="16" />
</block>
<block name="bw_clk_gl_fdbk">
<input name="c16"/>
<input name="c12"/>
<input name="gclk"/>
<input name="clk_fdbk_in"/>
<output name="c12"/>
<output name="gclk"/>
<output name="rclk"/>
<output name="clk_fdbk_out"/>
<instance name="bw_clk_gclk_inv_224x"/>
<instance name="bw_clk_gclk_inv_288x"/>
<instance name="bw_clk_gclk_inv_224x"/>
<instance name="bw_clk_gclk_inv_288x"/>
<instance name="bw_clk_gclk_inv_224x"/>
<instance name="bw_clk_gclk_inv_192x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_256x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_256x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_cclk_inv_128x"/>
<instance name="bw_clk_cclk_inv_96x"/>
<instance name="bw_clk_cclk_inv_64x"/>
<instance name="bw_clk_cclk_inv_64x"/>
<instance name="bw_clk_cclk_inv_48x"/>
<instance name="bw_clk_cclk_inv_48x"/>
<instance name="bw_clk_cclk_hdr_64x"/>
<instance name="bw_clk_cclk_inv_128x"/>
<instance name="bw_clk_cclk_inv_128x"/>
<instance name="bw_clk_cclk_inv_128x"/>
<instance name="bw_clk_cclk_inv_96x"/>
<instance name="bw_clk_gl_fdbk_hz"/>
<instance name="bw_clk_gl_fdbk_vrt"/>
<instance name="bw_clk_gl_fdbk_clstr"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="176" nStmts="0" nExprs="67" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="107" />
</block>
<block name="bw_clk_gl_hz">
<input name="center_clk"/>
<input name="ddr_center"/>
<input name="jbus_center"/>
<input name="cmp_center"/>
<output name="col_clk"/>
<output name="cmp_c11"/>
<output name="jbus_c11"/>
<output name="ddr_c11"/>
<instance name="bw_clk_gclk_inv_224x"/>
<instance name="bw_clk_gclk_inv_224x"/>
<instance name="bw_clk_gclk_inv_192x"/>
<instance name="bw_clk_gclk_inv_224x"/>
<instance name="bw_clk_gclk_inv_288x"/>
<instance name="bw_clk_gclk_inv_224x"/>
<instance name="bw_clk_gclk_inv_288x"/>
<instance name="bw_clk_gclk_inv_224x"/>
<instance name="bw_clk_gclk_inv_192x"/>
<instance name="bw_clk_gl_hz1"/>
<instance name="bw_clk_gl_hz1"/>
<instance name="bw_clk_gl_hz1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="70" nStmts="0" nExprs="24" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="46" />
</block>
<block name="bw_clk_gl_rstce_rtl">
<input name="se"/>
<input name="sd"/>
<input name="gclk_a0"/>
<input name="gclk_a1"/>
<input name="gclk_b0"/>
<input name="gclk_b1"/>
<input name="gclk_b2"/>
<input name="gclk_b3"/>
<input name="gclk_c0"/>
<input name="gclk_c1"/>
<input name="gclk_c2"/>
<input name="gclk_c3"/>
<input name="gclk_c4"/>
<input name="gclk_c5"/>
<input name="gclk_c6"/>
<input name="gclk_c7"/>
<input name="cmp_agrst_l"/>
<input name="cmp_agdbginit_l"/>
<input name="cmp_grst_l"/>
<input name="cmp_gdbginit_l"/>
<input name="ctu_dram_rx_sync"/>
<input name="ctu_dram_tx_sync"/>
<input name="ctu_jbus_rx_sync"/>
<input name="ctu_jbus_tx_sync"/>
<input name="ctu_spc0_cken"/>
<input name="ctu_spc1_cken"/>
<input name="ctu_spc2_cken"/>
<input name="ctu_spc3_cken"/>
<input name="ctu_spc4_cken"/>
<input name="ctu_spc5_cken"/>
<input name="ctu_spc6_cken"/>
<input name="ctu_spc7_cken"/>
<input name="ctu_scbuf0_cken"/>
<input name="ctu_scbuf1_cken"/>
<input name="ctu_scbuf2_cken"/>
<input name="ctu_scbuf3_cken"/>
<input name="ctu_scdata0_cken"/>
<input name="ctu_scdata1_cken"/>
<input name="ctu_scdata2_cken"/>
<input name="ctu_scdata3_cken"/>
<input name="ctu_sctag0_cken"/>
<input name="ctu_sctag3_cken"/>
<input name="ctu_sctag2_cken"/>
<input name="ctu_sctag1_cken"/>
<input name="ctu_dram02_cken"/>
<input name="ctu_dram13_cken"/>
<input name="ctu_ccx_cken"/>
<input name="ctu_fpu_cken"/>
<input name="ctu_iob_cken"/>
<input name="ctu_jbi_cken"/>
<output name="so"/>
<output name="grst_l_c0"/>
<output name="grst_l_c1"/>
<output name="grst_l_c2"/>
<output name="grst_l_c3"/>
<output name="grst_l_c4"/>
<output name="grst_l_c5"/>
<output name="grst_l_c6"/>
<output name="grst_l_c7"/>
<output name="gdbginit_l_c0"/>
<output name="gdbginit_l_c1"/>
<output name="gdbginit_l_c2"/>
<output name="gdbginit_l_c3"/>
<output name="gdbginit_l_c4"/>
<output name="gdbginit_l_c5"/>
<output name="gdbginit_l_c6"/>
<output name="gdbginit_l_c7"/>
<output name="dram_rx_sync_c0"/>
<output name="dram_rx_sync_c1"/>
<output name="dram_rx_sync_c2"/>
<output name="dram_rx_sync_c3"/>
<output name="dram_rx_sync_c4"/>
<output name="dram_rx_sync_c5"/>
<output name="dram_rx_sync_c6"/>
<output name="dram_rx_sync_c7"/>
<output name="dram_tx_sync_c0"/>
<output name="dram_tx_sync_c1"/>
<output name="dram_tx_sync_c2"/>
<output name="dram_tx_sync_c3"/>
<output name="dram_tx_sync_c4"/>
<output name="dram_tx_sync_c5"/>
<output name="dram_tx_sync_c6"/>
<output name="dram_tx_sync_c7"/>
<output name="jbus_rx_sync_c0"/>
<output name="jbus_rx_sync_c1"/>
<output name="jbus_rx_sync_c2"/>
<output name="jbus_rx_sync_c3"/>
<output name="jbus_rx_sync_c4"/>
<output name="jbus_rx_sync_c5"/>
<output name="jbus_rx_sync_c6"/>
<output name="jbus_rx_sync_c7"/>
<output name="jbus_tx_sync_c0"/>
<output name="jbus_tx_sync_c1"/>
<output name="jbus_tx_sync_c2"/>
<output name="jbus_tx_sync_c3"/>
<output name="jbus_tx_sync_c4"/>
<output name="jbus_tx_sync_c5"/>
<output name="jbus_tx_sync_c6"/>
<output name="jbus_tx_sync_c7"/>
<output name="gclk_spc0_cken"/>
<output name="gclk_spc1_cken"/>
<output name="gclk_spc2_cken"/>
<output name="gclk_spc3_cken"/>
<output name="gclk_spc4_cken"/>
<output name="gclk_spc5_cken"/>
<output name="gclk_spc6_cken"/>
<output name="gclk_spc7_cken"/>
<output name="gclk_scbuf0_cken"/>
<output name="gclk_scbuf1_cken"/>
<output name="gclk_scbuf2_cken"/>
<output name="gclk_scbuf3_cken"/>
<output name="gclk_scdata0_cken"/>
<output name="gclk_scdata1_cken"/>
<output name="gclk_scdata2_cken"/>
<output name="gclk_scdata3_cken"/>
<output name="gclk_sctag0_cken"/>
<output name="gclk_sctag1_cken"/>
<output name="gclk_sctag2_cken"/>
<output name="gclk_sctag3_cken"/>
<output name="gclk_dram02_cken"/>
<output name="gclk_dram13_cken"/>
<output name="gclk_ccx_cken"/>
<output name="gclk_fpu_cken"/>
<output name="gclk_iob_cken"/>
<output name="gclk_jbi_cken"/>
<instance name="flop_rptrs_xa0"/>
<instance name="flop_rptrs_xa1"/>
<instance name="flop_rptrs_xb0"/>
<instance name="flop_rptrs_xb1"/>
<instance name="flop_rptrs_xb2"/>
<instance name="flop_rptrs_xb3"/>
<instance name="flop_rptrs_xc0"/>
<instance name="flop_rptrs_xc1"/>
<instance name="flop_rptrs_xc2"/>
<instance name="flop_rptrs_xc3"/>
<instance name="flop_rptrs_xc4"/>
<instance name="flop_rptrs_xc5"/>
<instance name="flop_rptrs_xc6"/>
<instance name="flop_rptrs_xc7"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="808" nStmts="0" nExprs="308" nInputs="50" nOutputs="75" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="52" nOther="448" />
</block>
<block name="bw_clk_gl_vrt_all">
<input name="sctag_in"/>
<input name="c12"/>
<input name="sctag_in"/>
<input name="c12"/>
<input name="sctag_in"/>
<input name="c12"/>
<input name="cmp_sctag_in"/>
<input name="ddr_sctag_in"/>
<input name="jbus_sctag_in"/>
<input name="jbus_c12"/>
<input name="cmp_c12"/>
<input name="ddr_c12"/>
<output name="sctag_out"/>
<output name="c7"/>
<output name="c7"/>
<output name="sctag_out"/>
<output name="c7"/>
<output name="sctag_out"/>
<output name="cmp_sctag_out"/>
<output name="ddr_sctag_out"/>
<output name="jbus_sctag_out"/>
<output name="gclk_jbus"/>
<output name="gclk_cmp"/>
<output name="gclk_ddr"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_256x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_256x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_256x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_256x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_256x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_256x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_192x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gclk_inv_r90_224x"/>
<instance name="bw_clk_gl_vrt1"/>
<instance name="bw_clk_gl_vrt2"/>
<instance name="bw_clk_gl_vrt3"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="307" nStmts="0" nExprs="108" nInputs="12" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="187" />
</block>
<block name="flop_rptrs_xa0">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xa1">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xb0">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xb1">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xb2">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xb3">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xc0">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xc1">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xc2">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xc3">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xc4">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xc5">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xc6">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="flop_rptrs_xc7">
<input name="adbginit_l"/>
<input name="agrst_l"/>
<input name="cken_in"/>
<input name="ddrsync1_in"/>
<input name="ddrsync2_in"/>
<input name="gclk"/>
<input name="gdbginit_in"/>
<input name="grst_in"/>
<input name="jbussync1_in"/>
<input name="jbussync2_in"/>
<input name="sd"/>
<input name="se"/>
<input name="spare_in"/>
<output name="cken_out"/>
<output name="ddrsync1_out"/>
<output name="ddrsync2_out"/>
<output name="gdbginit_out"/>
<output name="grst_out"/>
<output name="jbussync1_out"/>
<output name="jbussync2_out"/>
<output name="so"/>
<output name="sparc_out"/>
<instance name="bw_u1_ckbuf_33x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="657" nStmts="0" nExprs="284" nInputs="13" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="373" />
</block>
<block name="bw_ctu_pad_cluster">
<input name="jclk"/>
<input name="tsr_testio"/>
<input name="vddo"/>
<input name="vdda"/>
<output name="jclk"/>
<output name="tsr_testio"/>
<output name="vddo"/>
<output name="vdda"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="5" nStmts="0" nExprs="0" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="5" />
</block>
<block name="bw_iodll">
<input name="bypass_data"/>
<input name="ddr_clk_in"/>
<input name="ddr_testmode_l"/>
<input name="delay_ctrl"/>
<input name="io_dll_bypass_l"/>
<input name="io_dll_reset_l"/>
<input name="se"/>
<input name="si"/>
<output name="iodll_lock"/>
<output name="lpf_out"/>
<output name="overflow"/>
<output name="so"/>
<output name="strobe"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="15" nStmts="0" nExprs="0" nInputs="8" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="14" />
</block>
<block name="bw_iodll_code_adjust">
<input name="bypass_data"/>
<input name="ddr_clk_in"/>
<input name="delay_ctrl"/>
<input name="io_dll_bypass_l"/>
<input name="iodll_reset_l"/>
<input name="s_controller_out"/>
<input name="se"/>
<input name="si"/>
<output name="s_percent_ctrl_out"/>
<output name="so"/>
<complexity cyclo1="37" cyclo2="30" nCaseStmts="1" nCaseItems="8" nLoops="0" nIfStmts="28" />
<volume nNodes="131" nStmts="29" nExprs="37" nInputs="8" nOutputs="2" nParams="0" nAlwaysClocks="2" nBAssign="42" nNBAssign="0" nWAssign="0" nOther="21" />
</block>
<block name="bw_ioslave_dl">
<input name="dqs_in"/>
<input name="lpf_out"/>
<input name="se"/>
<input name="si"/>
<input name="strobe"/>
<output name="dqs_out"/>
<output name="so"/>
<param name="DELAY"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="12" nStmts="0" nExprs="0" nInputs="5" nOutputs="2" nParams="1" nAlwaysClocks="1" nBAssign="0" nNBAssign="1" nWAssign="0" nOther="10" />
</block>
<block name="bw_pll">
<input name="pll_sys_clk"/>
<input name="pll_bypass"/>
<input name="pll_arst_l"/>
<input name="l2clk"/>
<input name="pll_clamp_fltr"/>
<input name="pll_div1"/>
<input name="pll_div2"/>
<input name="pll_div3"/>
<input name="vdd_pll"/>
<input name="pll_char_in"/>
<input name="testmode"/>
<input name="vreg_seldb_l"/>
<output name="pll_raw_clk_out"/>
<output name="pll_vco_out"/>
<output name="pll_clk_out"/>
<output name="pll_clk_out_l"/>
<output name="pll_char_out"/>
<complexity cyclo1="31" cyclo2="31" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="30" />
<volume nNodes="401" nStmts="56" nExprs="42" nInputs="12" nOutputs="5" nParams="0" nAlwaysClocks="47" nBAssign="91" nNBAssign="9" nWAssign="12" nOther="144" />
</block>
<block name="bw_rng">
<input name="vsup_rng_hv18"/>
<input name="sel_bg_l"/>
<input name="vctrl"/>
<input name="clk_jbus"/>
<input name="rst_l"/>
<output name="rng_data"/>
<output name="rng_clk"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="16" nStmts="0" nExprs="0" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="5" nNBAssign="0" nWAssign="0" nOther="11" />
</block>
<block name="bw_temp_diode">
<input name="b"/>
<input name="c"/>
<input name="e"/>
<output name="b"/>
<output name="c"/>
<output name="e"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="4" />
</block>
<block name="bw_tsr">
<input name="vdd_tsr"/>
<input name="div"/>
<input name="clk"/>
<input name="reset_l"/>
<input name="tsel"/>
<input name="vreg_selbg_l"/>
<output name="dout"/>
<output name="testio"/>
<output name="i50"/>
<output name="v0p5"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="11" nStmts="0" nExprs="0" nInputs="6" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="11" />
</block>
<block name="bw_clk_cl_ccx_cmp">
<input name="grst_l"/>
<input name="gdbginit_l"/>
<input name="gclk"/>
<input name="si"/>
<input name="se"/>
<input name="se2"/>
<input name="adbginit_l"/>
<input name="arst_l"/>
<input name="arst2_l"/>
<input name="cluster_cken"/>
<output name="so"/>
<output name="dbginit_l"/>
<output name="cluster_grst_l"/>
<output name="rclk"/>
<instance name="cluster_header_dup"/>
<instance name="cluster_header_dup"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="65" nStmts="0" nExprs="24" nInputs="10" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="41" />
</block>
<block name="ccx">
<input name="adbginit_l"/>
<input name="ccx_scanin0"/>
<input name="ccx_scanin1"/>
<input name="clk_ccx_cken"/>
<input name="cmp_arst_l"/>
<input name="cmp_grst_l"/>
<input name="ctu_tst_macrotest"/>
<input name="ctu_tst_pre_grst_l"/>
<input name="ctu_tst_scan_disable"/>
<input name="ctu_tst_scanmode"/>
<input name="ctu_tst_short_chain"/>
<input name="fp_cpx_data_ca"/>
<input name="fp_cpx_req_cq"/>
<input name="gclk"/>
<input name="gdbginit_l"/>
<input name="global_shift_enable"/>
<input name="iob_cpx_data_ca"/>
<input name="iob_cpx_req_cq"/>
<input name="sctag0_cpx_atom_cq"/>
<input name="sctag0_cpx_data_ca"/>
<input name="sctag0_cpx_req_cq"/>
<input name="sctag0_pcx_stall_pq"/>
<input name="sctag1_cpx_atom_cq"/>
<input name="sctag1_cpx_data_ca"/>
<input name="sctag1_cpx_req_cq"/>
<input name="sctag1_pcx_stall_pq"/>
<input name="sctag2_cpx_atom_cq"/>
<input name="sctag2_cpx_data_ca"/>
<input name="sctag2_cpx_req_cq"/>
<input name="sctag2_pcx_stall_pq"/>
<input name="sctag3_cpx_atom_cq"/>
<input name="sctag3_cpx_data_ca"/>
<input name="sctag3_cpx_req_cq"/>
<input name="sctag3_pcx_stall_pq"/>
<input name="spc0_pcx_atom_pq"/>
<input name="spc0_pcx_data_pa"/>
<input name="spc0_pcx_req_pq"/>
<input name="spc1_pcx_atom_pq"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc1_pcx_req_pq"/>
<input name="spc2_pcx_atom_pq"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc2_pcx_req_pq"/>
<input name="spc3_pcx_atom_pq"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc3_pcx_req_pq"/>
<input name="spc4_pcx_atom_pq"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc4_pcx_req_pq"/>
<input name="spc5_pcx_atom_pq"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc5_pcx_req_pq"/>
<input name="spc6_pcx_atom_pq"/>
<input name="spc6_pcx_data_pa"/>
<input name="spc6_pcx_req_pq"/>
<input name="spc7_pcx_atom_pq"/>
<input name="spc7_pcx_data_pa"/>
<input name="spc7_pcx_req_pq"/>
<input name="iob_pcx_stall_pq"/>
<output name="ccx_scanout0"/>
<output name="ccx_scanout1"/>
<output name="cpx_iob_grant_cx2"/>
<output name="cpx_sctag0_grant_cx"/>
<output name="cpx_sctag1_grant_cx"/>
<output name="cpx_sctag2_grant_cx"/>
<output name="cpx_sctag3_grant_cx"/>
<output name="cpx_spc0_data_cx2"/>
<output name="cpx_spc0_data_rdy_cx2"/>
<output name="cpx_spc1_data_cx2"/>
<output name="cpx_spc1_data_rdy_cx2"/>
<output name="cpx_spc2_data_cx2"/>
<output name="cpx_spc2_data_rdy_cx2"/>
<output name="cpx_spc3_data_cx2"/>
<output name="cpx_spc3_data_rdy_cx2"/>
<output name="cpx_spc4_data_cx2"/>
<output name="cpx_spc4_data_rdy_cx2"/>
<output name="cpx_spc5_data_cx2"/>
<output name="cpx_spc5_data_rdy_cx2"/>
<output name="cpx_spc6_data_cx2"/>
<output name="cpx_spc6_data_rdy_cx2"/>
<output name="cpx_spc7_data_cx2"/>
<output name="cpx_spc7_data_rdy_cx2"/>
<output name="pcx_fp_data_px2"/>
<output name="pcx_fp_data_rdy_px2"/>
<output name="pcx_iob_data_px2"/>
<output name="pcx_iob_data_rdy_px2"/>
<output name="pcx_sctag0_atm_px1"/>
<output name="pcx_sctag0_data_px2"/>
<output name="pcx_sctag0_data_rdy_px1"/>
<output name="pcx_sctag1_atm_px1"/>
<output name="pcx_sctag1_data_px2"/>
<output name="pcx_sctag1_data_rdy_px1"/>
<output name="pcx_sctag2_atm_px1"/>
<output name="pcx_sctag2_data_px2"/>
<output name="pcx_sctag2_data_rdy_px1"/>
<output name="pcx_sctag3_atm_px1"/>
<output name="pcx_sctag3_data_px2"/>
<output name="pcx_sctag3_data_rdy_px1"/>
<output name="pcx_spc0_grant_px"/>
<output name="pcx_spc1_grant_px"/>
<output name="pcx_spc2_grant_px"/>
<output name="pcx_spc3_grant_px"/>
<output name="pcx_spc4_grant_px"/>
<output name="pcx_spc5_grant_px"/>
<output name="pcx_spc6_grant_px"/>
<output name="pcx_spc7_grant_px"/>
<output name="rclk"/>
<instance name="bw_clk_cl_ccx_cmp"/>
<instance name="test_stub_scan"/>
<instance name="cpx"/>
<instance name="pcx"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<instance name="ccx_global_int_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="677" nStmts="0" nExprs="260" nInputs="59" nOutputs="48" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="417" />
</block>
<block name="ccx_arb">
<input name="adbginit_l"/>
<input name="rclk"/>
<input name="reset_l"/>
<input name="src0_arb_atom_q"/>
<input name="src0_arb_req_q"/>
<input name="src1_arb_atom_q"/>
<input name="src1_arb_req_q"/>
<input name="src2_arb_atom_q"/>
<input name="src2_arb_req_q"/>
<input name="src3_arb_atom_q"/>
<input name="src3_arb_req_q"/>
<input name="src4_arb_atom_q"/>
<input name="src4_arb_req_q"/>
<input name="src5_arb_atom_q"/>
<input name="src5_arb_req_q"/>
<input name="src6_arb_atom_q"/>
<input name="src6_arb_req_q"/>
<input name="src7_arb_atom_q"/>
<input name="src7_arb_req_q"/>
<input name="stall1_q"/>
<input name="stall2_q"/>
<input name="scan_in"/>
<input name="se"/>
<output name="arb_dp_grant_a"/>
<output name="arb_dp_q0_hold_a"/>
<output name="arb_dp_qsel0_a"/>
<output name="arb_dp_qsel1_a"/>
<output name="arb_dp_shift_x"/>
<output name="arb_src0_grant_a"/>
<output name="arb_src1_grant_a"/>
<output name="arb_src2_grant_a"/>
<output name="arb_src3_grant_a"/>
<output name="arb_src4_grant_a"/>
<output name="arb_src5_grant_a"/>
<output name="arb_src6_grant_a"/>
<output name="arb_src7_grant_a"/>
<output name="ccx_dest_atom_x"/>
<output name="ccx_dest_data_rdy_x"/>
<output name="scan_out"/>
<instance name="ccx_arbctl"/>
<instance name="ccx_arbdp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="246" nStmts="0" nExprs="102" nInputs="23" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="144" />
</block>
<block name="ccx_arb_atomq">
<input name="ctl_qsel1_a_l"/>
<input name="ctl_qsel0_a"/>
<input name="ctl_shift_a"/>
<input name="atom_a"/>
<input name="rclk"/>
<input name="reset_d1"/>
<output name="q0_dataout"/>
<output name="scan_out"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="39" nStmts="0" nExprs="10" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="25" />
</block>
<block name="ccx_arb_srcq">
<input name="req_q"/>
<input name="atom_q"/>
<input name="grant_a"/>
<input name="rclk"/>
<input name="reset_d1"/>
<output name="qfull"/>
<output name="qsel0"/>
<output name="qsel1"/>
<output name="shift_x"/>
<output name="ctl_qsel0_a"/>
<output name="ctl_qsel1_a_l"/>
<output name="ctl_shift_a"/>
<output name="q0_hold_a"/>
<output name="atom_a"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="194" nStmts="0" nExprs="72" nInputs="5" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="107" />
</block>
<block name="ccx_arbc">
<input name="adbginit_l"/>
<input name="rclk"/>
<input name="reset_l"/>
<input name="scan_in"/>
<input name="se"/>
<input name="src0_arb_atom_q"/>
<input name="src0_arb_req_q"/>
<input name="src1_arb_atom_q"/>
<input name="src1_arb_req_q"/>
<input name="src2_arb_atom_q"/>
<input name="src2_arb_req_q"/>
<input name="src3_arb_atom_q"/>
<input name="src3_arb_req_q"/>
<input name="src4_arb_atom_q"/>
<input name="src4_arb_req_q"/>
<input name="src5_arb_atom_q"/>
<input name="src5_arb_req_q"/>
<output name="arb_src0_grant_a"/>
<output name="arb_src1_grant_a"/>
<output name="arb_src2_grant_a"/>
<output name="arb_src3_grant_a"/>
<output name="arb_src4_grant_a"/>
<output name="arb_src5_grant_a"/>
<output name="ccx_dest_data_rdy_x"/>
<output name="scan_out"/>
<output name="arb_dp_grant_a"/>
<output name="arb_dp_q0_hold_a"/>
<output name="arb_dp_qsel0_a"/>
<output name="arb_dp_qsel1_a"/>
<output name="arb_dp_shift_x"/>
<instance name="ccx_arb"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="113" nStmts="0" nExprs="36" nInputs="17" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="71" />
</block>
<block name="ccx_arbctl">
<input name="src7_arb_atom_q"/>
<input name="src6_arb_atom_q"/>
<input name="src5_arb_atom_q"/>
<input name="src4_arb_atom_q"/>
<input name="src3_arb_atom_q"/>
<input name="src2_arb_atom_q"/>
<input name="src1_arb_atom_q"/>
<input name="src0_arb_atom_q"/>
<input name="src7_arb_req_q"/>
<input name="src6_arb_req_q"/>
<input name="src5_arb_req_q"/>
<input name="src4_arb_req_q"/>
<input name="src3_arb_req_q"/>
<input name="src2_arb_req_q"/>
<input name="src1_arb_req_q"/>
<input name="src0_arb_req_q"/>
<input name="stall1_q"/>
<input name="stall2_q"/>
<input name="ccx_dest_data_rdy_a"/>
<input name="ccx_dest_atom_a"/>
<input name="grant_a"/>
<input name="req_pkt_empty"/>
<input name="inreg_req_vld_d1"/>
<input name="reset_l"/>
<input name="rclk"/>
<input name="adbginit_l"/>
<input name="se"/>
<output name="reset_d1"/>
<output name="direction"/>
<output name="wrptr_l"/>
<output name="rdptr"/>
<output name="fifo_sel15_12"/>
<output name="fifo_sel11_8"/>
<output name="fifo_sel7_4"/>
<output name="fifo_sel3_0"/>
<output name="fifo_bypass"/>
<output name="fifo_bypass_l"/>
<output name="fifo_valid"/>
<output name="qfull"/>
<output name="input_req_sel"/>
<output name="input_req_sel_d1"/>
<output name="fifo_req_sel"/>
<output name="current_req_sel"/>
<output name="stall_a"/>
<output name="ccx_dest_data_rdy_x"/>
<output name="ccx_dest_atom_x"/>
<output name="arb_dp_q0_hold_a"/>
<output name="arb_dp_qsel0_a"/>
<output name="arb_dp_qsel1_a"/>
<output name="arb_dp_shift_x"/>
<output name="arbctl_atom"/>
<output name="scan_out"/>
<instance name="dffrl_async"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="ccx_arb_srcq"/>
<instance name="ccx_arb_srcq"/>
<instance name="ccx_arb_srcq"/>
<instance name="ccx_arb_srcq"/>
<instance name="ccx_arb_srcq"/>
<instance name="ccx_arb_srcq"/>
<instance name="ccx_arb_srcq"/>
<instance name="ccx_arb_srcq"/>
<instance name="ccx_arb_atomq"/>
<instance name="ccx_arb_atomq"/>
<instance name="ccx_arb_atomq"/>
<instance name="ccx_arb_atomq"/>
<instance name="ccx_arb_atomq"/>
<instance name="ccx_arb_atomq"/>
<instance name="ccx_arb_atomq"/>
<instance name="ccx_arb_atomq"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="717" nStmts="0" nExprs="273" nInputs="27" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="70" nOther="374" />
</block>
<block name="ccx_arbdp">
<input name="src7_arb_atom_q"/>
<input name="src6_arb_atom_q"/>
<input name="src5_arb_atom_q"/>
<input name="src4_arb_atom_q"/>
<input name="src3_arb_atom_q"/>
<input name="src2_arb_atom_q"/>
<input name="src1_arb_atom_q"/>
<input name="src0_arb_atom_q"/>
<input name="src7_arb_req_q"/>
<input name="src6_arb_req_q"/>
<input name="src5_arb_req_q"/>
<input name="src4_arb_req_q"/>
<input name="src3_arb_req_q"/>
<input name="src2_arb_req_q"/>
<input name="src1_arb_req_q"/>
<input name="src0_arb_req_q"/>
<input name="reset_d1"/>
<input name="qfull"/>
<input name="direction"/>
<input name="stall_a"/>
<input name="fifo_req_sel"/>
<input name="current_req_sel"/>
<input name="input_req_sel"/>
<input name="input_req_sel_d1"/>
<input name="fifo_bypass"/>
<input name="fifo_bypass_l"/>
<input name="wrptr_l"/>
<input name="rdptr"/>
<input name="fifo_sel15_12"/>
<input name="fifo_sel11_8"/>
<input name="fifo_sel7_4"/>
<input name="fifo_sel3_0"/>
<input name="fifo_valid"/>
<input name="arbctl_atom"/>
<input name="rclk"/>
<input name="se"/>
<output name="arb_dp_grant_a"/>
<output name="arb_src7_grant_a"/>
<output name="arb_src6_grant_a"/>
<output name="arb_src5_grant_a"/>
<output name="arb_src4_grant_a"/>
<output name="arb_src3_grant_a"/>
<output name="arb_src2_grant_a"/>
<output name="arb_src1_grant_a"/>
<output name="arb_src0_grant_a"/>
<output name="ccx_dest_data_rdy_a"/>
<output name="ccx_dest_atom_a"/>
<output name="req_pkt_empty"/>
<output name="grant_a"/>
<output name="inreg_req_vld_d1"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="680" nStmts="0" nExprs="259" nInputs="36" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="44" nOther="377" />
</block>
<block name="ccx_global_int_buf">
<input name="rst_l"/>
<input name="se"/>
<input name="adbginit_l"/>
<output name="rst_l_buf"/>
<output name="se_buf"/>
<output name="adbginit_l_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="10" nStmts="0" nExprs="0" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="7" />
</block>
<block name="cpx">
<input name="adbginit_l_buf3_middle"/>
<input name="adbginit_l_buf4_middle"/>
<input name="adbginit_l_buf5_middle"/>
<input name="adbginit_l_buf6_middle"/>
<input name="fp_cpx_req_cq"/>
<input name="io_cpx_req_cq"/>
<input name="pcx_scache1_dat_px2_so_1"/>
<input name="pcx_scache2_dat_px2_so_1"/>
<input name="rclk"/>
<input name="rst_l_buf3_middle"/>
<input name="rst_l_buf4_middle"/>
<input name="rst_l_buf5_middle"/>
<input name="rst_l_buf6_middle"/>
<input name="sctag0_cpx_atom_cq"/>
<input name="sctag0_cpx_req_cq"/>
<input name="sctag1_cpx_atom_cq"/>
<input name="sctag1_cpx_req_cq"/>
<input name="sctag2_cpx_atom_cq"/>
<input name="sctag2_cpx_req_cq"/>
<input name="sctag3_cpx_atom_cq"/>
<input name="sctag3_cpx_req_cq"/>
<input name="se_buf0_middle"/>
<input name="se_buf1_bottom"/>
<input name="se_buf1_top"/>
<input name="se_buf2_bottom"/>
<input name="se_buf2_top"/>
<input name="se_buf3_middle"/>
<input name="se_buf3_top"/>
<input name="se_buf4_bottom"/>
<input name="se_buf4_middle"/>
<input name="se_buf4_top"/>
<input name="se_buf5_middle"/>
<input name="se_buf6_middle"/>
<input name="si_0"/>
<input name="si_1"/>
<input name="sctag3_cpx_data_ca"/>
<input name="sctag2_cpx_data_ca"/>
<input name="sctag1_cpx_data_ca"/>
<input name="sctag0_cpx_data_ca"/>
<input name="io_cpx_data_ca"/>
<input name="fp_cpx_data_ca"/>
<output name="cpx_io_grant_cx2"/>
<output name="cpx_sctag0_grant_cx"/>
<output name="cpx_sctag1_grant_cx"/>
<output name="cpx_sctag2_grant_cx"/>
<output name="cpx_sctag3_grant_cx"/>
<output name="cpx_spc0_data_cx2"/>
<output name="cpx_spc0_data_rdy_cx2"/>
<output name="cpx_spc1_data_cx2"/>
<output name="cpx_spc1_data_rdy_cx2"/>
<output name="cpx_spc2_data_cx2"/>
<output name="cpx_spc2_data_rdy_cx2"/>
<output name="cpx_spc3_data_cx2"/>
<output name="cpx_spc3_data_rdy_cx2"/>
<output name="cpx_spc4_data_cx2"/>
<output name="cpx_spc4_data_rdy_cx2"/>
<output name="cpx_spc5_data_cx2"/>
<output name="cpx_spc5_data_rdy_cx2"/>
<output name="cpx_spc6_data_cx2"/>
<output name="cpx_spc6_data_rdy_cx2"/>
<output name="cpx_spc7_data_cx2"/>
<output name="cpx_spc7_data_rdy_cx2"/>
<output name="cpx_dp_half_array_odd_so_0"/>
<output name="cpx_arb7_so_1"/>
<output name="pt1_so_1"/>
<output name="cpx_buf_top_pt0_so_1"/>
<instance name="cpx_dp_array"/>
<instance name="ccx_arbc"/>
<instance name="ccx_arbc"/>
<instance name="ccx_arbc"/>
<instance name="ccx_arbc"/>
<instance name="ccx_arbc"/>
<instance name="ccx_arbc"/>
<instance name="ccx_arbc"/>
<instance name="ccx_arbc"/>
<instance name="cpx_buf_top"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1003" nStmts="0" nExprs="459" nInputs="41" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="544" />
</block>
<block name="cpx_buf_io">
<input name="cpx_io_grant_ca"/>
<input name="io_cpx_req_cq"/>
<output name="cpx_io_grant_bufio_ca"/>
<output name="io_cpx_req_bufio_cq_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="7" nStmts="0" nExprs="0" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="5" />
</block>
<block name="cpx_buf_p0">
<input name="scache0_cpx_req_bufpt_cq_l"/>
<input name="scache0_cpx_atom_bufpt_cq_l"/>
<input name="cpx_scache0_grant_bufp1_ca_l"/>
<input name="cpx_spc0_data_rdy_bufp1_cx"/>
<output name="scache0_cpx_req_bufp0_cq"/>
<output name="scache0_cpx_atom_bufp0_cq"/>
<output name="cpx_scache0_grant_bufp0_ca"/>
<output name="cpx_spc0_data_rdy_bufp0_cx"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="13" nStmts="0" nExprs="0" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="9" />
</block>
<block name="cpx_buf_p0_even">
<input name="arbcp0_cpxdp_grant_bufp1_ca_l"/>
<input name="arbcp0_cpxdp_q0_hold_bufp1_ca"/>
<input name="arbcp0_cpxdp_qsel0_bufp1_ca_l"/>
<input name="arbcp0_cpxdp_qsel1_bufp1_ca"/>
<input name="arbcp0_cpxdp_shift_bufp1_cx_l"/>
<input name="arbcp2_cpxdp_grant_bufp1_ca_l"/>
<input name="arbcp2_cpxdp_q0_hold_bufp1_ca"/>
<input name="arbcp2_cpxdp_qsel0_bufp1_ca_l"/>
<input name="arbcp2_cpxdp_qsel1_bufp1_ca"/>
<input name="arbcp2_cpxdp_shift_bufp1_cx_l"/>
<input name="arbcp4_cpxdp_grant_bufp1_ca_l"/>
<input name="arbcp4_cpxdp_q0_hold_bufp1_ca"/>
<input name="arbcp4_cpxdp_qsel0_bufp1_ca_l"/>
<input name="arbcp4_cpxdp_qsel1_bufp1_ca"/>
<input name="arbcp4_cpxdp_shift_bufp1_cx_l"/>
<input name="arbcp6_cpxdp_grant_bufp1_ca_l"/>
<input name="arbcp6_cpxdp_q0_hold_bufp1_ca"/>
<input name="arbcp6_cpxdp_qsel0_bufp1_ca_l"/>
<input name="arbcp6_cpxdp_qsel1_bufp1_ca"/>
<input name="arbcp6_cpxdp_shift_bufp1_cx_l"/>
<output name="arbcp0_cpxdp_grant_ca"/>
<output name="arbcp0_cpxdp_q0_hold_ca_l"/>
<output name="arbcp0_cpxdp_qsel0_ca"/>
<output name="arbcp0_cpxdp_qsel1_ca_l"/>
<output name="arbcp0_cpxdp_shift_cx"/>
<output name="arbcp2_cpxdp_grant_ca"/>
<output name="arbcp2_cpxdp_q0_hold_ca_l"/>
<output name="arbcp2_cpxdp_qsel0_ca"/>
<output name="arbcp2_cpxdp_qsel1_ca_l"/>
<output name="arbcp2_cpxdp_shift_cx"/>
<output name="arbcp4_cpxdp_grant_ca"/>
<output name="arbcp4_cpxdp_q0_hold_ca_l"/>
<output name="arbcp4_cpxdp_qsel0_ca"/>
<output name="arbcp4_cpxdp_qsel1_ca_l"/>
<output name="arbcp4_cpxdp_shift_cx"/>
<output name="arbcp6_cpxdp_grant_ca"/>
<output name="arbcp6_cpxdp_q0_hold_ca_l"/>
<output name="arbcp6_cpxdp_qsel0_ca"/>
<output name="arbcp6_cpxdp_qsel1_ca_l"/>
<output name="arbcp6_cpxdp_shift_cx"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="61" nStmts="0" nExprs="0" nInputs="20" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="41" />
</block>
<block name="cpx_buf_p1">
<input name="scache0_cpx_req_bufp0_cq"/>
<input name="scache0_cpx_atom_bufp0_cq"/>
<input name="cpx_scache0_grant_ca"/>
<input name="cpx_spc0_data_rdy_cx"/>
<input name="cpx_spc1_data_rdy_cx"/>
<input name="cpx_spc2_data_rdy_cx"/>
<input name="arbcp0_cpxdp_grant_arbbf_ca_0"/>
<input name="arbcp0_cpxdp_q0_hold_arbbf_ca_l_0"/>
<input name="arbcp0_cpxdp_qsel0_arbbf_ca_0"/>
<input name="arbcp0_cpxdp_qsel1_arbbf_ca_l_0"/>
<input name="arbcp0_cpxdp_shift_arbbf_cx_0"/>
<input name="arbcp1_cpxdp_grant_arbbf_ca_0"/>
<input name="arbcp1_cpxdp_q0_hold_arbbf_ca_l_0"/>
<input name="arbcp1_cpxdp_qsel0_arbbf_ca_0"/>
<input name="arbcp1_cpxdp_qsel1_arbbf_ca_l_0"/>
<input name="arbcp1_cpxdp_shift_arbbf_cx_0"/>
<input name="arbcp2_cpxdp_grant_arbbf_ca_0"/>
<input name="arbcp2_cpxdp_q0_hold_arbbf_ca_l_0"/>
<input name="arbcp2_cpxdp_qsel0_arbbf_ca_0"/>
<input name="arbcp2_cpxdp_qsel1_arbbf_ca_l_0"/>
<input name="arbcp2_cpxdp_shift_arbbf_cx_0"/>
<input name="arbcp3_cpxdp_grant_arbbf_ca_0"/>
<input name="arbcp3_cpxdp_q0_hold_arbbf_ca_l_0"/>
<input name="arbcp3_cpxdp_qsel0_arbbf_ca_0"/>
<input name="arbcp3_cpxdp_qsel1_arbbf_ca_l_0"/>
<input name="arbcp3_cpxdp_shift_arbbf_cx_0"/>
<input name="arbcp4_cpxdp_grant_arbbf_ca_0"/>
<input name="arbcp4_cpxdp_q0_hold_arbbf_ca_l_0"/>
<input name="arbcp4_cpxdp_qsel0_arbbf_ca_0"/>
<input name="arbcp4_cpxdp_qsel1_arbbf_ca_l_0"/>
<input name="arbcp4_cpxdp_shift_arbbf_cx_0"/>
<input name="arbcp5_cpxdp_grant_arbbf_ca_0"/>
<input name="arbcp5_cpxdp_q0_hold_arbbf_ca_l_0"/>
<input name="arbcp5_cpxdp_qsel0_arbbf_ca_0"/>
<input name="arbcp5_cpxdp_qsel1_arbbf_ca_l_0"/>
<input name="arbcp5_cpxdp_shift_arbbf_cx_0"/>
<input name="arbcp6_cpxdp_grant_arbbf_ca_0"/>
<input name="arbcp6_cpxdp_q0_hold_arbbf_ca_l_0"/>
<input name="arbcp6_cpxdp_qsel0_arbbf_ca_0"/>
<input name="arbcp6_cpxdp_qsel1_arbbf_ca_l_0"/>
<input name="arbcp6_cpxdp_shift_arbbf_cx_0"/>
<input name="arbcp7_cpxdp_grant_arbbf_ca_0"/>
<input name="arbcp7_cpxdp_q0_hold_arbbf_ca_l_0"/>
<input name="arbcp7_cpxdp_qsel0_arbbf_ca_0"/>
<input name="arbcp7_cpxdp_qsel1_arbbf_ca_l_0"/>
<input name="arbcp7_cpxdp_shift_arbbf_cx_0"/>
<input name="arbcp0_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp0_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp0_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp0_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp0_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp1_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp1_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp1_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp1_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp1_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp2_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp2_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp2_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp2_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp2_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp3_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp3_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp3_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp3_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp3_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp4_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp4_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp4_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp4_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp4_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp5_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp5_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp5_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp5_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp5_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp6_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp6_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp6_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp6_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp6_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp7_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp7_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp7_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp7_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp7_cpxdp_shift_arbbf_cx_1"/>
<output name="scache0_cpx_req_bufp1_cq"/>
<output name="scache0_cpx_atom_bufp1_cq"/>
<output name="cpx_scache0_grant_bufp1_ca_l"/>
<output name="cpx_spc0_data_rdy_bufp1_cx"/>
<output name="cpx_spc1_data_rdy_bufp1_cx"/>
<output name="cpx_spc2_data_rdy_bufp1_cx"/>
<output name="arbcp0_cpxdp_grant_bufp1_ca_l_0"/>
<output name="arbcp0_cpxdp_q0_hold_bufp1_ca_0"/>
<output name="arbcp0_cpxdp_qsel0_bufp1_ca_l_0"/>
<output name="arbcp0_cpxdp_qsel1_bufp1_ca_0"/>
<output name="arbcp0_cpxdp_shift_bufp1_cx_l_0"/>
<output name="arbcp1_cpxdp_grant_bufp1_ca_l_0"/>
<output name="arbcp1_cpxdp_q0_hold_bufp1_ca_0"/>
<output name="arbcp1_cpxdp_qsel0_bufp1_ca_l_0"/>
<output name="arbcp1_cpxdp_qsel1_bufp1_ca_0"/>
<output name="arbcp1_cpxdp_shift_bufp1_cx_l_0"/>
<output name="arbcp2_cpxdp_grant_bufp1_ca_l_0"/>
<output name="arbcp2_cpxdp_q0_hold_bufp1_ca_0"/>
<output name="arbcp2_cpxdp_qsel0_bufp1_ca_l_0"/>
<output name="arbcp2_cpxdp_qsel1_bufp1_ca_0"/>
<output name="arbcp2_cpxdp_shift_bufp1_cx_l_0"/>
<output name="arbcp3_cpxdp_grant_bufp1_ca_l_0"/>
<output name="arbcp3_cpxdp_q0_hold_bufp1_ca_0"/>
<output name="arbcp3_cpxdp_qsel0_bufp1_ca_l_0"/>
<output name="arbcp3_cpxdp_qsel1_bufp1_ca_0"/>
<output name="arbcp3_cpxdp_shift_bufp1_cx_l_0"/>
<output name="arbcp4_cpxdp_grant_bufp1_ca_l_0"/>
<output name="arbcp4_cpxdp_q0_hold_bufp1_ca_0"/>
<output name="arbcp4_cpxdp_qsel0_bufp1_ca_l_0"/>
<output name="arbcp4_cpxdp_qsel1_bufp1_ca_0"/>
<output name="arbcp4_cpxdp_shift_bufp1_cx_l_0"/>
<output name="arbcp5_cpxdp_grant_bufp1_ca_l_0"/>
<output name="arbcp5_cpxdp_q0_hold_bufp1_ca_0"/>
<output name="arbcp5_cpxdp_qsel0_bufp1_ca_l_0"/>
<output name="arbcp5_cpxdp_qsel1_bufp1_ca_0"/>
<output name="arbcp5_cpxdp_shift_bufp1_cx_l_0"/>
<output name="arbcp6_cpxdp_grant_bufp1_ca_l_0"/>
<output name="arbcp6_cpxdp_q0_hold_bufp1_ca_0"/>
<output name="arbcp6_cpxdp_qsel0_bufp1_ca_l_0"/>
<output name="arbcp6_cpxdp_qsel1_bufp1_ca_0"/>
<output name="arbcp6_cpxdp_shift_bufp1_cx_l_0"/>
<output name="arbcp7_cpxdp_grant_bufp1_ca_l_0"/>
<output name="arbcp7_cpxdp_q0_hold_bufp1_ca_0"/>
<output name="arbcp7_cpxdp_qsel0_bufp1_ca_l_0"/>
<output name="arbcp7_cpxdp_qsel1_bufp1_ca_0"/>
<output name="arbcp7_cpxdp_shift_bufp1_cx_l_0"/>
<output name="arbcp0_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp0_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp0_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp0_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp0_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp1_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp1_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp1_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp1_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp1_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp2_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp2_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp2_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp2_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp2_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp3_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp3_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp3_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp3_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp3_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp4_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp4_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp4_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp4_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp4_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp5_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp5_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp5_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp5_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp5_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp6_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp6_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp6_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp6_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp6_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp7_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp7_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp7_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp7_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp7_cpxdp_shift_bufp1_cx_l_1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="259" nStmts="0" nExprs="0" nInputs="86" nOutputs="86" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="86" nOther="173" />
</block>
<block name="cpx_buf_p3">
<input name="scache3_cpx_req_bufp4_cq"/>
<input name="scache3_cpx_atom_bufp4_cq"/>
<input name="io_cpx_req_bufp4_cq"/>
<input name="cpx_scache3_grant_ca"/>
<input name="cpx_spc5_data_rdy_cx"/>
<input name="cpx_spc6_data_rdy_cx"/>
<input name="cpx_spc7_data_rdy_cx"/>
<input name="arbcp0_cpxdp_grant_arbbf_ca_5"/>
<input name="arbcp0_cpxdp_q0_hold_arbbf_ca_l_5"/>
<input name="arbcp0_cpxdp_qsel0_arbbf_ca_5"/>
<input name="arbcp0_cpxdp_qsel1_arbbf_ca_l_5"/>
<input name="arbcp0_cpxdp_shift_arbbf_cx_5"/>
<input name="arbcp1_cpxdp_grant_arbbf_ca_5"/>
<input name="arbcp1_cpxdp_q0_hold_arbbf_ca_l_5"/>
<input name="arbcp1_cpxdp_qsel0_arbbf_ca_5"/>
<input name="arbcp1_cpxdp_qsel1_arbbf_ca_l_5"/>
<input name="arbcp1_cpxdp_shift_arbbf_cx_5"/>
<input name="arbcp2_cpxdp_grant_arbbf_ca_5"/>
<input name="arbcp2_cpxdp_q0_hold_arbbf_ca_l_5"/>
<input name="arbcp2_cpxdp_qsel0_arbbf_ca_5"/>
<input name="arbcp2_cpxdp_qsel1_arbbf_ca_l_5"/>
<input name="arbcp2_cpxdp_shift_arbbf_cx_5"/>
<input name="arbcp3_cpxdp_grant_arbbf_ca_5"/>
<input name="arbcp3_cpxdp_q0_hold_arbbf_ca_l_5"/>
<input name="arbcp3_cpxdp_qsel0_arbbf_ca_5"/>
<input name="arbcp3_cpxdp_qsel1_arbbf_ca_l_5"/>
<input name="arbcp3_cpxdp_shift_arbbf_cx_5"/>
<input name="arbcp4_cpxdp_grant_arbbf_ca_5"/>
<input name="arbcp4_cpxdp_q0_hold_arbbf_ca_l_5"/>
<input name="arbcp4_cpxdp_qsel0_arbbf_ca_5"/>
<input name="arbcp4_cpxdp_qsel1_arbbf_ca_l_5"/>
<input name="arbcp4_cpxdp_shift_arbbf_cx_5"/>
<input name="arbcp5_cpxdp_grant_arbbf_ca_5"/>
<input name="arbcp5_cpxdp_q0_hold_arbbf_ca_l_5"/>
<input name="arbcp5_cpxdp_qsel0_arbbf_ca_5"/>
<input name="arbcp5_cpxdp_qsel1_arbbf_ca_l_5"/>
<input name="arbcp5_cpxdp_shift_arbbf_cx_5"/>
<input name="arbcp6_cpxdp_grant_arbbf_ca_5"/>
<input name="arbcp6_cpxdp_q0_hold_arbbf_ca_l_5"/>
<input name="arbcp6_cpxdp_qsel0_arbbf_ca_5"/>
<input name="arbcp6_cpxdp_qsel1_arbbf_ca_l_5"/>
<input name="arbcp6_cpxdp_shift_arbbf_cx_5"/>
<input name="arbcp7_cpxdp_grant_arbbf_ca_5"/>
<input name="arbcp7_cpxdp_q0_hold_arbbf_ca_l_5"/>
<input name="arbcp7_cpxdp_qsel0_arbbf_ca_5"/>
<input name="arbcp7_cpxdp_qsel1_arbbf_ca_l_5"/>
<input name="arbcp7_cpxdp_shift_arbbf_cx_5"/>
<input name="arbcp0_cpxdp_grant_arbbf_ca_2"/>
<input name="arbcp0_cpxdp_q0_hold_arbbf_ca_l_2"/>
<input name="arbcp0_cpxdp_qsel0_arbbf_ca_2"/>
<input name="arbcp0_cpxdp_qsel1_arbbf_ca_l_2"/>
<input name="arbcp0_cpxdp_shift_arbbf_cx_2"/>
<input name="arbcp1_cpxdp_grant_arbbf_ca_2"/>
<input name="arbcp1_cpxdp_q0_hold_arbbf_ca_l_2"/>
<input name="arbcp1_cpxdp_qsel0_arbbf_ca_2"/>
<input name="arbcp1_cpxdp_qsel1_arbbf_ca_l_2"/>
<input name="arbcp1_cpxdp_shift_arbbf_cx_2"/>
<input name="arbcp2_cpxdp_grant_arbbf_ca_2"/>
<input name="arbcp2_cpxdp_q0_hold_arbbf_ca_l_2"/>
<input name="arbcp2_cpxdp_qsel0_arbbf_ca_2"/>
<input name="arbcp2_cpxdp_qsel1_arbbf_ca_l_2"/>
<input name="arbcp2_cpxdp_shift_arbbf_cx_2"/>
<input name="arbcp3_cpxdp_grant_arbbf_ca_2"/>
<input name="arbcp3_cpxdp_q0_hold_arbbf_ca_l_2"/>
<input name="arbcp3_cpxdp_qsel0_arbbf_ca_2"/>
<input name="arbcp3_cpxdp_qsel1_arbbf_ca_l_2"/>
<input name="arbcp3_cpxdp_shift_arbbf_cx_2"/>
<input name="arbcp4_cpxdp_grant_arbbf_ca_2"/>
<input name="arbcp4_cpxdp_q0_hold_arbbf_ca_l_2"/>
<input name="arbcp4_cpxdp_qsel0_arbbf_ca_2"/>
<input name="arbcp4_cpxdp_qsel1_arbbf_ca_l_2"/>
<input name="arbcp4_cpxdp_shift_arbbf_cx_2"/>
<input name="arbcp5_cpxdp_grant_arbbf_ca_2"/>
<input name="arbcp5_cpxdp_q0_hold_arbbf_ca_l_2"/>
<input name="arbcp5_cpxdp_qsel0_arbbf_ca_2"/>
<input name="arbcp5_cpxdp_qsel1_arbbf_ca_l_2"/>
<input name="arbcp5_cpxdp_shift_arbbf_cx_2"/>
<input name="arbcp6_cpxdp_grant_arbbf_ca_2"/>
<input name="arbcp6_cpxdp_q0_hold_arbbf_ca_l_2"/>
<input name="arbcp6_cpxdp_qsel0_arbbf_ca_2"/>
<input name="arbcp6_cpxdp_qsel1_arbbf_ca_l_2"/>
<input name="arbcp6_cpxdp_shift_arbbf_cx_2"/>
<input name="arbcp7_cpxdp_grant_arbbf_ca_2"/>
<input name="arbcp7_cpxdp_q0_hold_arbbf_ca_l_2"/>
<input name="arbcp7_cpxdp_qsel0_arbbf_ca_2"/>
<input name="arbcp7_cpxdp_qsel1_arbbf_ca_l_2"/>
<input name="arbcp7_cpxdp_shift_arbbf_cx_2"/>
<output name="scache3_cpx_req_bufp3_cq"/>
<output name="scache3_cpx_atom_bufp3_cq"/>
<output name="io_cpx_req_bufp3_cq"/>
<output name="cpx_scache3_grant_bufp3_ca_l"/>
<output name="cpx_spc5_data_rdy_bufp3_cx"/>
<output name="cpx_spc6_data_rdy_bufp3_cx"/>
<output name="cpx_spc7_data_rdy_bufp3_cx"/>
<output name="arbcp0_cpxdp_grant_bufp3_ca_l_5"/>
<output name="arbcp0_cpxdp_q0_hold_bufp3_ca_5"/>
<output name="arbcp0_cpxdp_qsel0_bufp3_ca_l_5"/>
<output name="arbcp0_cpxdp_qsel1_bufp3_ca_5"/>
<output name="arbcp0_cpxdp_shift_bufp3_cx_l_5"/>
<output name="arbcp1_cpxdp_grant_bufp3_ca_l_5"/>
<output name="arbcp1_cpxdp_q0_hold_bufp3_ca_5"/>
<output name="arbcp1_cpxdp_qsel0_bufp3_ca_l_5"/>
<output name="arbcp1_cpxdp_qsel1_bufp3_ca_5"/>
<output name="arbcp1_cpxdp_shift_bufp3_cx_l_5"/>
<output name="arbcp2_cpxdp_grant_bufp3_ca_l_5"/>
<output name="arbcp2_cpxdp_q0_hold_bufp3_ca_5"/>
<output name="arbcp2_cpxdp_qsel0_bufp3_ca_l_5"/>
<output name="arbcp2_cpxdp_qsel1_bufp3_ca_5"/>
<output name="arbcp2_cpxdp_shift_bufp3_cx_l_5"/>
<output name="arbcp3_cpxdp_grant_bufp3_ca_l_5"/>
<output name="arbcp3_cpxdp_q0_hold_bufp3_ca_5"/>
<output name="arbcp3_cpxdp_qsel0_bufp3_ca_l_5"/>
<output name="arbcp3_cpxdp_qsel1_bufp3_ca_5"/>
<output name="arbcp3_cpxdp_shift_bufp3_cx_l_5"/>
<output name="arbcp4_cpxdp_grant_bufp3_ca_l_5"/>
<output name="arbcp4_cpxdp_q0_hold_bufp3_ca_5"/>
<output name="arbcp4_cpxdp_qsel0_bufp3_ca_l_5"/>
<output name="arbcp4_cpxdp_qsel1_bufp3_ca_5"/>
<output name="arbcp4_cpxdp_shift_bufp3_cx_l_5"/>
<output name="arbcp5_cpxdp_grant_bufp3_ca_l_5"/>
<output name="arbcp5_cpxdp_q0_hold_bufp3_ca_5"/>
<output name="arbcp5_cpxdp_qsel0_bufp3_ca_l_5"/>
<output name="arbcp5_cpxdp_qsel1_bufp3_ca_5"/>
<output name="arbcp5_cpxdp_shift_bufp3_cx_l_5"/>
<output name="arbcp6_cpxdp_grant_bufp3_ca_l_5"/>
<output name="arbcp6_cpxdp_q0_hold_bufp3_ca_5"/>
<output name="arbcp6_cpxdp_qsel0_bufp3_ca_l_5"/>
<output name="arbcp6_cpxdp_qsel1_bufp3_ca_5"/>
<output name="arbcp6_cpxdp_shift_bufp3_cx_l_5"/>
<output name="arbcp7_cpxdp_grant_bufp3_ca_l_5"/>
<output name="arbcp7_cpxdp_q0_hold_bufp3_ca_5"/>
<output name="arbcp7_cpxdp_qsel0_bufp3_ca_l_5"/>
<output name="arbcp7_cpxdp_qsel1_bufp3_ca_5"/>
<output name="arbcp7_cpxdp_shift_bufp3_cx_l_5"/>
<output name="arbcp0_cpxdp_grant_bufp3_ca_l_2"/>
<output name="arbcp0_cpxdp_q0_hold_bufp3_ca_2"/>
<output name="arbcp0_cpxdp_qsel0_bufp3_ca_l_2"/>
<output name="arbcp0_cpxdp_qsel1_bufp3_ca_2"/>
<output name="arbcp0_cpxdp_shift_bufp3_cx_l_2"/>
<output name="arbcp1_cpxdp_grant_bufp3_ca_l_2"/>
<output name="arbcp1_cpxdp_q0_hold_bufp3_ca_2"/>
<output name="arbcp1_cpxdp_qsel0_bufp3_ca_l_2"/>
<output name="arbcp1_cpxdp_qsel1_bufp3_ca_2"/>
<output name="arbcp1_cpxdp_shift_bufp3_cx_l_2"/>
<output name="arbcp2_cpxdp_grant_bufp3_ca_l_2"/>
<output name="arbcp2_cpxdp_q0_hold_bufp3_ca_2"/>
<output name="arbcp2_cpxdp_qsel0_bufp3_ca_l_2"/>
<output name="arbcp2_cpxdp_qsel1_bufp3_ca_2"/>
<output name="arbcp2_cpxdp_shift_bufp3_cx_l_2"/>
<output name="arbcp3_cpxdp_grant_bufp3_ca_l_2"/>
<output name="arbcp3_cpxdp_q0_hold_bufp3_ca_2"/>
<output name="arbcp3_cpxdp_qsel0_bufp3_ca_l_2"/>
<output name="arbcp3_cpxdp_qsel1_bufp3_ca_2"/>
<output name="arbcp3_cpxdp_shift_bufp3_cx_l_2"/>
<output name="arbcp4_cpxdp_grant_bufp3_ca_l_2"/>
<output name="arbcp4_cpxdp_q0_hold_bufp3_ca_2"/>
<output name="arbcp4_cpxdp_qsel0_bufp3_ca_l_2"/>
<output name="arbcp4_cpxdp_qsel1_bufp3_ca_2"/>
<output name="arbcp4_cpxdp_shift_bufp3_cx_l_2"/>
<output name="arbcp5_cpxdp_grant_bufp3_ca_l_2"/>
<output name="arbcp5_cpxdp_q0_hold_bufp3_ca_2"/>
<output name="arbcp5_cpxdp_qsel0_bufp3_ca_l_2"/>
<output name="arbcp5_cpxdp_qsel1_bufp3_ca_2"/>
<output name="arbcp5_cpxdp_shift_bufp3_cx_l_2"/>
<output name="arbcp6_cpxdp_grant_bufp3_ca_l_2"/>
<output name="arbcp6_cpxdp_q0_hold_bufp3_ca_2"/>
<output name="arbcp6_cpxdp_qsel0_bufp3_ca_l_2"/>
<output name="arbcp6_cpxdp_qsel1_bufp3_ca_2"/>
<output name="arbcp6_cpxdp_shift_bufp3_cx_l_2"/>
<output name="arbcp7_cpxdp_grant_bufp3_ca_l_2"/>
<output name="arbcp7_cpxdp_q0_hold_bufp3_ca_2"/>
<output name="arbcp7_cpxdp_qsel0_bufp3_ca_l_2"/>
<output name="arbcp7_cpxdp_qsel1_bufp3_ca_2"/>
<output name="arbcp7_cpxdp_shift_bufp3_cx_l_2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="262" nStmts="0" nExprs="0" nInputs="87" nOutputs="87" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="87" nOther="175" />
</block>
<block name="cpx_buf_p4">
<input name="scache3_cpx_req_bufpt_cq_l"/>
<input name="scache3_cpx_atom_bufpt_cq_l"/>
<input name="io_cpx_req_bufpt_cq_l"/>
<input name="cpx_scache3_grant_bufp3_ca_l"/>
<input name="cpx_spc7_data_rdy_bufp3_cx"/>
<output name="scache3_cpx_req_bufp4_cq"/>
<output name="scache3_cpx_atom_bufp4_cq"/>
<output name="io_cpx_req_bufp4_cq"/>
<output name="cpx_scache3_grant_bufp4_ca"/>
<output name="cpx_spc7_data_rdy_bufp4_cx"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="16" nStmts="0" nExprs="0" nInputs="5" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="11" />
</block>
<block name="cpx_buf_p4_even">
<input name="arbcp0_cpxdp_grant_bufp3_ca_l"/>
<input name="arbcp0_cpxdp_q0_hold_bufp3_ca"/>
<input name="arbcp0_cpxdp_qsel0_bufp3_ca_l"/>
<input name="arbcp0_cpxdp_qsel1_bufp3_ca"/>
<input name="arbcp0_cpxdp_shift_bufp3_cx_l"/>
<input name="arbcp2_cpxdp_grant_bufp3_ca_l"/>
<input name="arbcp2_cpxdp_q0_hold_bufp3_ca"/>
<input name="arbcp2_cpxdp_qsel0_bufp3_ca_l"/>
<input name="arbcp2_cpxdp_qsel1_bufp3_ca"/>
<input name="arbcp2_cpxdp_shift_bufp3_cx_l"/>
<input name="arbcp4_cpxdp_grant_bufp3_ca_l"/>
<input name="arbcp4_cpxdp_q0_hold_bufp3_ca"/>
<input name="arbcp4_cpxdp_qsel0_bufp3_ca_l"/>
<input name="arbcp4_cpxdp_qsel1_bufp3_ca"/>
<input name="arbcp4_cpxdp_shift_bufp3_cx_l"/>
<input name="arbcp6_cpxdp_grant_bufp3_ca_l"/>
<input name="arbcp6_cpxdp_q0_hold_bufp3_ca"/>
<input name="arbcp6_cpxdp_qsel0_bufp3_ca_l"/>
<input name="arbcp6_cpxdp_qsel1_bufp3_ca"/>
<input name="arbcp6_cpxdp_shift_bufp3_cx_l"/>
<output name="arbcp0_cpxdp_grant_ca"/>
<output name="arbcp0_cpxdp_q0_hold_ca_l"/>
<output name="arbcp0_cpxdp_qsel0_ca"/>
<output name="arbcp0_cpxdp_qsel1_ca_l"/>
<output name="arbcp0_cpxdp_shift_cx"/>
<output name="arbcp2_cpxdp_grant_ca"/>
<output name="arbcp2_cpxdp_q0_hold_ca_l"/>
<output name="arbcp2_cpxdp_qsel0_ca"/>
<output name="arbcp2_cpxdp_qsel1_ca_l"/>
<output name="arbcp2_cpxdp_shift_cx"/>
<output name="arbcp4_cpxdp_grant_ca"/>
<output name="arbcp4_cpxdp_q0_hold_ca_l"/>
<output name="arbcp4_cpxdp_qsel0_ca"/>
<output name="arbcp4_cpxdp_qsel1_ca_l"/>
<output name="arbcp4_cpxdp_shift_cx"/>
<output name="arbcp6_cpxdp_grant_ca"/>
<output name="arbcp6_cpxdp_q0_hold_ca_l"/>
<output name="arbcp6_cpxdp_qsel0_ca"/>
<output name="arbcp6_cpxdp_qsel1_ca_l"/>
<output name="arbcp6_cpxdp_shift_cx"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="61" nStmts="0" nExprs="0" nInputs="20" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="41" />
</block>
<block name="cpx_buf_pdl_even">
<input name="arbcp0_cpxdp_grant_bufp1_ca_l"/>
<input name="arbcp0_cpxdp_q0_hold_bufp1_ca"/>
<input name="arbcp0_cpxdp_qsel0_bufp1_ca_l"/>
<input name="arbcp0_cpxdp_qsel1_bufp1_ca"/>
<input name="arbcp0_cpxdp_shift_bufp1_cx_l"/>
<input name="arbcp2_cpxdp_grant_bufp1_ca_l"/>
<input name="arbcp2_cpxdp_q0_hold_bufp1_ca"/>
<input name="arbcp2_cpxdp_qsel0_bufp1_ca_l"/>
<input name="arbcp2_cpxdp_qsel1_bufp1_ca"/>
<input name="arbcp2_cpxdp_shift_bufp1_cx_l"/>
<input name="arbcp4_cpxdp_grant_bufp1_ca_l"/>
<input name="arbcp4_cpxdp_q0_hold_bufp1_ca"/>
<input name="arbcp4_cpxdp_qsel0_bufp1_ca_l"/>
<input name="arbcp4_cpxdp_qsel1_bufp1_ca"/>
<input name="arbcp4_cpxdp_shift_bufp1_cx_l"/>
<input name="arbcp6_cpxdp_grant_bufp1_ca_l"/>
<input name="arbcp6_cpxdp_q0_hold_bufp1_ca"/>
<input name="arbcp6_cpxdp_qsel0_bufp1_ca_l"/>
<input name="arbcp6_cpxdp_qsel1_bufp1_ca"/>
<input name="arbcp6_cpxdp_shift_bufp1_cx_l"/>
<output name="arbcp0_cpxdp_grant_ca"/>
<output name="arbcp0_cpxdp_q0_hold_ca_l"/>
<output name="arbcp0_cpxdp_qsel0_ca"/>
<output name="arbcp0_cpxdp_qsel1_ca_l"/>
<output name="arbcp0_cpxdp_shift_cx"/>
<output name="arbcp2_cpxdp_grant_ca"/>
<output name="arbcp2_cpxdp_q0_hold_ca_l"/>
<output name="arbcp2_cpxdp_qsel0_ca"/>
<output name="arbcp2_cpxdp_qsel1_ca_l"/>
<output name="arbcp2_cpxdp_shift_cx"/>
<output name="arbcp4_cpxdp_grant_ca"/>
<output name="arbcp4_cpxdp_q0_hold_ca_l"/>
<output name="arbcp4_cpxdp_qsel0_ca"/>
<output name="arbcp4_cpxdp_qsel1_ca_l"/>
<output name="arbcp4_cpxdp_shift_cx"/>
<output name="arbcp6_cpxdp_grant_ca"/>
<output name="arbcp6_cpxdp_q0_hold_ca_l"/>
<output name="arbcp6_cpxdp_qsel0_ca"/>
<output name="arbcp6_cpxdp_qsel1_ca_l"/>
<output name="arbcp6_cpxdp_shift_cx"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="61" nStmts="0" nExprs="0" nInputs="20" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="41" />
</block>
<block name="cpx_buf_pdr_even">
<input name="arbcp0_cpxdp_grant_bufp3_ca"/>
<input name="arbcp0_cpxdp_q0_hold_bufp3_ca_l"/>
<input name="arbcp0_cpxdp_qsel0_bufp3_ca"/>
<input name="arbcp0_cpxdp_qsel1_bufp3_ca_l"/>
<input name="arbcp0_cpxdp_shift_bufp3_cx"/>
<input name="arbcp2_cpxdp_grant_bufp3_ca"/>
<input name="arbcp2_cpxdp_q0_hold_bufp3_ca_l"/>
<input name="arbcp2_cpxdp_qsel0_bufp3_ca"/>
<input name="arbcp2_cpxdp_qsel1_bufp3_ca_l"/>
<input name="arbcp2_cpxdp_shift_bufp3_cx"/>
<input name="arbcp4_cpxdp_grant_bufp3_ca"/>
<input name="arbcp4_cpxdp_q0_hold_bufp3_ca_l"/>
<input name="arbcp4_cpxdp_qsel0_bufp3_ca"/>
<input name="arbcp4_cpxdp_qsel1_bufp3_ca_l"/>
<input name="arbcp4_cpxdp_shift_bufp3_cx"/>
<input name="arbcp6_cpxdp_grant_bufp3_ca"/>
<input name="arbcp6_cpxdp_q0_hold_bufp3_ca_l"/>
<input name="arbcp6_cpxdp_qsel0_bufp3_ca"/>
<input name="arbcp6_cpxdp_qsel1_bufp3_ca_l"/>
<input name="arbcp6_cpxdp_shift_bufp3_cx"/>
<output name="arbcp0_cpxdp_grant_ca"/>
<output name="arbcp0_cpxdp_q0_hold_ca_l"/>
<output name="arbcp0_cpxdp_qsel0_ca"/>
<output name="arbcp0_cpxdp_qsel1_ca_l"/>
<output name="arbcp0_cpxdp_shift_cx"/>
<output name="arbcp2_cpxdp_grant_ca"/>
<output name="arbcp2_cpxdp_q0_hold_ca_l"/>
<output name="arbcp2_cpxdp_qsel0_ca"/>
<output name="arbcp2_cpxdp_qsel1_ca_l"/>
<output name="arbcp2_cpxdp_shift_cx"/>
<output name="arbcp4_cpxdp_grant_ca"/>
<output name="arbcp4_cpxdp_q0_hold_ca_l"/>
<output name="arbcp4_cpxdp_qsel0_ca"/>
<output name="arbcp4_cpxdp_qsel1_ca_l"/>
<output name="arbcp4_cpxdp_shift_cx"/>
<output name="arbcp6_cpxdp_grant_ca"/>
<output name="arbcp6_cpxdp_q0_hold_ca_l"/>
<output name="arbcp6_cpxdp_qsel0_ca"/>
<output name="arbcp6_cpxdp_qsel1_ca_l"/>
<output name="arbcp6_cpxdp_shift_cx"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="61" nStmts="0" nExprs="0" nInputs="20" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="41" />
</block>
<block name="cpx_buf_pm">
<input name="cpx_scache_grant_ca"/>
<input name="scache_cpx_req_bufpt_cq_l"/>
<input name="scache_cpx_atom_bufpt_cq_l"/>
<output name="cpx_scache_grant_bufpm_ca"/>
<output name="scache_cpx_req_bufpm_cq"/>
<output name="scache_cpx_atom_bufpm_cq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="10" nStmts="0" nExprs="0" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="7" />
</block>
<block name="cpx_buf_pm_even">
<input name="arbcp0_cpxdp_grant_arbbf_ca_l"/>
<input name="arbcp0_cpxdp_q0_hold_arbbf_ca"/>
<input name="arbcp0_cpxdp_qsel0_arbbf_ca_l"/>
<input name="arbcp0_cpxdp_qsel1_arbbf_ca"/>
<input name="arbcp0_cpxdp_shift_arbbf_cx_l"/>
<input name="arbcp2_cpxdp_grant_arbbf_ca_l"/>
<input name="arbcp2_cpxdp_q0_hold_arbbf_ca"/>
<input name="arbcp2_cpxdp_qsel0_arbbf_ca_l"/>
<input name="arbcp2_cpxdp_qsel1_arbbf_ca"/>
<input name="arbcp2_cpxdp_shift_arbbf_cx_l"/>
<input name="arbcp4_cpxdp_grant_arbbf_ca_l"/>
<input name="arbcp4_cpxdp_q0_hold_arbbf_ca"/>
<input name="arbcp4_cpxdp_qsel0_arbbf_ca_l"/>
<input name="arbcp4_cpxdp_qsel1_arbbf_ca"/>
<input name="arbcp4_cpxdp_shift_arbbf_cx_l"/>
<input name="arbcp6_cpxdp_grant_arbbf_ca_l"/>
<input name="arbcp6_cpxdp_q0_hold_arbbf_ca"/>
<input name="arbcp6_cpxdp_qsel0_arbbf_ca_l"/>
<input name="arbcp6_cpxdp_qsel1_arbbf_ca"/>
<input name="arbcp6_cpxdp_shift_arbbf_cx_l"/>
<output name="arbcp0_cpxdp_grant_ca"/>
<output name="arbcp0_cpxdp_q0_hold_ca_l"/>
<output name="arbcp0_cpxdp_qsel0_ca"/>
<output name="arbcp0_cpxdp_qsel1_ca_l"/>
<output name="arbcp0_cpxdp_shift_cx"/>
<output name="arbcp2_cpxdp_grant_ca"/>
<output name="arbcp2_cpxdp_q0_hold_ca_l"/>
<output name="arbcp2_cpxdp_qsel0_ca"/>
<output name="arbcp2_cpxdp_qsel1_ca_l"/>
<output name="arbcp2_cpxdp_shift_cx"/>
<output name="arbcp4_cpxdp_grant_ca"/>
<output name="arbcp4_cpxdp_q0_hold_ca_l"/>
<output name="arbcp4_cpxdp_qsel0_ca"/>
<output name="arbcp4_cpxdp_qsel1_ca_l"/>
<output name="arbcp4_cpxdp_shift_cx"/>
<output name="arbcp6_cpxdp_grant_ca"/>
<output name="arbcp6_cpxdp_q0_hold_ca_l"/>
<output name="arbcp6_cpxdp_qsel0_ca"/>
<output name="arbcp6_cpxdp_qsel1_ca_l"/>
<output name="arbcp6_cpxdp_shift_cx"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="61" nStmts="0" nExprs="0" nInputs="20" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="41" />
</block>
<block name="cpx_buf_pt">
<input name="in0"/>
<input name="in1"/>
<input name="cpx_src_grant_ca"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="out0_l"/>
<output name="out1_l"/>
<output name="cpx_src_grant_cx"/>
<output name="so"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="6" nInputs="6" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="19" />
</block>
<block name="cpx_buf_top">
<input name="arbcp0_cpxdp_grant_arbbf_ca"/>
<input name="arbcp0_cpxdp_q0_hold_arbbf_ca_l"/>
<input name="arbcp0_cpxdp_qsel0_arbbf_ca"/>
<input name="arbcp0_cpxdp_qsel1_arbbf_ca_l"/>
<input name="arbcp0_cpxdp_shift_arbbf_cx"/>
<input name="arbcp1_cpxdp_grant_arbbf_ca"/>
<input name="arbcp1_cpxdp_q0_hold_arbbf_ca_l"/>
<input name="arbcp1_cpxdp_qsel0_arbbf_ca"/>
<input name="arbcp1_cpxdp_qsel1_arbbf_ca_l"/>
<input name="arbcp1_cpxdp_shift_arbbf_cx"/>
<input name="arbcp2_cpxdp_grant_arbbf_ca"/>
<input name="arbcp2_cpxdp_q0_hold_arbbf_ca_l"/>
<input name="arbcp2_cpxdp_qsel0_arbbf_ca"/>
<input name="arbcp2_cpxdp_qsel1_arbbf_ca_l"/>
<input name="arbcp2_cpxdp_shift_arbbf_cx"/>
<input name="arbcp3_cpxdp_grant_arbbf_ca"/>
<input name="arbcp3_cpxdp_q0_hold_arbbf_ca_l"/>
<input name="arbcp3_cpxdp_qsel0_arbbf_ca"/>
<input name="arbcp3_cpxdp_qsel1_arbbf_ca_l"/>
<input name="arbcp3_cpxdp_shift_arbbf_cx"/>
<input name="arbcp4_cpxdp_grant_arbbf_ca"/>
<input name="arbcp4_cpxdp_q0_hold_arbbf_ca_l"/>
<input name="arbcp4_cpxdp_qsel0_arbbf_ca"/>
<input name="arbcp4_cpxdp_qsel1_arbbf_ca_l"/>
<input name="arbcp4_cpxdp_shift_arbbf_cx"/>
<input name="arbcp5_cpxdp_grant_arbbf_ca"/>
<input name="arbcp5_cpxdp_q0_hold_arbbf_ca_l"/>
<input name="arbcp5_cpxdp_qsel0_arbbf_ca"/>
<input name="arbcp5_cpxdp_qsel1_arbbf_ca_l"/>
<input name="arbcp5_cpxdp_shift_arbbf_cx"/>
<input name="arbcp6_cpxdp_grant_arbbf_ca"/>
<input name="arbcp6_cpxdp_q0_hold_arbbf_ca_l"/>
<input name="arbcp6_cpxdp_qsel0_arbbf_ca"/>
<input name="arbcp6_cpxdp_qsel1_arbbf_ca_l"/>
<input name="arbcp6_cpxdp_shift_arbbf_cx"/>
<input name="arbcp7_cpxdp_grant_arbbf_ca"/>
<input name="arbcp7_cpxdp_q0_hold_arbbf_ca_l"/>
<input name="arbcp7_cpxdp_qsel0_arbbf_ca"/>
<input name="arbcp7_cpxdp_qsel1_arbbf_ca_l"/>
<input name="arbcp7_cpxdp_shift_arbbf_cx"/>
<input name="cpx_io_grant_ca"/>
<input name="cpx_scache0_grant_ca"/>
<input name="cpx_scache1_grant_ca"/>
<input name="cpx_scache2_grant_ca"/>
<input name="cpx_scache3_grant_ca"/>
<input name="cpx_spc0_data_cx_l"/>
<input name="cpx_spc0_data_rdy_cx"/>
<input name="cpx_spc1_data_cx_l"/>
<input name="cpx_spc1_data_rdy_cx"/>
<input name="cpx_spc2_data_cx_l"/>
<input name="cpx_spc2_data_rdy_cx"/>
<input name="cpx_spc3_data_cx_l"/>
<input name="cpx_spc3_data_rdy_cx"/>
<input name="cpx_spc4_data_cx_l"/>
<input name="cpx_spc4_data_rdy_cx"/>
<input name="cpx_spc5_data_cx_l"/>
<input name="cpx_spc5_data_rdy_cx"/>
<input name="cpx_spc6_data_cx_l"/>
<input name="cpx_spc6_data_rdy_cx"/>
<input name="cpx_spc7_data_cx_l"/>
<input name="cpx_spc7_data_rdy_cx"/>
<input name="fp_cpx_data_ca"/>
<input name="fp_cpx_req_cq"/>
<input name="io_cpx_data_ca"/>
<input name="io_cpx_req_cq"/>
<input name="pcx_scache2_dat_px2_so_1"/>
<input name="rclk"/>
<input name="scache0_cpx_atom_cq"/>
<input name="scache0_cpx_req_cq"/>
<input name="scache1_cpx_atom_cq"/>
<input name="scache1_cpx_req_cq"/>
<input name="scache2_cpx_atom_cq"/>
<input name="scache2_cpx_req_cq"/>
<input name="scache3_cpx_atom_cq"/>
<input name="scache3_cpx_req_cq"/>
<input name="sctag0_cpx_data_ca"/>
<input name="sctag1_cpx_data_ca"/>
<input name="sctag2_cpx_data_ca"/>
<input name="sctag3_cpx_data_ca"/>
<input name="se_buf0_middle"/>
<input name="se_buf2_bottom"/>
<input name="se_buf2_top"/>
<input name="se_buf3_top"/>
<input name="se_buf4_bottom"/>
<input name="se_buf4_top"/>
<input name="si_1"/>
<output name="arbcp0_cpxdp_grant_ca"/>
<output name="arbcp0_cpxdp_q0_hold_ca_l"/>
<output name="arbcp0_cpxdp_qsel0_ca"/>
<output name="arbcp0_cpxdp_qsel1_ca_l"/>
<output name="arbcp0_cpxdp_shift_cx"/>
<output name="arbcp1_cpxdp_grant_ca"/>
<output name="arbcp1_cpxdp_q0_hold_ca_l"/>
<output name="arbcp1_cpxdp_qsel0_ca"/>
<output name="arbcp1_cpxdp_qsel1_ca_l"/>
<output name="arbcp1_cpxdp_shift_cx"/>
<output name="arbcp2_cpxdp_grant_ca"/>
<output name="arbcp2_cpxdp_q0_hold_ca_l"/>
<output name="arbcp2_cpxdp_qsel0_ca"/>
<output name="arbcp2_cpxdp_qsel1_ca_l"/>
<output name="arbcp2_cpxdp_shift_cx"/>
<output name="arbcp3_cpxdp_grant_ca"/>
<output name="arbcp3_cpxdp_q0_hold_ca_l"/>
<output name="arbcp3_cpxdp_qsel0_ca"/>
<output name="arbcp3_cpxdp_qsel1_ca_l"/>
<output name="arbcp3_cpxdp_shift_cx"/>
<output name="arbcp4_cpxdp_grant_ca"/>
<output name="arbcp4_cpxdp_q0_hold_ca_l"/>
<output name="arbcp4_cpxdp_qsel0_ca"/>
<output name="arbcp4_cpxdp_qsel1_ca_l"/>
<output name="arbcp4_cpxdp_shift_cx"/>
<output name="arbcp5_cpxdp_grant_ca"/>
<output name="arbcp5_cpxdp_q0_hold_ca_l"/>
<output name="arbcp5_cpxdp_qsel0_ca"/>
<output name="arbcp5_cpxdp_qsel1_ca_l"/>
<output name="arbcp5_cpxdp_shift_cx"/>
<output name="arbcp6_cpxdp_grant_ca"/>
<output name="arbcp6_cpxdp_q0_hold_ca_l"/>
<output name="arbcp6_cpxdp_qsel0_ca"/>
<output name="arbcp6_cpxdp_qsel1_ca_l"/>
<output name="arbcp6_cpxdp_shift_cx"/>
<output name="arbcp7_cpxdp_grant_ca"/>
<output name="arbcp7_cpxdp_q0_hold_ca_l"/>
<output name="arbcp7_cpxdp_qsel0_ca"/>
<output name="arbcp7_cpxdp_qsel1_ca_l"/>
<output name="arbcp7_cpxdp_shift_cx"/>
<output name="cpx_buf_top_pt0_so_1"/>
<output name="cpx_io_grant_cx2"/>
<output name="cpx_scache0_grant_cx"/>
<output name="cpx_scache1_grant_cx"/>
<output name="cpx_scache2_grant_cx"/>
<output name="cpx_scache3_grant_cx"/>
<output name="cpx_spc0_data_cx2"/>
<output name="cpx_spc0_data_rdy_cx2"/>
<output name="cpx_spc1_data_cx2"/>
<output name="cpx_spc1_data_rdy_cx2"/>
<output name="cpx_spc2_data_cx2"/>
<output name="cpx_spc2_data_rdy_cx2"/>
<output name="cpx_spc3_data_cx2"/>
<output name="cpx_spc3_data_rdy_cx2"/>
<output name="cpx_spc4_data_cx2"/>
<output name="cpx_spc4_data_rdy_cx2"/>
<output name="cpx_spc5_data_cx2"/>
<output name="cpx_spc5_data_rdy_cx2"/>
<output name="cpx_spc6_data_cx2"/>
<output name="cpx_spc6_data_rdy_cx2"/>
<output name="cpx_spc7_data_cx2"/>
<output name="cpx_spc7_data_rdy_cx2"/>
<output name="fp_cpx_data_buf_ca"/>
<output name="fp_cpx_req_bufp1_cq"/>
<output name="io_cpx_data_buf1_ca2"/>
<output name="io_cpx_req_buf1_io_cq"/>
<output name="io_cpx_req_bufp3_cq"/>
<output name="pt1_so_1"/>
<output name="scache0_cpx_atom_bufp1_cq"/>
<output name="scache0_cpx_req_bufp1_cq"/>
<output name="scache1_cpx_atom_bufpm_cq"/>
<output name="scache1_cpx_req_bufpm_cq"/>
<output name="scache2_cpx_atom_bufpm_cq"/>
<output name="scache2_cpx_req_bufpm_cq"/>
<output name="scache3_cpx_atom_bufp3_cq"/>
<output name="scache3_cpx_req_bufp3_cq"/>
<output name="sctag0_cpx_data_buf_ca"/>
<output name="sctag1_cpx_data_buf_ca"/>
<output name="sctag2_cpx_data_buf_ca"/>
<output name="sctag3_cpx_data_buf_ca"/>
<instance name="cpx_buf_pm"/>
<instance name="cpx_buf_pm"/>
<instance name="cpx_buf_pm_even"/>
<instance name="cpx_buf_pm_even"/>
<instance name="cpx_buf_pm_even"/>
<instance name="cpx_buf_pm_even"/>
<instance name="cpx_buf_pt"/>
<instance name="cpx_buf_pt"/>
<instance name="cpx_buf_pt"/>
<instance name="cpx_buf_pt"/>
<instance name="cpx_buf_pt"/>
<instance name="cpx_buf_pt"/>
<instance name="cpx_buf_p0"/>
<instance name="cpx_buf_p0_even"/>
<instance name="cpx_buf_p0_even"/>
<instance name="cpx_buf_p1"/>
<instance name="cpx_fpbuf_p0"/>
<instance name="cpx_fpbuf_p1"/>
<instance name="cpx_buf_pdl_even"/>
<instance name="cpx_buf_pdl_even"/>
<instance name="cpx_buf_p3"/>
<instance name="cpx_buf_pdr_even"/>
<instance name="cpx_buf_pdr_even"/>
<instance name="cpx_buf_p4"/>
<instance name="cpx_buf_p4_even"/>
<instance name="cpx_buf_p4_even"/>
<instance name="cpx_datacx2_ff"/>
<instance name="cpx_datacx2_ff"/>
<instance name="cpx_datacx2_ff"/>
<instance name="cpx_datacx2_ff"/>
<instance name="cpx_datacx2_ff"/>
<instance name="cpx_datacx2_ff"/>
<instance name="cpx_datacx2_ff"/>
<instance name="cpx_datacx2_ff"/>
<instance name="io_cpx_reqdata_ff"/>
<instance name="cpx_io_grant_ff"/>
<instance name="cpx_databuf_ca"/>
<instance name="cpx_databuf_ca2"/>
<instance name="cpx_databuf_ca"/>
<instance name="cpx_databuf_ca"/>
<instance name="cpx_databuf_ca"/>
<instance name="cpx_databuf_ca"/>
<instance name="cpx_databuf_ca"/>
<instance name="cpx_buf_io"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2400" nStmts="0" nExprs="1093" nInputs="86" nOutputs="80" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="1307" />
</block>
<block name="cpx_databuf_ca">
<input name="sctag_cpx_data_pa"/>
<output name="sctag_cpx_data_buf_pa"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="cpx_databuf_ca2">
<input name="sctag_cpx_data_pa"/>
<output name="sctag_cpx_data_buf_pa"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="cpx_datacx2_ff">
<input name="cpx_spc_data_cx_l"/>
<input name="cpx_spc_data_rdy_cx"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="cpx_spc_data_cx2"/>
<output name="cpx_spc_data_rdy_cx2"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="5" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="25" />
</block>
<block name="cpx_dp0">
<input name="arbcp0_cpxdp_grant_ca"/>
<input name="arbcp0_cpxdp_q0_hold_ca"/>
<input name="arbcp0_cpxdp_qsel0_ca"/>
<input name="arbcp0_cpxdp_qsel1_ca"/>
<input name="arbcp0_cpxdp_shift_cx"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<input name="scache0_cpx_data_ca"/>
<input name="scache1_cpx_data_ca"/>
<input name="scache2_cpx_data_ca"/>
<input name="scache3_cpx_data_ca"/>
<input name="io_cpx_data_ca"/>
<input name="fp_cpx_data_ca"/>
<output name="scan_out"/>
<output name="cpx_spc0_data_cx_l"/>
<instance name="cpx_dp_macc_r"/>
<instance name="cpx_dp_macb_l"/>
<instance name="cpx_dp_macb_l"/>
<instance name="cpx_dp_macb_l"/>
<instance name="cpx_dp_macb_l"/>
<instance name="cpx_dp_maca_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="179" nStmts="0" nExprs="77" nInputs="14" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="101" />
</block>
<block name="cpx_dp2">
<input name="arbcp2_cpxdp_grant_ca"/>
<input name="arbcp2_cpxdp_q0_hold_ca"/>
<input name="arbcp2_cpxdp_qsel0_ca"/>
<input name="arbcp2_cpxdp_qsel1_ca"/>
<input name="arbcp2_cpxdp_shift_cx"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<input name="scache0_cpx_data_ca"/>
<input name="scache1_cpx_data_ca"/>
<input name="scache2_cpx_data_ca"/>
<input name="scache3_cpx_data_ca"/>
<input name="io_cpx_data_ca"/>
<input name="fp_cpx_data_ca"/>
<output name="scan_out"/>
<output name="cpx_spc2_data_cx_l"/>
<instance name="cpx_dp_maca_r"/>
<instance name="cpx_dp_macc_r"/>
<instance name="cpx_dp_macb_l"/>
<instance name="cpx_dp_macb_l"/>
<instance name="cpx_dp_macb_l"/>
<instance name="cpx_dp_maca_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="178" nStmts="0" nExprs="76" nInputs="14" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="100" />
</block>
<block name="cpx_dp4">
<input name="arbcp4_cpxdp_grant_ca"/>
<input name="arbcp4_cpxdp_q0_hold_ca"/>
<input name="arbcp4_cpxdp_qsel0_ca"/>
<input name="arbcp4_cpxdp_qsel1_ca"/>
<input name="arbcp4_cpxdp_shift_cx"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<input name="scache0_cpx_data_ca"/>
<input name="scache1_cpx_data_ca"/>
<input name="scache2_cpx_data_ca"/>
<input name="scache3_cpx_data_ca"/>
<input name="io_cpx_data_ca"/>
<input name="fp_cpx_data_ca"/>
<output name="scan_out"/>
<output name="cpx_spc4_data_cx_l"/>
<instance name="cpx_dp_maca_r"/>
<instance name="cpx_dp_macb_r"/>
<instance name="cpx_dp_macb_r"/>
<instance name="cpx_dp_macb_r"/>
<instance name="cpx_dp_macc_l"/>
<instance name="cpx_dp_maca_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="176" nStmts="0" nExprs="76" nInputs="14" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="100" />
</block>
<block name="cpx_dp6">
<input name="arbcp6_cpxdp_grant_ca"/>
<input name="arbcp6_cpxdp_q0_hold_ca"/>
<input name="arbcp6_cpxdp_qsel0_ca"/>
<input name="arbcp6_cpxdp_qsel1_ca"/>
<input name="arbcp6_cpxdp_shift_cx"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<input name="scache0_cpx_data_ca"/>
<input name="scache1_cpx_data_ca"/>
<input name="scache2_cpx_data_ca"/>
<input name="scache3_cpx_data_ca"/>
<input name="io_cpx_data_ca"/>
<input name="fp_cpx_data_ca"/>
<output name="scan_out"/>
<output name="cpx_spc6_data_cx_l"/>
<instance name="cpx_dp_maca_r"/>
<instance name="cpx_dp_macb_r"/>
<instance name="cpx_dp_macb_r"/>
<instance name="cpx_dp_macb_r"/>
<instance name="cpx_dp_macb_r"/>
<instance name="cpx_dp_macc_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="179" nStmts="0" nExprs="77" nInputs="14" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="101" />
</block>
<block name="cpx_dp_array">
<input name="arbcp0_cpxdp_grant_ca"/>
<input name="arbcp0_cpxdp_q0_hold_ca"/>
<input name="arbcp0_cpxdp_qsel0_ca"/>
<input name="arbcp0_cpxdp_qsel1_ca"/>
<input name="arbcp0_cpxdp_shift_cx"/>
<input name="arbcp1_cpxdp_grant_ca"/>
<input name="arbcp1_cpxdp_q0_hold_ca"/>
<input name="arbcp1_cpxdp_qsel0_ca"/>
<input name="arbcp1_cpxdp_qsel1_ca"/>
<input name="arbcp1_cpxdp_shift_cx"/>
<input name="arbcp2_cpxdp_grant_ca"/>
<input name="arbcp2_cpxdp_q0_hold_ca"/>
<input name="arbcp2_cpxdp_qsel0_ca"/>
<input name="arbcp2_cpxdp_qsel1_ca"/>
<input name="arbcp2_cpxdp_shift_cx"/>
<input name="arbcp3_cpxdp_grant_ca"/>
<input name="arbcp3_cpxdp_q0_hold_ca"/>
<input name="arbcp3_cpxdp_qsel0_ca"/>
<input name="arbcp3_cpxdp_qsel1_ca"/>
<input name="arbcp3_cpxdp_shift_cx"/>
<input name="arbcp4_cpxdp_grant_ca"/>
<input name="arbcp4_cpxdp_q0_hold_ca"/>
<input name="arbcp4_cpxdp_qsel0_ca"/>
<input name="arbcp4_cpxdp_qsel1_ca"/>
<input name="arbcp4_cpxdp_shift_cx"/>
<input name="arbcp5_cpxdp_grant_ca"/>
<input name="arbcp5_cpxdp_q0_hold_ca"/>
<input name="arbcp5_cpxdp_qsel0_ca"/>
<input name="arbcp5_cpxdp_qsel1_ca"/>
<input name="arbcp5_cpxdp_shift_cx"/>
<input name="arbcp6_cpxdp_grant_ca"/>
<input name="arbcp6_cpxdp_q0_hold_ca"/>
<input name="arbcp6_cpxdp_qsel0_ca"/>
<input name="arbcp6_cpxdp_qsel1_ca"/>
<input name="arbcp6_cpxdp_shift_cx"/>
<input name="arbcp7_cpxdp_grant_ca"/>
<input name="arbcp7_cpxdp_q0_hold_ca"/>
<input name="arbcp7_cpxdp_qsel0_ca"/>
<input name="arbcp7_cpxdp_qsel1_ca"/>
<input name="arbcp7_cpxdp_shift_cx"/>
<input name="fp_cpx_data_ca"/>
<input name="io_cpx_data_ca"/>
<input name="rclk"/>
<input name="scache0_cpx_data_ca"/>
<input name="scache1_cpx_data_ca"/>
<input name="scache2_cpx_data_ca"/>
<input name="scache3_cpx_data_ca"/>
<input name="se_buf1_bottom"/>
<input name="se_buf1_top"/>
<input name="si_0"/>
<input name="si_1"/>
<output name="cpx_dp_half_array_even_so_1"/>
<output name="cpx_dp_half_array_odd_so_0"/>
<output name="cpx_spc0_data_cx_l"/>
<output name="cpx_spc1_data_cx_l"/>
<output name="cpx_spc2_data_cx_l"/>
<output name="cpx_spc3_data_cx_l"/>
<output name="cpx_spc4_data_cx_l"/>
<output name="cpx_spc5_data_cx_l"/>
<output name="cpx_spc6_data_cx_l"/>
<output name="cpx_spc7_data_cx_l"/>
<instance name="cpx_dp_halfarray"/>
<instance name="cpx_dp_halfarray"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="200" nStmts="0" nExprs="68" nInputs="51" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="132" />
</block>
<block name="cpx_dp_halfarray">
<input name="arbcp0_cpxdp_grant_ca"/>
<input name="arbcp0_cpxdp_q0_hold_ca"/>
<input name="arbcp0_cpxdp_qsel0_ca"/>
<input name="arbcp0_cpxdp_qsel1_ca"/>
<input name="arbcp0_cpxdp_shift_cx"/>
<input name="arbcp2_cpxdp_grant_ca"/>
<input name="arbcp2_cpxdp_q0_hold_ca"/>
<input name="arbcp2_cpxdp_qsel0_ca"/>
<input name="arbcp2_cpxdp_qsel1_ca"/>
<input name="arbcp2_cpxdp_shift_cx"/>
<input name="arbcp4_cpxdp_grant_ca"/>
<input name="arbcp4_cpxdp_q0_hold_ca"/>
<input name="arbcp4_cpxdp_qsel0_ca"/>
<input name="arbcp4_cpxdp_qsel1_ca"/>
<input name="arbcp4_cpxdp_shift_cx"/>
<input name="arbcp6_cpxdp_grant_ca"/>
<input name="arbcp6_cpxdp_q0_hold_ca"/>
<input name="arbcp6_cpxdp_qsel0_ca"/>
<input name="arbcp6_cpxdp_qsel1_ca"/>
<input name="arbcp6_cpxdp_shift_cx"/>
<input name="fp_cpx_data_ca"/>
<input name="io_cpx_data_ca"/>
<input name="rclk"/>
<input name="scache0_cpx_data_ca"/>
<input name="scache1_cpx_data_ca"/>
<input name="scache2_cpx_data_ca"/>
<input name="scache3_cpx_data_ca"/>
<input name="shiftenable"/>
<input name="scan_in"/>
<output name="cpx_spc0_data_cx_l"/>
<output name="cpx_spc2_data_cx_l"/>
<output name="cpx_spc4_data_cx_l"/>
<output name="cpx_spc6_data_cx_l"/>
<output name="scan_out"/>
<instance name="cpx_dp0"/>
<instance name="cpx_dp2"/>
<instance name="cpx_dp4"/>
<instance name="cpx_dp6"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="159" nStmts="0" nExprs="56" nInputs="29" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="103" />
</block>
<block name="cpx_dp_maca_l">
<input name="arb_cpxdp_qsel1_ca"/>
<input name="arb_cpxdp_qsel0_ca"/>
<input name="arb_cpxdp_grant_ca"/>
<input name="arb_cpxdp_shift_cx"/>
<input name="arb_cpxdp_q0_hold_ca"/>
<input name="src_cpx_data_ca"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<output name="data_out_cx_l"/>
<output name="scan_out"/>
<output name="shiftenable_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="75" nStmts="0" nExprs="24" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="47" />
</block>
<block name="cpx_dp_maca_r">
<input name="arb_cpxdp_qsel1_ca"/>
<input name="arb_cpxdp_qsel0_ca"/>
<input name="arb_cpxdp_grant_ca"/>
<input name="arb_cpxdp_shift_cx"/>
<input name="arb_cpxdp_q0_hold_ca"/>
<input name="src_cpx_data_ca"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<output name="data_out_cx_l"/>
<output name="scan_out"/>
<output name="shiftenable_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="75" nStmts="0" nExprs="24" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="47" />
</block>
<block name="cpx_dp_macb_l">
<input name="arb_cpxdp_qsel1_ca"/>
<input name="arb_cpxdp_qsel0_ca"/>
<input name="arb_cpxdp_grant_ca"/>
<input name="arb_cpxdp_shift_cx"/>
<input name="arb_cpxdp_q0_hold_ca"/>
<input name="src_cpx_data_ca"/>
<input name="data_prev_cx_l"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<output name="data_out_cx_l"/>
<output name="scan_out"/>
<output name="shiftenable_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="77" nStmts="0" nExprs="24" nInputs="10" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="48" />
</block>
<block name="cpx_dp_macb_r">
<input name="arb_cpxdp_qsel1_ca"/>
<input name="arb_cpxdp_qsel0_ca"/>
<input name="arb_cpxdp_grant_ca"/>
<input name="arb_cpxdp_shift_cx"/>
<input name="arb_cpxdp_q0_hold_ca"/>
<input name="src_cpx_data_ca"/>
<input name="data_prev_cx_l"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<output name="data_out_cx_l"/>
<output name="scan_out"/>
<output name="shiftenable_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="77" nStmts="0" nExprs="24" nInputs="10" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="48" />
</block>
<block name="cpx_dp_macc_l">
<input name="arb_cpxdp_qsel1_ca"/>
<input name="arb_cpxdp_qsel0_ca"/>
<input name="arb_cpxdp_grant_ca"/>
<input name="arb_cpxdp_shift_cx"/>
<input name="arb_cpxdp_q0_hold_ca"/>
<input name="src_cpx_data_ca"/>
<input name="data_crit_cx_l"/>
<input name="data_ncrit_cx_l"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<output name="data_out_cx_l"/>
<output name="scan_out"/>
<output name="shiftenable_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="78" nStmts="0" nExprs="24" nInputs="11" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="49" />
</block>
<block name="cpx_dp_macc_r">
<input name="arb_cpxdp_qsel1_ca"/>
<input name="arb_cpxdp_qsel0_ca"/>
<input name="arb_cpxdp_grant_ca"/>
<input name="arb_cpxdp_shift_cx"/>
<input name="arb_cpxdp_q0_hold_ca"/>
<input name="src_cpx_data_ca"/>
<input name="data_crit_cx_l"/>
<input name="data_ncrit_cx_l"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<output name="data_out_cx_l"/>
<output name="scan_out"/>
<output name="shiftenable_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="78" nStmts="0" nExprs="24" nInputs="11" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="49" />
</block>
<block name="cpx_fpbuf_p0">
<input name="fp_cpx_req_bufpt_cq_l"/>
<output name="fp_cpx_req_bufp0_cq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="cpx_fpbuf_p1">
<input name="fp_cpx_req_bufp0_cq"/>
<input name="arbcp0_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp0_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp0_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp0_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp0_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp1_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp1_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp1_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp1_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp1_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp2_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp2_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp2_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp2_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp2_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp3_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp3_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp3_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp3_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp3_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp4_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp4_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp4_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp4_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp4_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp5_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp5_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp5_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp5_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp5_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp6_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp6_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp6_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp6_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp6_cpxdp_shift_arbbf_cx_1"/>
<input name="arbcp7_cpxdp_grant_arbbf_ca_1"/>
<input name="arbcp7_cpxdp_q0_hold_arbbf_ca_l_1"/>
<input name="arbcp7_cpxdp_qsel0_arbbf_ca_1"/>
<input name="arbcp7_cpxdp_qsel1_arbbf_ca_l_1"/>
<input name="arbcp7_cpxdp_shift_arbbf_cx_1"/>
<output name="fp_cpx_req_bufp1_cq"/>
<output name="arbcp0_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp0_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp0_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp0_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp0_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp1_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp1_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp1_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp1_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp1_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp2_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp2_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp2_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp2_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp2_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp3_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp3_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp3_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp3_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp3_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp4_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp4_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp4_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp4_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp4_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp5_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp5_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp5_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp5_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp5_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp6_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp6_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp6_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp6_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp6_cpxdp_shift_bufp1_cx_l_1"/>
<output name="arbcp7_cpxdp_grant_bufp1_ca_l_1"/>
<output name="arbcp7_cpxdp_q0_hold_bufp1_ca_1"/>
<output name="arbcp7_cpxdp_qsel0_bufp1_ca_l_1"/>
<output name="arbcp7_cpxdp_qsel1_bufp1_ca_1"/>
<output name="arbcp7_cpxdp_shift_bufp1_cx_l_1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="124" nStmts="0" nExprs="0" nInputs="41" nOutputs="41" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="41" nOther="83" />
</block>
<block name="cpx_io_grant_ff">
<input name="cpx_io_grant_cx"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="cpx_io_grant_cx2"/>
<output name="so"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="21" nStmts="0" nExprs="6" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="15" />
</block>
<block name="io_cpx_reqdata_ff">
<input name="io_cpx_data_ca"/>
<input name="io_cpx_req_cq"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="se"/>
<output name="io_cpx_data_ca2"/>
<output name="io_cpx_req_cq2"/>
<output name="scan_out"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="37" nStmts="0" nExprs="12" nInputs="5" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="25" />
</block>
<block name="pcx">
<input name="spc0_pcx_data_pa"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc6_pcx_data_pa"/>
<input name="spc7_pcx_data_pa"/>
<input name="adbginit_l_buf1_middle"/>
<input name="adbginit_l_buf2_middle"/>
<input name="ccx_clk_hdr_so_1"/>
<input name="cmp_arst_l"/>
<input name="cpx_buf_top_pt0_so_1"/>
<input name="io_pcx_stall_pq"/>
<input name="pt1_so_1"/>
<input name="rclk"/>
<input name="rst_l_buf1_middle"/>
<input name="rst_l_buf2_middle"/>
<input name="sctag0_pcx_stall_pq"/>
<input name="sctag1_pcx_stall_pq"/>
<input name="sctag2_pcx_stall_pq"/>
<input name="sctag3_pcx_stall_pq"/>
<input name="se_buf0_middle"/>
<input name="se_buf1_bottom"/>
<input name="se_buf1_middle"/>
<input name="se_buf1_top"/>
<input name="se_buf2_bottom"/>
<input name="se_buf2_middle"/>
<input name="se_buf2_top"/>
<input name="se_buf3_bottom"/>
<input name="se_buf3_middle"/>
<input name="se_buf3_top"/>
<input name="se_buf4_bottom"/>
<input name="se_buf4_top"/>
<input name="se_buf5_bottom"/>
<input name="se_buf5_top"/>
<input name="si_0"/>
<input name="si_1"/>
<input name="spc0_pcx_atom_pq"/>
<input name="spc0_pcx_req_pq"/>
<input name="spc1_pcx_atom_pq"/>
<input name="spc1_pcx_req_pq"/>
<input name="spc2_pcx_atom_pq"/>
<input name="spc2_pcx_req_pq"/>
<input name="spc3_pcx_atom_pq"/>
<input name="spc3_pcx_req_pq"/>
<input name="spc4_pcx_atom_pq"/>
<input name="spc4_pcx_req_pq"/>
<input name="spc5_pcx_atom_pq"/>
<input name="spc5_pcx_req_pq"/>
<input name="spc6_pcx_atom_pq"/>
<input name="spc6_pcx_req_pq"/>
<input name="spc7_pcx_atom_pq"/>
<input name="spc7_pcx_req_pq"/>
<output name="arst_l_buf_fpio_inff"/>
<output name="pcx_buf_top_pt0_so_0"/>
<output name="pcx_fpio_data_px2"/>
<output name="pcx_fpio_data_rdy_px2"/>
<output name="pcx_io_data_px2"/>
<output name="pcx_io_data_rdy_px2"/>
<output name="pcx_iodata_px2_so_1"/>
<output name="pcx_scache0_dat_px2_so_1"/>
<output name="pcx_scache1_dat_px2_so_1"/>
<output name="pcx_scache2_dat_px2_so_1"/>
<output name="pcx_sctag0_atm_px1"/>
<output name="pcx_sctag0_data_px2"/>
<output name="pcx_sctag0_data_rdy_px1"/>
<output name="pcx_sctag1_atm_px1"/>
<output name="pcx_sctag1_data_px2"/>
<output name="pcx_sctag1_data_rdy_px1"/>
<output name="pcx_sctag2_atm_px1"/>
<output name="pcx_sctag2_data_px2"/>
<output name="pcx_sctag2_data_rdy_px1"/>
<output name="pcx_sctag3_atm_px1"/>
<output name="pcx_sctag3_data_px2"/>
<output name="pcx_sctag3_data_rdy_px1"/>
<output name="pcx_spc0_grant_px"/>
<output name="pcx_spc1_grant_px"/>
<output name="pcx_spc2_grant_px"/>
<output name="pcx_spc3_grant_px"/>
<output name="pcx_spc4_grant_px"/>
<output name="pcx_spc5_grant_px"/>
<output name="pcx_spc6_grant_px"/>
<output name="pcx_spc7_grant_px"/>
<instance name="pcx_dp_array"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="pcx_buf_top"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="925" nStmts="0" nExprs="416" nInputs="54" nOutputs="30" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="509" />
</block>
<block name="pcx_buf_fpio">
<input name="pcx_fpio_data_ff_px"/>
<input name="pcx_fpio_data_rdy_arb_px"/>
<output name="pcx_fpio_data_px"/>
<output name="pcx_fpio_data_rdy_px"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="7" nStmts="0" nExprs="0" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="5" />
</block>
<block name="pcx_buf_p0">
<input name="spc0_pcx_req_bufpt_pq_l"/>
<input name="spc0_pcx_atom_bufpt_pq_l"/>
<input name="spc1_pcx_req_bufpt_pq_l"/>
<input name="spc1_pcx_atom_bufpt_pq_l"/>
<input name="pcx_spc0_grant_bufp1_pa_l"/>
<output name="pcx_spc0_grant_bufp0_pa"/>
<output name="spc0_pcx_req_bufp0_pq"/>
<output name="spc0_pcx_atom_bufp0_pq"/>
<output name="spc1_pcx_req_bufp0_pq"/>
<output name="spc1_pcx_atom_bufp0_pq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="16" nStmts="0" nExprs="0" nInputs="5" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="11" />
</block>
<block name="pcx_buf_p0_even">
<input name="arbpc0_pcxdp_grant_bufp1_pa_l"/>
<input name="arbpc0_pcxdp_q0_hold_bufp1_pa"/>
<input name="arbpc0_pcxdp_qsel0_bufp1_pa_l"/>
<input name="arbpc0_pcxdp_qsel1_bufp1_pa"/>
<input name="arbpc0_pcxdp_shift_bufp1_px_l"/>
<input name="arbpc2_pcxdp_grant_bufp1_pa_l"/>
<input name="arbpc2_pcxdp_q0_hold_bufp1_pa"/>
<input name="arbpc2_pcxdp_qsel0_bufp1_pa_l"/>
<input name="arbpc2_pcxdp_qsel1_bufp1_pa"/>
<input name="arbpc2_pcxdp_shift_bufp1_px_l"/>
<input name="scache0_pcx_stall_pq"/>
<output name="arbpc0_pcxdp_grant_pa"/>
<output name="arbpc0_pcxdp_q0_hold_pa_l"/>
<output name="arbpc0_pcxdp_qsel0_pa"/>
<output name="arbpc0_pcxdp_qsel1_pa_l"/>
<output name="arbpc0_pcxdp_shift_px"/>
<output name="arbpc2_pcxdp_grant_pa"/>
<output name="arbpc2_pcxdp_q0_hold_pa_l"/>
<output name="arbpc2_pcxdp_qsel0_pa"/>
<output name="arbpc2_pcxdp_qsel1_pa_l"/>
<output name="arbpc2_pcxdp_shift_px"/>
<output name="scache0_pcx_stall_bufp0even_pq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="34" nStmts="0" nExprs="0" nInputs="11" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="11" nOther="23" />
</block>
<block name="pcx_buf_p0_odd">
<input name="arbpc1_pcxdp_grant_bufp1_pa_l"/>
<input name="arbpc1_pcxdp_q0_hold_bufp1_pa"/>
<input name="arbpc1_pcxdp_qsel0_bufp1_pa_l"/>
<input name="arbpc1_pcxdp_qsel1_bufp1_pa"/>
<input name="arbpc1_pcxdp_shift_bufp1_px_l"/>
<input name="arbpc3_pcxdp_grant_bufp1_pa_l"/>
<input name="arbpc3_pcxdp_q0_hold_bufp1_pa"/>
<input name="arbpc3_pcxdp_qsel0_bufp1_pa_l"/>
<input name="arbpc3_pcxdp_qsel1_bufp1_pa"/>
<input name="arbpc3_pcxdp_shift_bufp1_px_l"/>
<input name="arbpc4_pcxdp_grant_bufp1_pa_l"/>
<input name="arbpc4_pcxdp_q0_hold_bufp1_pa"/>
<input name="arbpc4_pcxdp_qsel0_bufp1_pa_l"/>
<input name="arbpc4_pcxdp_qsel1_bufp1_pa"/>
<input name="arbpc4_pcxdp_shift_bufp1_px_l"/>
<input name="sctag1_pcx_stall_pq"/>
<output name="arbpc1_pcxdp_grant_pa"/>
<output name="arbpc1_pcxdp_q0_hold_pa_l"/>
<output name="arbpc1_pcxdp_qsel0_pa"/>
<output name="arbpc1_pcxdp_qsel1_pa_l"/>
<output name="arbpc1_pcxdp_shift_px"/>
<output name="arbpc3_pcxdp_grant_pa"/>
<output name="arbpc3_pcxdp_q0_hold_pa_l"/>
<output name="arbpc3_pcxdp_qsel0_pa"/>
<output name="arbpc3_pcxdp_qsel1_pa_l"/>
<output name="arbpc3_pcxdp_shift_px"/>
<output name="arbpc4_pcxdp_grant_pa"/>
<output name="arbpc4_pcxdp_q0_hold_pa_l"/>
<output name="arbpc4_pcxdp_qsel0_pa"/>
<output name="arbpc4_pcxdp_qsel1_pa_l"/>
<output name="arbpc4_pcxdp_shift_px"/>
<output name="sctag1_pcx_stall_bufp0odd_pq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="49" nStmts="0" nExprs="0" nInputs="16" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="33" />
</block>
<block name="pcx_buf_p1">
<input name="scache0_pcx_stall_bufp0even_pq"/>
<input name="spc0_pcx_req_bufp0_pq"/>
<input name="spc0_pcx_atom_bufp0_pq"/>
<input name="spc1_pcx_req_bufp0_pq"/>
<input name="spc1_pcx_atom_bufp0_pq"/>
<input name="spc2_pcx_req_bufpt_pq_l"/>
<input name="spc2_pcx_atom_bufpt_pq_l"/>
<input name="spc3_pcx_req_bufpt1_pq"/>
<input name="spc3_pcx_atom_bufpt1_pq"/>
<input name="spc4_pcx_req_bufpt1_pq"/>
<input name="spc4_pcx_atom_bufpt1_pq"/>
<input name="pcx_spc0_grant_pa"/>
<input name="pcx_spc1_grant_pa"/>
<input name="pcx_spc2_grant_pa"/>
<input name="arbpc0_pcxdp_grant_arbbf_pa"/>
<input name="arbpc0_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc0_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc0_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc0_pcxdp_shift_arbbf_px"/>
<input name="arbpc1_pcxdp_grant_arbbf_pa"/>
<input name="arbpc1_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc1_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc1_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc1_pcxdp_shift_arbbf_px"/>
<input name="arbpc2_pcxdp_grant_arbbf_pa"/>
<input name="arbpc2_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc2_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc2_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc2_pcxdp_shift_arbbf_px"/>
<input name="arbpc3_pcxdp_grant_arbbf_pa"/>
<input name="arbpc3_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc3_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc3_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc3_pcxdp_shift_arbbf_px"/>
<input name="arbpc4_pcxdp_grant_arbbf_pa"/>
<input name="arbpc4_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc4_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc4_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc4_pcxdp_shift_arbbf_px"/>
<input name="sctag1_pcx_stall_bufp0odd_pq"/>
<output name="scache0_pcx_stall_bufp1_pq"/>
<output name="spc0_pcx_req_bufp1_pq"/>
<output name="spc0_pcx_atom_bufp1_pq"/>
<output name="spc1_pcx_req_bufp1_pq"/>
<output name="spc1_pcx_atom_bufp1_pq"/>
<output name="spc2_pcx_req_bufp1_pq"/>
<output name="spc2_pcx_atom_bufp1_pq"/>
<output name="spc3_pcx_req_bufp1_pq"/>
<output name="spc3_pcx_atom_bufp1_pq"/>
<output name="spc4_pcx_req_bufp1_pq"/>
<output name="spc4_pcx_atom_bufp1_pq"/>
<output name="pcx_spc0_grant_bufp1_pa_l"/>
<output name="pcx_spc1_grant_bufp1_pa_l"/>
<output name="pcx_spc2_grant_bufp1_pa_l"/>
<output name="arbpc0_pcxdp_grant_bufp1_pa_l"/>
<output name="arbpc0_pcxdp_q0_hold_bufp1_pa"/>
<output name="arbpc0_pcxdp_qsel0_bufp1_pa_l"/>
<output name="arbpc0_pcxdp_qsel1_bufp1_pa"/>
<output name="arbpc0_pcxdp_shift_bufp1_px_l"/>
<output name="arbpc1_pcxdp_grant_bufp1_pa_l"/>
<output name="arbpc1_pcxdp_q0_hold_bufp1_pa"/>
<output name="arbpc1_pcxdp_qsel0_bufp1_pa_l"/>
<output name="arbpc1_pcxdp_qsel1_bufp1_pa"/>
<output name="arbpc1_pcxdp_shift_bufp1_px_l"/>
<output name="arbpc2_pcxdp_grant_bufp1_pa_l"/>
<output name="arbpc2_pcxdp_q0_hold_bufp1_pa"/>
<output name="arbpc2_pcxdp_qsel0_bufp1_pa_l"/>
<output name="arbpc2_pcxdp_qsel1_bufp1_pa"/>
<output name="arbpc2_pcxdp_shift_bufp1_px_l"/>
<output name="arbpc3_pcxdp_grant_bufp1_pa_l"/>
<output name="arbpc3_pcxdp_q0_hold_bufp1_pa"/>
<output name="arbpc3_pcxdp_qsel0_bufp1_pa_l"/>
<output name="arbpc3_pcxdp_qsel1_bufp1_pa"/>
<output name="arbpc3_pcxdp_shift_bufp1_px_l"/>
<output name="arbpc4_pcxdp_grant_bufp1_pa_l"/>
<output name="arbpc4_pcxdp_q0_hold_bufp1_pa"/>
<output name="arbpc4_pcxdp_qsel0_bufp1_pa_l"/>
<output name="arbpc4_pcxdp_qsel1_bufp1_pa"/>
<output name="arbpc4_pcxdp_shift_bufp1_px_l"/>
<output name="sctag1_pcx_stall_bufp1_pq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="121" nStmts="0" nExprs="0" nInputs="40" nOutputs="40" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="40" nOther="81" />
</block>
<block name="pcx_buf_p3">
<input name="scache3_pcx_stall_pq"/>
<input name="spc7_pcx_req_bufp4_pq"/>
<input name="spc7_pcx_atom_bufp4_pq"/>
<input name="spc6_pcx_req_bufp4_pq"/>
<input name="spc6_pcx_atom_bufp4_pq"/>
<input name="spc5_pcx_req_bufpt_pq_l"/>
<input name="spc5_pcx_atom_bufpt_pq_l"/>
<input name="pcx_spc5_grant_pa"/>
<input name="pcx_spc6_grant_pa"/>
<input name="pcx_spc7_grant_pa"/>
<input name="arbpc0_pcxdp_grant_arbbf_pa"/>
<input name="arbpc0_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc0_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc0_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc0_pcxdp_shift_arbbf_px"/>
<input name="arbpc1_pcxdp_grant_arbbf_pa"/>
<input name="arbpc1_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc1_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc1_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc1_pcxdp_shift_arbbf_px"/>
<input name="arbpc2_pcxdp_grant_arbbf_pa"/>
<input name="arbpc2_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc2_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc2_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc2_pcxdp_shift_arbbf_px"/>
<input name="arbpc3_pcxdp_grant_arbbf_pa"/>
<input name="arbpc3_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc3_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc3_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc3_pcxdp_shift_arbbf_px"/>
<input name="arbpc4_pcxdp_grant_arbbf_pa"/>
<input name="arbpc4_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc4_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc4_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc4_pcxdp_shift_arbbf_px"/>
<output name="scache3_pcx_stall_bufp3_pq"/>
<output name="spc7_pcx_req_bufp3_pq"/>
<output name="spc7_pcx_atom_bufp3_pq"/>
<output name="spc6_pcx_req_bufp3_pq"/>
<output name="spc6_pcx_atom_bufp3_pq"/>
<output name="spc5_pcx_req_bufp3_pq"/>
<output name="spc5_pcx_atom_bufp3_pq"/>
<output name="pcx_spc5_grant_bufp3_pa_l"/>
<output name="pcx_spc6_grant_bufp3_pa_l"/>
<output name="pcx_spc7_grant_bufp3_pa_l"/>
<output name="arbpc0_pcxdp_grant_bufp3_pa_l"/>
<output name="arbpc0_pcxdp_q0_hold_bufp3_pa"/>
<output name="arbpc0_pcxdp_qsel0_bufp3_pa_l"/>
<output name="arbpc0_pcxdp_qsel1_bufp3_pa"/>
<output name="arbpc0_pcxdp_shift_bufp3_px_l"/>
<output name="arbpc1_pcxdp_grant_bufp3_pa_l"/>
<output name="arbpc1_pcxdp_q0_hold_bufp3_pa"/>
<output name="arbpc1_pcxdp_qsel0_bufp3_pa_l"/>
<output name="arbpc1_pcxdp_qsel1_bufp3_pa"/>
<output name="arbpc1_pcxdp_shift_bufp3_px_l"/>
<output name="arbpc2_pcxdp_grant_bufp3_pa_l"/>
<output name="arbpc2_pcxdp_q0_hold_bufp3_pa"/>
<output name="arbpc2_pcxdp_qsel0_bufp3_pa_l"/>
<output name="arbpc2_pcxdp_qsel1_bufp3_pa"/>
<output name="arbpc2_pcxdp_shift_bufp3_px_l"/>
<output name="arbpc3_pcxdp_grant_bufp3_pa_l"/>
<output name="arbpc3_pcxdp_q0_hold_bufp3_pa"/>
<output name="arbpc3_pcxdp_qsel0_bufp3_pa_l"/>
<output name="arbpc3_pcxdp_qsel1_bufp3_pa"/>
<output name="arbpc3_pcxdp_shift_bufp3_px_l"/>
<output name="arbpc4_pcxdp_grant_bufp3_pa_l"/>
<output name="arbpc4_pcxdp_q0_hold_bufp3_pa"/>
<output name="arbpc4_pcxdp_qsel0_bufp3_pa_l"/>
<output name="arbpc4_pcxdp_qsel1_bufp3_pa"/>
<output name="arbpc4_pcxdp_shift_bufp3_px_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="106" nStmts="0" nExprs="0" nInputs="35" nOutputs="35" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="35" nOther="71" />
</block>
<block name="pcx_buf_p4">
<input name="spc6_pcx_req_bufpt_pq_l"/>
<input name="spc6_pcx_atom_bufpt_pq_l"/>
<input name="spc7_pcx_req_bufpt_pq_l"/>
<input name="spc7_pcx_atom_bufpt_pq_l"/>
<input name="pcx_spc7_grant_bufp3_pa_l"/>
<output name="pcx_spc7_grant_bufp4_pa"/>
<output name="spc6_pcx_req_bufp4_pq"/>
<output name="spc6_pcx_atom_bufp4_pq"/>
<output name="spc7_pcx_req_bufp4_pq"/>
<output name="spc7_pcx_atom_bufp4_pq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="16" nStmts="0" nExprs="0" nInputs="5" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="11" />
</block>
<block name="pcx_buf_p4_even">
<input name="arbpc0_pcxdp_grant_bufp3_pa_l"/>
<input name="arbpc0_pcxdp_q0_hold_bufp3_pa"/>
<input name="arbpc0_pcxdp_qsel0_bufp3_pa_l"/>
<input name="arbpc0_pcxdp_qsel1_bufp3_pa"/>
<input name="arbpc0_pcxdp_shift_bufp3_px_l"/>
<input name="arbpc2_pcxdp_grant_bufp3_pa_l"/>
<input name="arbpc2_pcxdp_q0_hold_bufp3_pa"/>
<input name="arbpc2_pcxdp_qsel0_bufp3_pa_l"/>
<input name="arbpc2_pcxdp_qsel1_bufp3_pa"/>
<input name="arbpc2_pcxdp_shift_bufp3_px_l"/>
<output name="arbpc0_pcxdp_grant_pa"/>
<output name="arbpc0_pcxdp_q0_hold_pa_l"/>
<output name="arbpc0_pcxdp_qsel0_pa"/>
<output name="arbpc0_pcxdp_qsel1_pa_l"/>
<output name="arbpc0_pcxdp_shift_px"/>
<output name="arbpc2_pcxdp_grant_pa"/>
<output name="arbpc2_pcxdp_q0_hold_pa_l"/>
<output name="arbpc2_pcxdp_qsel0_pa"/>
<output name="arbpc2_pcxdp_qsel1_pa_l"/>
<output name="arbpc2_pcxdp_shift_px"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="0" nInputs="10" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="21" />
</block>
<block name="pcx_buf_p4_odd">
<input name="arbpc1_pcxdp_grant_bufp3_pa_l"/>
<input name="arbpc1_pcxdp_q0_hold_bufp3_pa"/>
<input name="arbpc1_pcxdp_qsel0_bufp3_pa_l"/>
<input name="arbpc1_pcxdp_qsel1_bufp3_pa"/>
<input name="arbpc1_pcxdp_shift_bufp3_px_l"/>
<input name="arbpc3_pcxdp_grant_bufp3_pa_l"/>
<input name="arbpc3_pcxdp_q0_hold_bufp3_pa"/>
<input name="arbpc3_pcxdp_qsel0_bufp3_pa_l"/>
<input name="arbpc3_pcxdp_qsel1_bufp3_pa"/>
<input name="arbpc3_pcxdp_shift_bufp3_px_l"/>
<input name="arbpc4_pcxdp_grant_bufp3_pa_l"/>
<input name="arbpc4_pcxdp_q0_hold_bufp3_pa"/>
<input name="arbpc4_pcxdp_qsel0_bufp3_pa_l"/>
<input name="arbpc4_pcxdp_qsel1_bufp3_pa"/>
<input name="arbpc4_pcxdp_shift_bufp3_px_l"/>
<output name="arbpc1_pcxdp_grant_pa"/>
<output name="arbpc1_pcxdp_q0_hold_pa_l"/>
<output name="arbpc1_pcxdp_qsel0_pa"/>
<output name="arbpc1_pcxdp_qsel1_pa_l"/>
<output name="arbpc1_pcxdp_shift_px"/>
<output name="arbpc3_pcxdp_grant_pa"/>
<output name="arbpc3_pcxdp_q0_hold_pa_l"/>
<output name="arbpc3_pcxdp_qsel0_pa"/>
<output name="arbpc3_pcxdp_qsel1_pa_l"/>
<output name="arbpc3_pcxdp_shift_px"/>
<output name="arbpc4_pcxdp_grant_pa"/>
<output name="arbpc4_pcxdp_q0_hold_pa_l"/>
<output name="arbpc4_pcxdp_qsel0_pa"/>
<output name="arbpc4_pcxdp_qsel1_pa_l"/>
<output name="arbpc4_pcxdp_shift_px"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="46" nStmts="0" nExprs="0" nInputs="15" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="31" />
</block>
<block name="pcx_buf_pdl">
<input name="pcx_spc_grant_bufp1_pa_l"/>
<output name="pcx_spc_grant_bufpdl_pa"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="pcx_buf_pdl_even">
<input name="arbpc0_pcxdp_grant_bufp1_pa_l"/>
<input name="arbpc0_pcxdp_q0_hold_bufp1_pa"/>
<input name="arbpc0_pcxdp_qsel0_bufp1_pa_l"/>
<input name="arbpc0_pcxdp_qsel1_bufp1_pa"/>
<input name="arbpc0_pcxdp_shift_bufp1_px_l"/>
<input name="arbpc2_pcxdp_grant_bufp1_pa_l"/>
<input name="arbpc2_pcxdp_q0_hold_bufp1_pa"/>
<input name="arbpc2_pcxdp_qsel0_bufp1_pa_l"/>
<input name="arbpc2_pcxdp_qsel1_bufp1_pa"/>
<input name="arbpc2_pcxdp_shift_bufp1_px_l"/>
<output name="arbpc0_pcxdp_grant_pa"/>
<output name="arbpc0_pcxdp_q0_hold_pa_l"/>
<output name="arbpc0_pcxdp_qsel0_pa"/>
<output name="arbpc0_pcxdp_qsel1_pa_l"/>
<output name="arbpc0_pcxdp_shift_px"/>
<output name="arbpc2_pcxdp_grant_pa"/>
<output name="arbpc2_pcxdp_q0_hold_pa_l"/>
<output name="arbpc2_pcxdp_qsel0_pa"/>
<output name="arbpc2_pcxdp_qsel1_pa_l"/>
<output name="arbpc2_pcxdp_shift_px"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="0" nInputs="10" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="21" />
</block>
<block name="pcx_buf_pdl_odd">
<input name="arbpc1_pcxdp_grant_bufp1_pa_l"/>
<input name="arbpc1_pcxdp_q0_hold_bufp1_pa"/>
<input name="arbpc1_pcxdp_qsel0_bufp1_pa_l"/>
<input name="arbpc1_pcxdp_qsel1_bufp1_pa"/>
<input name="arbpc1_pcxdp_shift_bufp1_px_l"/>
<input name="arbpc3_pcxdp_grant_bufp1_pa_l"/>
<input name="arbpc3_pcxdp_q0_hold_bufp1_pa"/>
<input name="arbpc3_pcxdp_qsel0_bufp1_pa_l"/>
<input name="arbpc3_pcxdp_qsel1_bufp1_pa"/>
<input name="arbpc3_pcxdp_shift_bufp1_px_l"/>
<input name="arbpc4_pcxdp_grant_bufp1_pa_l"/>
<input name="arbpc4_pcxdp_q0_hold_bufp1_pa"/>
<input name="arbpc4_pcxdp_qsel0_bufp1_pa_l"/>
<input name="arbpc4_pcxdp_qsel1_bufp1_pa"/>
<input name="arbpc4_pcxdp_shift_bufp1_px_l"/>
<output name="arbpc1_pcxdp_grant_pa"/>
<output name="arbpc1_pcxdp_q0_hold_pa_l"/>
<output name="arbpc1_pcxdp_qsel0_pa"/>
<output name="arbpc1_pcxdp_qsel1_pa_l"/>
<output name="arbpc1_pcxdp_shift_px"/>
<output name="arbpc3_pcxdp_grant_pa"/>
<output name="arbpc3_pcxdp_q0_hold_pa_l"/>
<output name="arbpc3_pcxdp_qsel0_pa"/>
<output name="arbpc3_pcxdp_qsel1_pa_l"/>
<output name="arbpc3_pcxdp_shift_px"/>
<output name="arbpc4_pcxdp_grant_pa"/>
<output name="arbpc4_pcxdp_q0_hold_pa_l"/>
<output name="arbpc4_pcxdp_qsel0_pa"/>
<output name="arbpc4_pcxdp_qsel1_pa_l"/>
<output name="arbpc4_pcxdp_shift_px"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="46" nStmts="0" nExprs="0" nInputs="15" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="31" />
</block>
<block name="pcx_buf_pdr">
<input name="pcx_spc_grant_bufp3_pa_l"/>
<output name="pcx_spc_grant_bufpdr_pa"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="pcx_buf_pdr_even">
<input name="arbpc0_pcxdp_grant_bufp3_pa_l"/>
<input name="arbpc0_pcxdp_q0_hold_bufp3_pa"/>
<input name="arbpc0_pcxdp_qsel0_bufp3_pa_l"/>
<input name="arbpc0_pcxdp_qsel1_bufp3_pa"/>
<input name="arbpc0_pcxdp_shift_bufp3_px_l"/>
<input name="arbpc2_pcxdp_grant_bufp3_pa_l"/>
<input name="arbpc2_pcxdp_q0_hold_bufp3_pa"/>
<input name="arbpc2_pcxdp_qsel0_bufp3_pa_l"/>
<input name="arbpc2_pcxdp_qsel1_bufp3_pa"/>
<input name="arbpc2_pcxdp_shift_bufp3_px_l"/>
<output name="arbpc0_pcxdp_grant_pa"/>
<output name="arbpc0_pcxdp_q0_hold_pa_l"/>
<output name="arbpc0_pcxdp_qsel0_pa"/>
<output name="arbpc0_pcxdp_qsel1_pa_l"/>
<output name="arbpc0_pcxdp_shift_px"/>
<output name="arbpc2_pcxdp_grant_pa"/>
<output name="arbpc2_pcxdp_q0_hold_pa_l"/>
<output name="arbpc2_pcxdp_qsel0_pa"/>
<output name="arbpc2_pcxdp_qsel1_pa_l"/>
<output name="arbpc2_pcxdp_shift_px"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="0" nInputs="10" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="21" />
</block>
<block name="pcx_buf_pdr_odd">
<input name="arbpc1_pcxdp_grant_bufp3_pa_l"/>
<input name="arbpc1_pcxdp_q0_hold_bufp3_pa"/>
<input name="arbpc1_pcxdp_qsel0_bufp3_pa_l"/>
<input name="arbpc1_pcxdp_qsel1_bufp3_pa"/>
<input name="arbpc1_pcxdp_shift_bufp3_px_l"/>
<input name="arbpc3_pcxdp_grant_bufp3_pa_l"/>
<input name="arbpc3_pcxdp_q0_hold_bufp3_pa"/>
<input name="arbpc3_pcxdp_qsel0_bufp3_pa_l"/>
<input name="arbpc3_pcxdp_qsel1_bufp3_pa"/>
<input name="arbpc3_pcxdp_shift_bufp3_px_l"/>
<input name="arbpc4_pcxdp_grant_bufp3_pa_l"/>
<input name="arbpc4_pcxdp_q0_hold_bufp3_pa"/>
<input name="arbpc4_pcxdp_qsel0_bufp3_pa_l"/>
<input name="arbpc4_pcxdp_qsel1_bufp3_pa"/>
<input name="arbpc4_pcxdp_shift_bufp3_px_l"/>
<output name="arbpc1_pcxdp_grant_pa"/>
<output name="arbpc1_pcxdp_q0_hold_pa_l"/>
<output name="arbpc1_pcxdp_qsel0_pa"/>
<output name="arbpc1_pcxdp_qsel1_pa_l"/>
<output name="arbpc1_pcxdp_shift_px"/>
<output name="arbpc3_pcxdp_grant_pa"/>
<output name="arbpc3_pcxdp_q0_hold_pa_l"/>
<output name="arbpc3_pcxdp_qsel0_pa"/>
<output name="arbpc3_pcxdp_qsel1_pa_l"/>
<output name="arbpc3_pcxdp_shift_px"/>
<output name="arbpc4_pcxdp_grant_pa"/>
<output name="arbpc4_pcxdp_q0_hold_pa_l"/>
<output name="arbpc4_pcxdp_qsel0_pa"/>
<output name="arbpc4_pcxdp_qsel1_pa_l"/>
<output name="arbpc4_pcxdp_shift_px"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="46" nStmts="0" nExprs="0" nInputs="15" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="31" />
</block>
<block name="pcx_buf_pm">
<input name="pcx_spc_grant_pa"/>
<input name="pcx_stall_pq"/>
<output name="pcx_spc_grant_bufpm_pa"/>
<output name="pcx_stall_bufpm_pq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="7" nStmts="0" nExprs="0" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="5" />
</block>
<block name="pcx_buf_pm_even">
<input name="arbpc0_pcxdp_grant_arbbf_pa"/>
<input name="arbpc0_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc0_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc0_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc0_pcxdp_shift_arbbf_px"/>
<input name="arbpc2_pcxdp_grant_arbbf_pa"/>
<input name="arbpc2_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc2_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc2_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc2_pcxdp_shift_arbbf_px"/>
<output name="arbpc0_pcxdp_grant_pa"/>
<output name="arbpc0_pcxdp_q0_hold_pa_l"/>
<output name="arbpc0_pcxdp_qsel0_pa"/>
<output name="arbpc0_pcxdp_qsel1_pa_l"/>
<output name="arbpc0_pcxdp_shift_px"/>
<output name="arbpc2_pcxdp_grant_pa"/>
<output name="arbpc2_pcxdp_q0_hold_pa_l"/>
<output name="arbpc2_pcxdp_qsel0_pa"/>
<output name="arbpc2_pcxdp_qsel1_pa_l"/>
<output name="arbpc2_pcxdp_shift_px"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="0" nInputs="10" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="21" />
</block>
<block name="pcx_buf_pt">
<input name="in0"/>
<input name="in1"/>
<input name="pcx_spc_grant_buf_pa"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="out0_l"/>
<output name="out1_l"/>
<output name="pcx_spc_grant_px"/>
<output name="so"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="6" nInputs="6" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="19" />
</block>
<block name="pcx_buf_pm_odd">
<input name="arbpc1_pcxdp_grant_arbbf_pa"/>
<input name="arbpc1_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc1_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc1_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc1_pcxdp_shift_arbbf_px"/>
<input name="arbpc3_pcxdp_grant_arbbf_pa"/>
<input name="arbpc3_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc3_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc3_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc3_pcxdp_shift_arbbf_px"/>
<input name="arbpc4_pcxdp_grant_arbbf_pa"/>
<input name="arbpc4_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc4_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc4_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc4_pcxdp_shift_arbbf_px"/>
<output name="arbpc1_pcxdp_grant_pa"/>
<output name="arbpc1_pcxdp_q0_hold_pa_l"/>
<output name="arbpc1_pcxdp_qsel0_pa"/>
<output name="arbpc1_pcxdp_qsel1_pa_l"/>
<output name="arbpc1_pcxdp_shift_px"/>
<output name="arbpc3_pcxdp_grant_pa"/>
<output name="arbpc3_pcxdp_q0_hold_pa_l"/>
<output name="arbpc3_pcxdp_qsel0_pa"/>
<output name="arbpc3_pcxdp_qsel1_pa_l"/>
<output name="arbpc3_pcxdp_shift_px"/>
<output name="arbpc4_pcxdp_grant_pa"/>
<output name="arbpc4_pcxdp_q0_hold_pa_l"/>
<output name="arbpc4_pcxdp_qsel0_pa"/>
<output name="arbpc4_pcxdp_qsel1_pa_l"/>
<output name="arbpc4_pcxdp_shift_px"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="46" nStmts="0" nExprs="0" nInputs="15" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="31" />
</block>
<block name="pcx_buf_pt1">
<input name="in0"/>
<input name="in1"/>
<input name="pcx_spc_grant_buf_pa"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="out0"/>
<output name="out1"/>
<output name="pcx_spc_grant_px"/>
<output name="so"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="6" nInputs="6" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="19" />
</block>
<block name="pcx_buf_scache">
<input name="pcx_scache_data_px_l"/>
<input name="pcx_scache_data_rdy_arb_px"/>
<output name="pcx_scache_data_px"/>
<output name="pcx_scache_data_rdy_px"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="7" nStmts="0" nExprs="0" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="5" />
</block>
<block name="pcx_buf_top">
<input name="arbpc0_pcxdp_grant_arbbf_pa"/>
<input name="arbpc0_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc0_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc0_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc0_pcxdp_shift_arbbf_px"/>
<input name="arbpc1_pcxdp_grant_arbbf_pa"/>
<input name="arbpc1_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc1_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc1_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc1_pcxdp_shift_arbbf_px"/>
<input name="arbpc2_pcxdp_grant_arbbf_pa"/>
<input name="arbpc2_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc2_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc2_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc2_pcxdp_shift_arbbf_px"/>
<input name="arbpc3_pcxdp_grant_arbbf_pa"/>
<input name="arbpc3_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc3_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc3_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc3_pcxdp_shift_arbbf_px"/>
<input name="arbpc4_pcxdp_grant_arbbf_pa"/>
<input name="arbpc4_pcxdp_q0_hold_arbbf_pa_l"/>
<input name="arbpc4_pcxdp_qsel0_arbbf_pa"/>
<input name="arbpc4_pcxdp_qsel1_arbbf_pa_l"/>
<input name="arbpc4_pcxdp_shift_arbbf_px"/>
<input name="ccx_clk_hdr_so_1"/>
<input name="cmp_arst_l"/>
<input name="cpx_buf_top_pt0_so_1"/>
<input name="io_pcx_stall_pq"/>
<input name="pcx_fpio_data_px_l"/>
<input name="pcx_fpio_data_rdy_arb_px"/>
<input name="pcx_scache0_atom_px"/>
<input name="pcx_scache0_data_px_l"/>
<input name="pcx_scache0_data_rdy_arb_px"/>
<input name="pcx_scache1_atom_px"/>
<input name="pcx_scache1_data_px_l"/>
<input name="pcx_scache1_data_rdy_arb_px"/>
<input name="pcx_scache2_atom_px"/>
<input name="pcx_scache2_data_px_l"/>
<input name="pcx_scache2_data_rdy_arb_px"/>
<input name="pcx_scache3_atom_px"/>
<input name="pcx_scache3_data_px_l"/>
<input name="pcx_scache3_data_rdy_arb_px"/>
<input name="pcx_spc0_grant_pa"/>
<input name="pcx_spc1_grant_pa"/>
<input name="pcx_spc2_grant_pa"/>
<input name="pcx_spc3_grant_pa"/>
<input name="pcx_spc4_grant_pa"/>
<input name="pcx_spc5_grant_pa"/>
<input name="pcx_spc6_grant_pa"/>
<input name="pcx_spc7_grant_pa"/>
<input name="pt1_so_1"/>
<input name="rclk"/>
<input name="scache0_pcx_stall_pq"/>
<input name="scache3_pcx_stall_pq"/>
<input name="sctag1_pcx_stall_pq"/>
<input name="se_buf0_middle"/>
<input name="se_buf1_bottom"/>
<input name="se_buf1_top"/>
<input name="se_buf2_bottom"/>
<input name="se_buf2_top"/>
<input name="se_buf3_bottom"/>
<input name="se_buf3_middle"/>
<input name="se_buf3_top"/>
<input name="se_buf4_bottom"/>
<input name="se_buf4_top"/>
<input name="se_buf5_bottom"/>
<input name="se_buf5_top"/>
<input name="si_0"/>
<input name="si_1"/>
<input name="spc0_pcx_atom_pq"/>
<input name="spc0_pcx_req_pq"/>
<input name="spc1_pcx_atom_pq"/>
<input name="spc1_pcx_req_pq"/>
<input name="spc2_pcx_atom_pq"/>
<input name="spc2_pcx_req_pq"/>
<input name="spc3_pcx_atom_pq"/>
<input name="spc3_pcx_req_pq"/>
<input name="spc4_pcx_atom_pq"/>
<input name="spc4_pcx_req_pq"/>
<input name="spc5_pcx_atom_pq"/>
<input name="spc5_pcx_req_pq"/>
<input name="spc6_pcx_atom_pq"/>
<input name="spc6_pcx_req_pq"/>
<input name="spc7_pcx_atom_pq"/>
<input name="spc7_pcx_req_pq"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc7_pcx_data_pa"/>
<input name="spc0_pcx_data_pa"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc6_pcx_data_pa"/>
<output name="arbpc0_pcxdp_grant_pa"/>
<output name="arbpc0_pcxdp_q0_hold_pa_l"/>
<output name="arbpc0_pcxdp_qsel0_pa"/>
<output name="arbpc0_pcxdp_qsel1_pa_l"/>
<output name="arbpc0_pcxdp_shift_px"/>
<output name="arbpc1_pcxdp_grant_pa"/>
<output name="arbpc1_pcxdp_q0_hold_pa_l"/>
<output name="arbpc1_pcxdp_qsel0_pa"/>
<output name="arbpc1_pcxdp_qsel1_pa_l"/>
<output name="arbpc1_pcxdp_shift_px"/>
<output name="arbpc2_pcxdp_grant_pa"/>
<output name="arbpc2_pcxdp_q0_hold_pa_l"/>
<output name="arbpc2_pcxdp_qsel0_pa"/>
<output name="arbpc2_pcxdp_qsel1_pa_l"/>
<output name="arbpc2_pcxdp_shift_px"/>
<output name="arbpc3_pcxdp_grant_pa"/>
<output name="arbpc3_pcxdp_q0_hold_pa_l"/>
<output name="arbpc3_pcxdp_qsel0_pa"/>
<output name="arbpc3_pcxdp_qsel1_pa_l"/>
<output name="arbpc3_pcxdp_shift_px"/>
<output name="arbpc4_pcxdp_grant_pa"/>
<output name="arbpc4_pcxdp_q0_hold_pa_l"/>
<output name="arbpc4_pcxdp_qsel0_pa"/>
<output name="arbpc4_pcxdp_qsel1_pa_l"/>
<output name="arbpc4_pcxdp_shift_px"/>
<output name="arst_l_buf_fpio_inff"/>
<output name="io_pcx_stall_bufp3_pq"/>
<output name="pcx_buf_top_pt0_so_0"/>
<output name="pcx_fpio_data_px2"/>
<output name="pcx_fpio_data_rdy_px2"/>
<output name="pcx_io_data_px2"/>
<output name="pcx_io_data_rdy_px2"/>
<output name="pcx_iodata_px2_so_1"/>
<output name="pcx_scache0_atom_px1"/>
<output name="pcx_scache0_dat_px2_so_1"/>
<output name="pcx_scache0_data_px2"/>
<output name="pcx_scache0_data_rdy_px"/>
<output name="pcx_scache1_atom_px1"/>
<output name="pcx_scache1_dat_px2_so_1"/>
<output name="pcx_scache1_data_px2"/>
<output name="pcx_scache1_data_rdy_px"/>
<output name="pcx_scache2_atom_px1"/>
<output name="pcx_scache2_dat_px2_so_1"/>
<output name="pcx_scache2_data_px2"/>
<output name="pcx_scache2_data_rdy_px"/>
<output name="pcx_scache3_atom_px1"/>
<output name="pcx_scache3_data_px2"/>
<output name="pcx_scache3_data_rdy_px"/>
<output name="pcx_spc0_grant_px"/>
<output name="pcx_spc1_grant_px"/>
<output name="pcx_spc2_grant_px"/>
<output name="pcx_spc3_grant_px"/>
<output name="pcx_spc4_grant_px"/>
<output name="pcx_spc5_grant_px"/>
<output name="pcx_spc6_grant_px"/>
<output name="pcx_spc7_grant_px"/>
<output name="scache0_pcx_stall_bufp1_pq"/>
<output name="scache3_pcx_stall_bufp3_pq"/>
<output name="sctag1_pcx_stall_bufp1_pq"/>
<output name="spc0_pcx_atom_bufp1_pq"/>
<output name="spc0_pcx_data_buf_pa"/>
<output name="spc0_pcx_req_bufp1_pq"/>
<output name="spc1_pcx_atom_bufp1_pq"/>
<output name="spc1_pcx_data_buf_pa"/>
<output name="spc1_pcx_req_bufp1_pq"/>
<output name="spc2_pcx_atom_bufp1_pq"/>
<output name="spc2_pcx_data_buf_pa"/>
<output name="spc2_pcx_req_bufp1_pq"/>
<output name="spc3_pcx_atom_bufp1_pq"/>
<output name="spc3_pcx_data_buf_pa"/>
<output name="spc3_pcx_req_bufp1_pq"/>
<output name="spc4_pcx_atom_bufp1_pq"/>
<output name="spc4_pcx_data_buf_pa"/>
<output name="spc4_pcx_req_bufp1_pq"/>
<output name="spc5_pcx_atom_bufp3_pq"/>
<output name="spc5_pcx_data_buf_pa"/>
<output name="spc5_pcx_req_bufp3_pq"/>
<output name="spc6_pcx_atom_bufp3_pq"/>
<output name="spc6_pcx_data_buf_pa"/>
<output name="spc6_pcx_req_bufp3_pq"/>
<output name="spc7_pcx_atom_bufp3_pq"/>
<output name="spc7_pcx_data_buf_pa"/>
<output name="spc7_pcx_req_bufp3_pq"/>
<instance name="pcx_buf_pm"/>
<instance name="pcx_buf_pm"/>
<instance name="pcx_buf_pm_even"/>
<instance name="pcx_buf_pm_even"/>
<instance name="pcx_buf_pm_odd"/>
<instance name="pcx_buf_pm_odd"/>
<instance name="pcx_buf_pt"/>
<instance name="pcx_buf_pt"/>
<instance name="pcx_buf_pt"/>
<instance name="pcx_buf_pt"/>
<instance name="pcx_buf_pt"/>
<instance name="pcx_buf_pt"/>
<instance name="pcx_buf_pt1"/>
<instance name="pcx_buf_pt1"/>
<instance name="pcx_buf_p0"/>
<instance name="pcx_buf_p0_even"/>
<instance name="pcx_buf_p0_odd"/>
<instance name="pcx_buf_p1"/>
<instance name="pcx_buf_pdl"/>
<instance name="pcx_buf_pdl"/>
<instance name="pcx_buf_pdl_even"/>
<instance name="pcx_buf_pdl_even"/>
<instance name="pcx_buf_pdl_odd"/>
<instance name="pcx_buf_pdl_odd"/>
<instance name="pcx_buf_p3"/>
<instance name="pcx_buf_pdr"/>
<instance name="pcx_buf_pdr"/>
<instance name="pcx_buf_pdr_even"/>
<instance name="pcx_buf_pdr_even"/>
<instance name="pcx_buf_pdr_odd"/>
<instance name="pcx_buf_pdr_odd"/>
<instance name="pcx_buf_p4"/>
<instance name="pcx_buf_p4_even"/>
<instance name="pcx_buf_p4_odd"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_buf_scache"/>
<instance name="pcx_data_px2"/>
<instance name="pcx_data_px2"/>
<instance name="pcx_data_px2"/>
<instance name="pcx_data_px2"/>
<instance name="pcx_buf_fpio"/>
<instance name="pcx_data_px2"/>
<instance name="pcx_buf_fpio"/>
<instance name="pcx_databuf_pa"/>
<instance name="pcx_data_px2"/>
<instance name="pcx_databuf_pa"/>
<instance name="pcx_databuf_pa"/>
<instance name="pcx_databuf_pa"/>
<instance name="pcx_databuf_pa"/>
<instance name="pcx_databuf_pa"/>
<instance name="pcx_databuf_pa"/>
<instance name="pcx_databuf_pa"/>
<instance name="pcx_databuf_pa"/>
<instance name="pcx_databuf_pa"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1910" nStmts="0" nExprs="822" nInputs="94" nOutputs="83" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="1088" />
</block>
<block name="pcx_data_px2">
<input name="pcx_data_px_l"/>
<input name="pcx_data_rdy_px"/>
<input name="pcx_stall_pq"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="pcx_data_px2"/>
<output name="pcx_data_rdy_px2"/>
<output name="pcx_stall_pq_buf"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="41" nStmts="0" nExprs="12" nInputs="6" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="27" />
</block>
<block name="pcx_databuf_pa">
<input name="spc_pcx_data_pa"/>
<input name="spc_pcx_data_rdy"/>
<output name="spc_pcx_data_buf_pa"/>
<output name="spc_pcx_data_buf_rdy"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="7" nStmts="0" nExprs="0" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="5" />
</block>
<block name="pcx_dp0">
<input name="arbpc0_pcxdp_grant_pa"/>
<input name="arbpc0_pcxdp_q0_hold_pa"/>
<input name="arbpc0_pcxdp_qsel0_pa"/>
<input name="arbpc0_pcxdp_qsel1_pa"/>
<input name="arbpc0_pcxdp_shift_px"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<input name="spc0_pcx_data_pa"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc6_pcx_data_pa"/>
<input name="spc7_pcx_data_pa"/>
<output name="scan_out"/>
<output name="pcx_scache0_data_px_l"/>
<instance name="pcx_dp_maca_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macc_r"/>
<instance name="pcx_dp_macb_l"/>
<instance name="pcx_dp_macb_l"/>
<instance name="pcx_dp_macb_l"/>
<instance name="pcx_dp_maca_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="232" nStmts="0" nExprs="102" nInputs="16" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="130" />
</block>
<block name="pcx_dp1">
<input name="arbpc1_pcxdp_grant_pa"/>
<input name="arbpc1_pcxdp_q0_hold_pa"/>
<input name="arbpc1_pcxdp_qsel0_pa"/>
<input name="arbpc1_pcxdp_qsel1_pa"/>
<input name="arbpc1_pcxdp_shift_px"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<input name="spc0_pcx_data_pa"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc6_pcx_data_pa"/>
<input name="spc7_pcx_data_pa"/>
<output name="scan_out"/>
<output name="pcx_scache1_data_px_l"/>
<instance name="pcx_dp_maca_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macc_r"/>
<instance name="pcx_dp_macb_l"/>
<instance name="pcx_dp_macb_l"/>
<instance name="pcx_dp_macb_l"/>
<instance name="pcx_dp_maca_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="232" nStmts="0" nExprs="102" nInputs="16" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="130" />
</block>
<block name="pcx_dp2">
<input name="arbpc2_pcxdp_grant_pa"/>
<input name="arbpc2_pcxdp_q0_hold_pa"/>
<input name="arbpc2_pcxdp_qsel0_pa"/>
<input name="arbpc2_pcxdp_qsel1_pa"/>
<input name="arbpc2_pcxdp_shift_px"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<input name="spc0_pcx_data_pa"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc6_pcx_data_pa"/>
<input name="spc7_pcx_data_pa"/>
<output name="scan_out"/>
<output name="pcx_scache2_data_px_l"/>
<instance name="pcx_dp_maca_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macc_l"/>
<instance name="pcx_dp_macb_l"/>
<instance name="pcx_dp_macb_l"/>
<instance name="pcx_dp_maca_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="232" nStmts="0" nExprs="102" nInputs="16" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="130" />
</block>
<block name="pcx_dp3">
<input name="arbpc3_pcxdp_grant_pa"/>
<input name="arbpc3_pcxdp_q0_hold_pa"/>
<input name="arbpc3_pcxdp_qsel0_pa"/>
<input name="arbpc3_pcxdp_qsel1_pa"/>
<input name="arbpc3_pcxdp_shift_px"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<input name="spc0_pcx_data_pa"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc6_pcx_data_pa"/>
<input name="spc7_pcx_data_pa"/>
<output name="scan_out"/>
<output name="pcx_scache3_data_px_l"/>
<instance name="pcx_dp_maca_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macc_l"/>
<instance name="pcx_dp_macb_l"/>
<instance name="pcx_dp_macb_l"/>
<instance name="pcx_dp_maca_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="232" nStmts="0" nExprs="102" nInputs="16" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="130" />
</block>
<block name="pcx_dp4">
<input name="arbpc4_pcxdp_grant_pa"/>
<input name="arbpc4_pcxdp_q0_hold_pa"/>
<input name="arbpc4_pcxdp_qsel0_pa"/>
<input name="arbpc4_pcxdp_qsel1_pa"/>
<input name="arbpc4_pcxdp_shift_px"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<input name="spc0_pcx_data_pa"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc6_pcx_data_pa"/>
<input name="spc7_pcx_data_pa"/>
<output name="scan_out"/>
<output name="pcx_io_data_px_l"/>
<instance name="pcx_dp_maca_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macb_r"/>
<instance name="pcx_dp_macc_l"/>
<instance name="pcx_dp_macb_l"/>
<instance name="pcx_dp_macb_l"/>
<instance name="pcx_dp_maca_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="232" nStmts="0" nExprs="102" nInputs="16" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="130" />
</block>
<block name="pcx_dp_array">
<input name="arbpc0_pcxdp_grant_pa"/>
<input name="arbpc0_pcxdp_q0_hold_pa"/>
<input name="arbpc0_pcxdp_qsel0_pa"/>
<input name="arbpc0_pcxdp_qsel1_pa"/>
<input name="arbpc0_pcxdp_shift_px"/>
<input name="arbpc1_pcxdp_grant_pa"/>
<input name="arbpc1_pcxdp_q0_hold_pa"/>
<input name="arbpc1_pcxdp_qsel0_pa"/>
<input name="arbpc1_pcxdp_qsel1_pa"/>
<input name="arbpc1_pcxdp_shift_px"/>
<input name="arbpc2_pcxdp_grant_pa"/>
<input name="arbpc2_pcxdp_q0_hold_pa"/>
<input name="arbpc2_pcxdp_qsel0_pa"/>
<input name="arbpc2_pcxdp_qsel1_pa"/>
<input name="arbpc2_pcxdp_shift_px"/>
<input name="arbpc3_pcxdp_grant_pa"/>
<input name="arbpc3_pcxdp_q0_hold_pa"/>
<input name="arbpc3_pcxdp_qsel0_pa"/>
<input name="arbpc3_pcxdp_qsel1_pa"/>
<input name="arbpc3_pcxdp_shift_px"/>
<input name="arbpc4_pcxdp_grant_pa"/>
<input name="arbpc4_pcxdp_q0_hold_pa"/>
<input name="arbpc4_pcxdp_qsel0_pa"/>
<input name="arbpc4_pcxdp_qsel1_pa"/>
<input name="arbpc4_pcxdp_shift_px"/>
<input name="rclk"/>
<input name="se_buf1_bottom"/>
<input name="se_buf1_top"/>
<input name="si_0"/>
<input name="si_1"/>
<input name="spc0_pcx_data_pa"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc6_pcx_data_pa"/>
<input name="spc7_pcx_data_pa"/>
<output name="pcx_dp_array02_so_1"/>
<output name="pcx_dp_array134_so_0"/>
<output name="pcx_fpio_data_px_l"/>
<output name="pcx_scache0_data_px_l"/>
<output name="pcx_scache1_data_px_l"/>
<output name="pcx_scache2_data_px_l"/>
<output name="pcx_scache3_data_px_l"/>
<instance name="pcx_dp_array02"/>
<instance name="pcx_dp_array134"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="156" nStmts="0" nExprs="54" nInputs="38" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="102" />
</block>
<block name="pcx_dp_array02">
<input name="arbpc0_pcxdp_grant_pa"/>
<input name="arbpc0_pcxdp_q0_hold_pa"/>
<input name="arbpc0_pcxdp_qsel0_pa"/>
<input name="arbpc0_pcxdp_qsel1_pa"/>
<input name="arbpc0_pcxdp_shift_px"/>
<input name="arbpc2_pcxdp_grant_pa"/>
<input name="arbpc2_pcxdp_q0_hold_pa"/>
<input name="arbpc2_pcxdp_qsel0_pa"/>
<input name="arbpc2_pcxdp_qsel1_pa"/>
<input name="arbpc2_pcxdp_shift_px"/>
<input name="rclk"/>
<input name="shiftenable"/>
<input name="spc0_pcx_data_pa"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc6_pcx_data_pa"/>
<input name="spc7_pcx_data_pa"/>
<input name="scan_in"/>
<output name="pcx_scache0_data_px_l"/>
<output name="pcx_scache2_data_px_l"/>
<output name="scan_out"/>
<instance name="pcx_dp0"/>
<instance name="pcx_dp2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="95" nStmts="0" nExprs="32" nInputs="21" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="63" />
</block>
<block name="pcx_dp_array134">
<input name="arbpc1_pcxdp_grant_pa"/>
<input name="arbpc1_pcxdp_q0_hold_pa"/>
<input name="arbpc1_pcxdp_qsel0_pa"/>
<input name="arbpc1_pcxdp_qsel1_pa"/>
<input name="arbpc1_pcxdp_shift_px"/>
<input name="arbpc3_pcxdp_grant_pa"/>
<input name="arbpc3_pcxdp_q0_hold_pa"/>
<input name="arbpc3_pcxdp_qsel0_pa"/>
<input name="arbpc3_pcxdp_qsel1_pa"/>
<input name="arbpc3_pcxdp_shift_px"/>
<input name="arbpc4_pcxdp_grant_pa"/>
<input name="arbpc4_pcxdp_q0_hold_pa"/>
<input name="arbpc4_pcxdp_qsel0_pa"/>
<input name="arbpc4_pcxdp_qsel1_pa"/>
<input name="arbpc4_pcxdp_shift_px"/>
<input name="rclk"/>
<input name="shiftenable"/>
<input name="spc0_pcx_data_pa"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc6_pcx_data_pa"/>
<input name="spc7_pcx_data_pa"/>
<input name="scan_in"/>
<output name="pcx_fpio_data_px_l"/>
<output name="pcx_scache1_data_px_l"/>
<output name="pcx_scache3_data_px_l"/>
<output name="scan_out"/>
<instance name="pcx_dp1"/>
<instance name="pcx_dp3"/>
<instance name="pcx_dp4"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="136" nStmts="0" nExprs="48" nInputs="26" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="88" />
</block>
<block name="pcx_dp_maca_l">
<input name="arb_pcxdp_qsel1_pa"/>
<input name="arb_pcxdp_qsel0_pa"/>
<input name="arb_pcxdp_grant_pa"/>
<input name="arb_pcxdp_shift_px"/>
<input name="arb_pcxdp_q0_hold_pa"/>
<input name="src_pcx_data_pa"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<output name="data_out_px_l"/>
<output name="scan_out"/>
<output name="shiftenable_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="75" nStmts="0" nExprs="24" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="47" />
</block>
<block name="pcx_dp_maca_r">
<input name="arb_pcxdp_qsel1_pa"/>
<input name="arb_pcxdp_qsel0_pa"/>
<input name="arb_pcxdp_grant_pa"/>
<input name="arb_pcxdp_shift_px"/>
<input name="arb_pcxdp_q0_hold_pa"/>
<input name="src_pcx_data_pa"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<output name="data_out_px_l"/>
<output name="scan_out"/>
<output name="shiftenable_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="75" nStmts="0" nExprs="24" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="47" />
</block>
<block name="pcx_dp_macb_l">
<input name="arb_pcxdp_qsel1_pa"/>
<input name="arb_pcxdp_qsel0_pa"/>
<input name="arb_pcxdp_grant_pa"/>
<input name="arb_pcxdp_shift_px"/>
<input name="arb_pcxdp_q0_hold_pa"/>
<input name="src_pcx_data_pa"/>
<input name="data_prev_px_l"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<output name="data_out_px_l"/>
<output name="scan_out"/>
<output name="shiftenable_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="77" nStmts="0" nExprs="24" nInputs="10" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="48" />
</block>
<block name="pcx_dp_macb_r">
<input name="arb_pcxdp_qsel1_pa"/>
<input name="arb_pcxdp_qsel0_pa"/>
<input name="arb_pcxdp_grant_pa"/>
<input name="arb_pcxdp_shift_px"/>
<input name="arb_pcxdp_q0_hold_pa"/>
<input name="src_pcx_data_pa"/>
<input name="data_prev_px_l"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<output name="data_out_px_l"/>
<output name="scan_out"/>
<output name="shiftenable_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="77" nStmts="0" nExprs="24" nInputs="10" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="48" />
</block>
<block name="pcx_dp_macc_l">
<input name="arb_pcxdp_qsel1_pa"/>
<input name="arb_pcxdp_qsel0_pa"/>
<input name="arb_pcxdp_grant_pa"/>
<input name="arb_pcxdp_shift_px"/>
<input name="arb_pcxdp_q0_hold_pa"/>
<input name="src_pcx_data_pa"/>
<input name="data_crit_px_l"/>
<input name="data_ncrit_px_l"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<output name="data_out_px_l"/>
<output name="scan_out"/>
<output name="shiftenable_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="78" nStmts="0" nExprs="24" nInputs="11" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="49" />
</block>
<block name="pcx_dp_macc_r">
<input name="arb_pcxdp_qsel1_pa"/>
<input name="arb_pcxdp_qsel0_pa"/>
<input name="arb_pcxdp_grant_pa"/>
<input name="arb_pcxdp_shift_px"/>
<input name="arb_pcxdp_q0_hold_pa"/>
<input name="src_pcx_data_pa"/>
<input name="data_crit_px_l"/>
<input name="data_ncrit_px_l"/>
<input name="rclk"/>
<input name="scan_in"/>
<input name="shiftenable"/>
<output name="data_out_px_l"/>
<output name="scan_out"/>
<output name="shiftenable_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="78" nStmts="0" nExprs="24" nInputs="11" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="49" />
</block>
<block name="ccx_iob_rptr">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="ccx_spc_rpt">
<input name="spc_pcx_req_pq"/>
<input name="spc_pcx_atom_pq"/>
<input name="spc_pcx_data_pa"/>
<input name="pcx_spc_grant_px"/>
<input name="cpx_spc_data_cx2"/>
<input name="cpx_spc_data_rdy_cx2"/>
<output name="spc_pcx_req_pq_buf"/>
<output name="spc_pcx_atom_pq_buf"/>
<output name="spc_pcx_data_pa_buf"/>
<output name="pcx_spc_grant_px_buf"/>
<output name="cpx_spc_data_cx2_buf"/>
<output name="cpx_spc_data_rdy_cx2_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="19" nStmts="0" nExprs="0" nInputs="6" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="13" />
</block>
<block name="ctu_bottom_rptr">
<input name="dbgbus_b0"/>
<input name="dbgbus_b1"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="l2_dbgbus_out"/>
<output name="enable_01"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="84" nStmts="0" nExprs="31" nInputs="5" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="52" />
</block>
<block name="ctu_bottom_rptr2">
<input name="dbgbus_b0"/>
<input name="dbgbus_b1"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="l2_dbgbus_out"/>
<output name="enable_01"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="84" nStmts="0" nExprs="31" nInputs="5" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="52" />
</block>
<block name="ctu_top_rptr">
<input name="dbgbus_b0"/>
<input name="dbgbus_b1"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="l2_dbgbus_out"/>
<output name="enable_01"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="84" nStmts="0" nExprs="31" nInputs="5" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="52" />
</block>
<block name="ctu_top_rptr2">
<input name="dbgbus_b0"/>
<input name="dbgbus_b1"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="l2_dbgbus_out"/>
<output name="enable_01"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="84" nStmts="0" nExprs="31" nInputs="5" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="52" />
</block>
<block name="dram0_ddr0_rptr">
<input name="io_dram_data_valid"/>
<input name="io_dram_ecc_in"/>
<input name="io_dram_data_in"/>
<input name="dram_io_cas_l"/>
<input name="dram_io_channel_disabled"/>
<input name="dram_io_cke"/>
<input name="dram_io_clk_enable"/>
<input name="dram_io_drive_data"/>
<input name="dram_io_drive_enable"/>
<input name="dram_io_pad_clk_inv"/>
<input name="dram_io_pad_enable"/>
<input name="dram_io_ras_l"/>
<input name="dram_io_write_en_l"/>
<input name="dram_io_addr"/>
<input name="dram_io_bank"/>
<input name="dram_io_cs_l"/>
<input name="dram_io_data_out"/>
<input name="dram_io_ptr_clk_inv"/>
<output name="io_dram_data_valid_buf"/>
<output name="io_dram_ecc_in_buf"/>
<output name="io_dram_data_in_buf"/>
<output name="dram_io_cas_l_buf"/>
<output name="dram_io_channel_disabled_buf"/>
<output name="dram_io_cke_buf"/>
<output name="dram_io_clk_enable_buf"/>
<output name="dram_io_drive_data_buf"/>
<output name="dram_io_drive_enable_buf"/>
<output name="dram_io_pad_clk_inv_buf"/>
<output name="dram_io_pad_enable_buf"/>
<output name="dram_io_ras_l_buf"/>
<output name="dram_io_write_en_l_buf"/>
<output name="dram_io_addr_buf"/>
<output name="dram_io_bank_buf"/>
<output name="dram_io_cs_l_buf"/>
<output name="dram_io_data_out_buf"/>
<output name="dram_io_ptr_clk_inv_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="55" nStmts="0" nExprs="0" nInputs="18" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="37" />
</block>
<block name="dram1_ddr1_rptr">
<input name="io_dram_data_valid"/>
<input name="io_dram_ecc_in"/>
<input name="io_dram_data_in"/>
<input name="dram_io_cas_l"/>
<input name="dram_io_channel_disabled"/>
<input name="dram_io_cke"/>
<input name="dram_io_clk_enable"/>
<input name="dram_io_drive_data"/>
<input name="dram_io_drive_enable"/>
<input name="dram_io_pad_clk_inv"/>
<input name="dram_io_pad_enable"/>
<input name="dram_io_ras_l"/>
<input name="dram_io_write_en_l"/>
<input name="dram_io_addr"/>
<input name="dram_io_bank"/>
<input name="dram_io_cs_l"/>
<input name="dram_io_data_out"/>
<input name="dram_io_ptr_clk_inv"/>
<output name="io_dram_data_valid_buf"/>
<output name="io_dram_ecc_in_buf"/>
<output name="io_dram_data_in_buf"/>
<output name="dram_io_cas_l_buf"/>
<output name="dram_io_channel_disabled_buf"/>
<output name="dram_io_cke_buf"/>
<output name="dram_io_clk_enable_buf"/>
<output name="dram_io_drive_data_buf"/>
<output name="dram_io_drive_enable_buf"/>
<output name="dram_io_pad_clk_inv_buf"/>
<output name="dram_io_pad_enable_buf"/>
<output name="dram_io_ras_l_buf"/>
<output name="dram_io_write_en_l_buf"/>
<output name="dram_io_addr_buf"/>
<output name="dram_io_bank_buf"/>
<output name="dram_io_cs_l_buf"/>
<output name="dram_io_data_out_buf"/>
<output name="dram_io_ptr_clk_inv_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="55" nStmts="0" nExprs="0" nInputs="18" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="37" />
</block>
<block name="dram2_ddr2_rptr">
<input name="io_dram_data_valid"/>
<input name="io_dram_ecc_in"/>
<input name="io_dram_data_in"/>
<input name="dram_io_cas_l"/>
<input name="dram_io_channel_disabled"/>
<input name="dram_io_cke"/>
<input name="dram_io_clk_enable"/>
<input name="dram_io_drive_data"/>
<input name="dram_io_drive_enable"/>
<input name="dram_io_pad_clk_inv"/>
<input name="dram_io_pad_enable"/>
<input name="dram_io_ras_l"/>
<input name="dram_io_write_en_l"/>
<input name="dram_io_addr"/>
<input name="dram_io_bank"/>
<input name="dram_io_cs_l"/>
<input name="dram_io_data_out"/>
<input name="dram_io_ptr_clk_inv"/>
<output name="io_dram_data_valid_buf"/>
<output name="io_dram_ecc_in_buf"/>
<output name="io_dram_data_in_buf"/>
<output name="dram_io_cas_l_buf"/>
<output name="dram_io_channel_disabled_buf"/>
<output name="dram_io_cke_buf"/>
<output name="dram_io_clk_enable_buf"/>
<output name="dram_io_drive_data_buf"/>
<output name="dram_io_drive_enable_buf"/>
<output name="dram_io_pad_clk_inv_buf"/>
<output name="dram_io_pad_enable_buf"/>
<output name="dram_io_ras_l_buf"/>
<output name="dram_io_write_en_l_buf"/>
<output name="dram_io_addr_buf"/>
<output name="dram_io_bank_buf"/>
<output name="dram_io_cs_l_buf"/>
<output name="dram_io_data_out_buf"/>
<output name="dram_io_ptr_clk_inv_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="55" nStmts="0" nExprs="0" nInputs="18" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="37" />
</block>
<block name="dram3_ddr3_rptr">
<input name="io_dram_data_valid"/>
<input name="io_dram_ecc_in"/>
<input name="io_dram_data_in"/>
<input name="dram_io_cas_l"/>
<input name="dram_io_channel_disabled"/>
<input name="dram_io_cke"/>
<input name="dram_io_clk_enable"/>
<input name="dram_io_drive_data"/>
<input name="dram_io_drive_enable"/>
<input name="dram_io_pad_clk_inv"/>
<input name="dram_io_pad_enable"/>
<input name="dram_io_ras_l"/>
<input name="dram_io_write_en_l"/>
<input name="dram_io_addr"/>
<input name="dram_io_bank"/>
<input name="dram_io_cs_l"/>
<input name="dram_io_data_out"/>
<input name="dram_io_ptr_clk_inv"/>
<output name="io_dram_data_valid_buf"/>
<output name="io_dram_ecc_in_buf"/>
<output name="io_dram_data_in_buf"/>
<output name="dram_io_cas_l_buf"/>
<output name="dram_io_channel_disabled_buf"/>
<output name="dram_io_cke_buf"/>
<output name="dram_io_clk_enable_buf"/>
<output name="dram_io_drive_data_buf"/>
<output name="dram_io_drive_enable_buf"/>
<output name="dram_io_pad_clk_inv_buf"/>
<output name="dram_io_pad_enable_buf"/>
<output name="dram_io_ras_l_buf"/>
<output name="dram_io_write_en_l_buf"/>
<output name="dram_io_addr_buf"/>
<output name="dram_io_bank_buf"/>
<output name="dram_io_cs_l_buf"/>
<output name="dram_io_data_out_buf"/>
<output name="dram_io_ptr_clk_inv_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="55" nStmts="0" nExprs="0" nInputs="18" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="37" />
</block>
<block name="dram_ddr_pad_rptr">
<input name="io_dram_data_valid"/>
<input name="io_dram_ecc_in"/>
<input name="io_dram_data_in"/>
<input name="dram_io_cas_l"/>
<input name="dram_io_channel_disabled"/>
<input name="dram_io_cke"/>
<input name="dram_io_clk_enable"/>
<input name="dram_io_drive_data"/>
<input name="dram_io_drive_enable"/>
<input name="dram_io_pad_clk_inv"/>
<input name="dram_io_pad_enable"/>
<input name="dram_io_ras_l"/>
<input name="dram_io_write_en_l"/>
<input name="dram_io_addr"/>
<input name="dram_io_bank"/>
<input name="dram_io_cs_l"/>
<input name="dram_io_data_out"/>
<input name="dram_io_ptr_clk_inv"/>
<output name="io_dram_data_valid_buf"/>
<output name="io_dram_ecc_in_buf"/>
<output name="io_dram_data_in_buf"/>
<output name="dram_io_cas_l_buf"/>
<output name="dram_io_channel_disabled_buf"/>
<output name="dram_io_cke_buf"/>
<output name="dram_io_clk_enable_buf"/>
<output name="dram_io_drive_data_buf"/>
<output name="dram_io_drive_enable_buf"/>
<output name="dram_io_pad_clk_inv_buf"/>
<output name="dram_io_pad_enable_buf"/>
<output name="dram_io_ras_l_buf"/>
<output name="dram_io_write_en_l_buf"/>
<output name="dram_io_addr_buf"/>
<output name="dram_io_bank_buf"/>
<output name="dram_io_cs_l_buf"/>
<output name="dram_io_data_out_buf"/>
<output name="dram_io_ptr_clk_inv_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="55" nStmts="0" nExprs="0" nInputs="18" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="37" />
</block>
<block name="dram_ddr_pad_rptr_south">
<input name="io_dram_data_valid"/>
<input name="io_dram_ecc_in"/>
<input name="io_dram_data_in"/>
<input name="dram_io_cas_l"/>
<input name="dram_io_channel_disabled"/>
<input name="dram_io_cke"/>
<input name="dram_io_clk_enable"/>
<input name="dram_io_drive_data"/>
<input name="dram_io_drive_enable"/>
<input name="dram_io_pad_clk_inv"/>
<input name="dram_io_pad_enable"/>
<input name="dram_io_ras_l"/>
<input name="dram_io_write_en_l"/>
<input name="dram_io_addr"/>
<input name="dram_io_bank"/>
<input name="dram_io_cs_l"/>
<input name="dram_io_data_out"/>
<input name="dram_io_ptr_clk_inv"/>
<output name="io_dram_data_valid_buf"/>
<output name="io_dram_ecc_in_buf"/>
<output name="io_dram_data_in_buf"/>
<output name="dram_io_cas_l_buf"/>
<output name="dram_io_channel_disabled_buf"/>
<output name="dram_io_cke_buf"/>
<output name="dram_io_clk_enable_buf"/>
<output name="dram_io_drive_data_buf"/>
<output name="dram_io_drive_enable_buf"/>
<output name="dram_io_pad_clk_inv_buf"/>
<output name="dram_io_pad_enable_buf"/>
<output name="dram_io_ras_l_buf"/>
<output name="dram_io_write_en_l_buf"/>
<output name="dram_io_addr_buf"/>
<output name="dram_io_bank_buf"/>
<output name="dram_io_cs_l_buf"/>
<output name="dram_io_data_out_buf"/>
<output name="dram_io_ptr_clk_inv_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="55" nStmts="0" nExprs="0" nInputs="18" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="37" />
</block>
<block name="dram_ddr_rptr">
<input name="io_dram_data_valid"/>
<input name="io_dram_ecc_in"/>
<input name="io_dram_data_in"/>
<input name="dram_io_cas_l"/>
<input name="dram_io_channel_disabled"/>
<input name="dram_io_cke"/>
<input name="dram_io_clk_enable"/>
<input name="dram_io_drive_data"/>
<input name="dram_io_drive_enable"/>
<input name="dram_io_pad_clk_inv"/>
<input name="dram_io_pad_enable"/>
<input name="dram_io_ras_l"/>
<input name="dram_io_write_en_l"/>
<input name="dram_io_addr"/>
<input name="dram_io_bank"/>
<input name="dram_io_cs_l"/>
<input name="dram_io_data_out"/>
<input name="dram_io_ptr_clk_inv"/>
<output name="io_dram_data_valid_buf"/>
<output name="io_dram_ecc_in_buf"/>
<output name="io_dram_data_in_buf"/>
<output name="dram_io_cas_l_buf"/>
<output name="dram_io_channel_disabled_buf"/>
<output name="dram_io_cke_buf"/>
<output name="dram_io_clk_enable_buf"/>
<output name="dram_io_drive_data_buf"/>
<output name="dram_io_drive_enable_buf"/>
<output name="dram_io_pad_clk_inv_buf"/>
<output name="dram_io_pad_enable_buf"/>
<output name="dram_io_ras_l_buf"/>
<output name="dram_io_write_en_l_buf"/>
<output name="dram_io_addr_buf"/>
<output name="dram_io_bank_buf"/>
<output name="dram_io_cs_l_buf"/>
<output name="dram_io_data_out_buf"/>
<output name="dram_io_ptr_clk_inv_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="55" nStmts="0" nExprs="0" nInputs="18" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="37" />
</block>
<block name="dram_ddr_rptr_south">
<input name="io_dram_data_valid"/>
<input name="io_dram_ecc_in"/>
<input name="io_dram_data_in"/>
<input name="dram_io_cas_l"/>
<input name="dram_io_channel_disabled"/>
<input name="dram_io_cke"/>
<input name="dram_io_clk_enable"/>
<input name="dram_io_drive_data"/>
<input name="dram_io_drive_enable"/>
<input name="dram_io_pad_clk_inv"/>
<input name="dram_io_pad_enable"/>
<input name="dram_io_ras_l"/>
<input name="dram_io_write_en_l"/>
<input name="dram_io_addr"/>
<input name="dram_io_bank"/>
<input name="dram_io_cs_l"/>
<input name="dram_io_data_out"/>
<input name="dram_io_ptr_clk_inv"/>
<output name="io_dram_data_valid_buf"/>
<output name="io_dram_ecc_in_buf"/>
<output name="io_dram_data_in_buf"/>
<output name="dram_io_cas_l_buf"/>
<output name="dram_io_channel_disabled_buf"/>
<output name="dram_io_cke_buf"/>
<output name="dram_io_clk_enable_buf"/>
<output name="dram_io_drive_data_buf"/>
<output name="dram_io_drive_enable_buf"/>
<output name="dram_io_pad_clk_inv_buf"/>
<output name="dram_io_pad_enable_buf"/>
<output name="dram_io_ras_l_buf"/>
<output name="dram_io_write_en_l_buf"/>
<output name="dram_io_addr_buf"/>
<output name="dram_io_bank_buf"/>
<output name="dram_io_cs_l_buf"/>
<output name="dram_io_data_out_buf"/>
<output name="dram_io_ptr_clk_inv_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="55" nStmts="0" nExprs="0" nInputs="18" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="37" />
</block>
<block name="dram_l2_buf2">
<input name="dram_scbuf_data_r2"/>
<input name="dram_scbuf_ecc_r2"/>
<input name="scbuf_dram_wr_data_r5"/>
<input name="scbuf_dram_data_vld_r5"/>
<input name="scbuf_dram_data_mecc_r5"/>
<input name="sctag_dram_rd_req"/>
<input name="sctag_dram_rd_dummy_req"/>
<input name="sctag_dram_rd_req_id"/>
<input name="sctag_dram_addr"/>
<input name="sctag_dram_wr_req"/>
<input name="dram_sctag_rd_ack"/>
<input name="dram_sctag_wr_ack"/>
<input name="dram_sctag_chunk_id_r0"/>
<input name="dram_sctag_data_vld_r0"/>
<input name="dram_sctag_rd_req_id_r0"/>
<input name="dram_sctag_secc_err_r2"/>
<input name="dram_sctag_mecc_err_r2"/>
<input name="dram_sctag_scb_mecc_err"/>
<input name="dram_sctag_scb_secc_err"/>
<output name="dram_scbuf_data_r2_buf"/>
<output name="dram_scbuf_ecc_r2_buf"/>
<output name="scbuf_dram_wr_data_r5_buf"/>
<output name="scbuf_dram_data_vld_r5_buf"/>
<output name="scbuf_dram_data_mecc_r5_buf"/>
<output name="sctag_dram_rd_req_buf"/>
<output name="sctag_dram_rd_dummy_req_buf"/>
<output name="sctag_dram_rd_req_id_buf"/>
<output name="sctag_dram_addr_buf"/>
<output name="sctag_dram_wr_req_buf"/>
<output name="dram_sctag_rd_ack_buf"/>
<output name="dram_sctag_wr_ack_buf"/>
<output name="dram_sctag_chunk_id_r0_buf"/>
<output name="dram_sctag_data_vld_r0_buf"/>
<output name="dram_sctag_rd_req_id_r0_buf"/>
<output name="dram_sctag_secc_err_r2_buf"/>
<output name="dram_sctag_mecc_err_r2_buf"/>
<output name="dram_sctag_scb_mecc_err_buf"/>
<output name="dram_sctag_scb_secc_err_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="58" nStmts="0" nExprs="0" nInputs="19" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="19" nOther="39" />
</block>
<block name="dram_sc_0_rep2">
<input name="dram_scbuf_data_r2"/>
<input name="dram_scbuf_ecc_r2"/>
<input name="scbuf_dram_wr_data_r5"/>
<input name="scbuf_dram_data_vld_r5"/>
<input name="scbuf_dram_data_mecc_r5"/>
<input name="sctag_dram_rd_req"/>
<input name="sctag_dram_rd_dummy_req"/>
<input name="sctag_dram_rd_req_id"/>
<input name="sctag_dram_addr"/>
<input name="sctag_dram_wr_req"/>
<input name="dram_sctag_rd_ack"/>
<input name="dram_sctag_wr_ack"/>
<input name="dram_sctag_chunk_id_r0"/>
<input name="dram_sctag_data_vld_r0"/>
<input name="dram_sctag_rd_req_id_r0"/>
<input name="dram_sctag_secc_err_r2"/>
<input name="dram_sctag_mecc_err_r2"/>
<input name="dram_sctag_scb_mecc_err"/>
<input name="dram_sctag_scb_secc_err"/>
<output name="dram_scbuf_data_r2_buf"/>
<output name="dram_scbuf_ecc_r2_buf"/>
<output name="scbuf_dram_wr_data_r5_buf"/>
<output name="scbuf_dram_data_vld_r5_buf"/>
<output name="scbuf_dram_data_mecc_r5_buf"/>
<output name="sctag_dram_rd_req_buf"/>
<output name="sctag_dram_rd_dummy_req_buf"/>
<output name="sctag_dram_rd_req_id_buf"/>
<output name="sctag_dram_addr_buf"/>
<output name="sctag_dram_wr_req_buf"/>
<output name="dram_sctag_rd_ack_buf"/>
<output name="dram_sctag_wr_ack_buf"/>
<output name="dram_sctag_chunk_id_r0_buf"/>
<output name="dram_sctag_data_vld_r0_buf"/>
<output name="dram_sctag_rd_req_id_r0_buf"/>
<output name="dram_sctag_secc_err_r2_buf"/>
<output name="dram_sctag_mecc_err_r2_buf"/>
<output name="dram_sctag_scb_mecc_err_buf"/>
<output name="dram_sctag_scb_secc_err_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="58" nStmts="0" nExprs="0" nInputs="19" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="19" nOther="39" />
</block>
<block name="dram_sc_1_rep2">
<input name="dram_scbuf_data_r2"/>
<input name="dram_scbuf_ecc_r2"/>
<input name="scbuf_dram_wr_data_r5"/>
<input name="scbuf_dram_data_vld_r5"/>
<input name="scbuf_dram_data_mecc_r5"/>
<input name="sctag_dram_rd_req"/>
<input name="sctag_dram_rd_dummy_req"/>
<input name="sctag_dram_rd_req_id"/>
<input name="sctag_dram_addr"/>
<input name="sctag_dram_wr_req"/>
<input name="dram_sctag_rd_ack"/>
<input name="dram_sctag_wr_ack"/>
<input name="dram_sctag_chunk_id_r0"/>
<input name="dram_sctag_data_vld_r0"/>
<input name="dram_sctag_rd_req_id_r0"/>
<input name="dram_sctag_secc_err_r2"/>
<input name="dram_sctag_mecc_err_r2"/>
<input name="dram_sctag_scb_mecc_err"/>
<input name="dram_sctag_scb_secc_err"/>
<output name="dram_scbuf_data_r2_buf"/>
<output name="dram_scbuf_ecc_r2_buf"/>
<output name="scbuf_dram_wr_data_r5_buf"/>
<output name="scbuf_dram_data_vld_r5_buf"/>
<output name="scbuf_dram_data_mecc_r5_buf"/>
<output name="sctag_dram_rd_req_buf"/>
<output name="sctag_dram_rd_dummy_req_buf"/>
<output name="sctag_dram_rd_req_id_buf"/>
<output name="sctag_dram_addr_buf"/>
<output name="sctag_dram_wr_req_buf"/>
<output name="dram_sctag_rd_ack_buf"/>
<output name="dram_sctag_wr_ack_buf"/>
<output name="dram_sctag_chunk_id_r0_buf"/>
<output name="dram_sctag_data_vld_r0_buf"/>
<output name="dram_sctag_rd_req_id_r0_buf"/>
<output name="dram_sctag_secc_err_r2_buf"/>
<output name="dram_sctag_mecc_err_r2_buf"/>
<output name="dram_sctag_scb_mecc_err_buf"/>
<output name="dram_sctag_scb_secc_err_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="58" nStmts="0" nExprs="0" nInputs="19" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="19" nOther="39" />
</block>
<block name="ff_jbi_sc0_1">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="jbi_sctag_req_d1"/>
<output name="scbuf_jbi_data_d1"/>
<output name="jbi_scbuf_ecc_d1"/>
<output name="jbi_sctag_req_vld_d1"/>
<output name="scbuf_jbi_ctag_vld_d1"/>
<output name="scbuf_jbi_ue_err_d1"/>
<output name="sctag_jbi_iq_dequeue_d1"/>
<output name="sctag_jbi_wib_dequeue_d1"/>
<output name="sctag_jbi_por_req_d1"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="71" nStmts="0" nExprs="19" nInputs="12" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="52" />
</block>
<block name="dram_sc_2_rep2">
<input name="dram_scbuf_data_r2"/>
<input name="dram_scbuf_ecc_r2"/>
<input name="scbuf_dram_wr_data_r5"/>
<input name="scbuf_dram_data_vld_r5"/>
<input name="scbuf_dram_data_mecc_r5"/>
<input name="sctag_dram_rd_req"/>
<input name="sctag_dram_rd_dummy_req"/>
<input name="sctag_dram_rd_req_id"/>
<input name="sctag_dram_addr"/>
<input name="sctag_dram_wr_req"/>
<input name="dram_sctag_rd_ack"/>
<input name="dram_sctag_wr_ack"/>
<input name="dram_sctag_chunk_id_r0"/>
<input name="dram_sctag_data_vld_r0"/>
<input name="dram_sctag_rd_req_id_r0"/>
<input name="dram_sctag_secc_err_r2"/>
<input name="dram_sctag_mecc_err_r2"/>
<input name="dram_sctag_scb_mecc_err"/>
<input name="dram_sctag_scb_secc_err"/>
<output name="dram_scbuf_data_r2_buf"/>
<output name="dram_scbuf_ecc_r2_buf"/>
<output name="scbuf_dram_wr_data_r5_buf"/>
<output name="scbuf_dram_data_vld_r5_buf"/>
<output name="scbuf_dram_data_mecc_r5_buf"/>
<output name="sctag_dram_rd_req_buf"/>
<output name="sctag_dram_rd_dummy_req_buf"/>
<output name="sctag_dram_rd_req_id_buf"/>
<output name="sctag_dram_addr_buf"/>
<output name="sctag_dram_wr_req_buf"/>
<output name="dram_sctag_rd_ack_buf"/>
<output name="dram_sctag_wr_ack_buf"/>
<output name="dram_sctag_chunk_id_r0_buf"/>
<output name="dram_sctag_data_vld_r0_buf"/>
<output name="dram_sctag_rd_req_id_r0_buf"/>
<output name="dram_sctag_secc_err_r2_buf"/>
<output name="dram_sctag_mecc_err_r2_buf"/>
<output name="dram_sctag_scb_mecc_err_buf"/>
<output name="dram_sctag_scb_secc_err_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="58" nStmts="0" nExprs="0" nInputs="19" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="19" nOther="39" />
</block>
<block name="dram_sc_3_rep2">
<input name="dram_scbuf_data_r2"/>
<input name="dram_scbuf_ecc_r2"/>
<input name="scbuf_dram_wr_data_r5"/>
<input name="scbuf_dram_data_vld_r5"/>
<input name="scbuf_dram_data_mecc_r5"/>
<input name="sctag_dram_rd_req"/>
<input name="sctag_dram_rd_dummy_req"/>
<input name="sctag_dram_rd_req_id"/>
<input name="sctag_dram_addr"/>
<input name="sctag_dram_wr_req"/>
<input name="dram_sctag_rd_ack"/>
<input name="dram_sctag_wr_ack"/>
<input name="dram_sctag_chunk_id_r0"/>
<input name="dram_sctag_data_vld_r0"/>
<input name="dram_sctag_rd_req_id_r0"/>
<input name="dram_sctag_secc_err_r2"/>
<input name="dram_sctag_mecc_err_r2"/>
<input name="dram_sctag_scb_mecc_err"/>
<input name="dram_sctag_scb_secc_err"/>
<output name="dram_scbuf_data_r2_buf"/>
<output name="dram_scbuf_ecc_r2_buf"/>
<output name="scbuf_dram_wr_data_r5_buf"/>
<output name="scbuf_dram_data_vld_r5_buf"/>
<output name="scbuf_dram_data_mecc_r5_buf"/>
<output name="sctag_dram_rd_req_buf"/>
<output name="sctag_dram_rd_dummy_req_buf"/>
<output name="sctag_dram_rd_req_id_buf"/>
<output name="sctag_dram_addr_buf"/>
<output name="sctag_dram_wr_req_buf"/>
<output name="dram_sctag_rd_ack_buf"/>
<output name="dram_sctag_wr_ack_buf"/>
<output name="dram_sctag_chunk_id_r0_buf"/>
<output name="dram_sctag_data_vld_r0_buf"/>
<output name="dram_sctag_rd_req_id_r0_buf"/>
<output name="dram_sctag_secc_err_r2_buf"/>
<output name="dram_sctag_mecc_err_r2_buf"/>
<output name="dram_sctag_scb_mecc_err_buf"/>
<output name="dram_sctag_scb_secc_err_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="58" nStmts="0" nExprs="0" nInputs="19" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="19" nOther="39" />
</block>
<block name="ff_dram_sc_bank0">
<input name="dram_scbuf_data_r2"/>
<input name="dram_scbuf_ecc_r2"/>
<input name="scbuf_dram_wr_data_r5"/>
<input name="scbuf_dram_data_vld_r5"/>
<input name="scbuf_dram_data_mecc_r5"/>
<input name="sctag_dram_rd_req"/>
<input name="sctag_dram_rd_dummy_req"/>
<input name="sctag_dram_rd_req_id"/>
<input name="sctag_dram_addr"/>
<input name="sctag_dram_wr_req"/>
<input name="dram_sctag_rd_ack"/>
<input name="dram_sctag_wr_ack"/>
<input name="dram_sctag_chunk_id_r0"/>
<input name="dram_sctag_data_vld_r0"/>
<input name="dram_sctag_rd_req_id_r0"/>
<input name="dram_sctag_secc_err_r2"/>
<input name="dram_sctag_mecc_err_r2"/>
<input name="dram_sctag_scb_mecc_err"/>
<input name="dram_sctag_scb_secc_err"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="dram_scbuf_data_r2_d1"/>
<output name="dram_scbuf_ecc_r2_d1"/>
<output name="scbuf_dram_wr_data_r5_d1"/>
<output name="scbuf_dram_data_vld_r5_d1"/>
<output name="scbuf_dram_data_mecc_r5_d1"/>
<output name="sctag_dram_rd_req_d1"/>
<output name="sctag_dram_rd_dummy_req_d1"/>
<output name="sctag_dram_rd_req_id_d1"/>
<output name="sctag_dram_addr_d1"/>
<output name="sctag_dram_wr_req_d1"/>
<output name="dram_sctag_rd_ack_d1"/>
<output name="dram_sctag_wr_ack_d1"/>
<output name="dram_sctag_chunk_id_r0_d1"/>
<output name="dram_sctag_data_vld_r0_d1"/>
<output name="dram_sctag_rd_req_id_r0_d1"/>
<output name="dram_sctag_secc_err_r2_d1"/>
<output name="dram_sctag_mecc_err_r2_d1"/>
<output name="dram_sctag_scb_mecc_err_d1"/>
<output name="dram_sctag_scb_secc_err_d1"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="147" nStmts="0" nExprs="40" nInputs="22" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="107" />
</block>
<block name="ff_dram_sc_bank1">
<input name="dram_scbuf_data_r2"/>
<input name="dram_scbuf_ecc_r2"/>
<input name="scbuf_dram_wr_data_r5"/>
<input name="scbuf_dram_data_vld_r5"/>
<input name="scbuf_dram_data_mecc_r5"/>
<input name="sctag_dram_rd_req"/>
<input name="sctag_dram_rd_dummy_req"/>
<input name="sctag_dram_rd_req_id"/>
<input name="sctag_dram_addr"/>
<input name="sctag_dram_wr_req"/>
<input name="dram_sctag_rd_ack"/>
<input name="dram_sctag_wr_ack"/>
<input name="dram_sctag_chunk_id_r0"/>
<input name="dram_sctag_data_vld_r0"/>
<input name="dram_sctag_rd_req_id_r0"/>
<input name="dram_sctag_secc_err_r2"/>
<input name="dram_sctag_mecc_err_r2"/>
<input name="dram_sctag_scb_mecc_err"/>
<input name="dram_sctag_scb_secc_err"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="dram_scbuf_data_r2_d1"/>
<output name="dram_scbuf_ecc_r2_d1"/>
<output name="scbuf_dram_wr_data_r5_d1"/>
<output name="scbuf_dram_data_vld_r5_d1"/>
<output name="scbuf_dram_data_mecc_r5_d1"/>
<output name="sctag_dram_rd_req_d1"/>
<output name="sctag_dram_rd_dummy_req_d1"/>
<output name="sctag_dram_rd_req_id_d1"/>
<output name="sctag_dram_addr_d1"/>
<output name="sctag_dram_wr_req_d1"/>
<output name="dram_sctag_rd_ack_d1"/>
<output name="dram_sctag_wr_ack_d1"/>
<output name="dram_sctag_chunk_id_r0_d1"/>
<output name="dram_sctag_data_vld_r0_d1"/>
<output name="dram_sctag_rd_req_id_r0_d1"/>
<output name="dram_sctag_secc_err_r2_d1"/>
<output name="dram_sctag_mecc_err_r2_d1"/>
<output name="dram_sctag_scb_mecc_err_d1"/>
<output name="dram_sctag_scb_secc_err_d1"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="147" nStmts="0" nExprs="40" nInputs="22" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="107" />
</block>
<block name="ff_dram_sc_bank2">
<input name="dram_scbuf_data_r2"/>
<input name="dram_scbuf_ecc_r2"/>
<input name="scbuf_dram_wr_data_r5"/>
<input name="scbuf_dram_data_vld_r5"/>
<input name="scbuf_dram_data_mecc_r5"/>
<input name="sctag_dram_rd_req"/>
<input name="sctag_dram_rd_dummy_req"/>
<input name="sctag_dram_rd_req_id"/>
<input name="sctag_dram_addr"/>
<input name="sctag_dram_wr_req"/>
<input name="dram_sctag_rd_ack"/>
<input name="dram_sctag_wr_ack"/>
<input name="dram_sctag_chunk_id_r0"/>
<input name="dram_sctag_data_vld_r0"/>
<input name="dram_sctag_rd_req_id_r0"/>
<input name="dram_sctag_secc_err_r2"/>
<input name="dram_sctag_mecc_err_r2"/>
<input name="dram_sctag_scb_mecc_err"/>
<input name="dram_sctag_scb_secc_err"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="dram_scbuf_data_r2_d1"/>
<output name="dram_scbuf_ecc_r2_d1"/>
<output name="scbuf_dram_wr_data_r5_d1"/>
<output name="scbuf_dram_data_vld_r5_d1"/>
<output name="scbuf_dram_data_mecc_r5_d1"/>
<output name="sctag_dram_rd_req_d1"/>
<output name="sctag_dram_rd_dummy_req_d1"/>
<output name="sctag_dram_rd_req_id_d1"/>
<output name="sctag_dram_addr_d1"/>
<output name="sctag_dram_wr_req_d1"/>
<output name="dram_sctag_rd_ack_d1"/>
<output name="dram_sctag_wr_ack_d1"/>
<output name="dram_sctag_chunk_id_r0_d1"/>
<output name="dram_sctag_data_vld_r0_d1"/>
<output name="dram_sctag_rd_req_id_r0_d1"/>
<output name="dram_sctag_secc_err_r2_d1"/>
<output name="dram_sctag_mecc_err_r2_d1"/>
<output name="dram_sctag_scb_mecc_err_d1"/>
<output name="dram_sctag_scb_secc_err_d1"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="147" nStmts="0" nExprs="40" nInputs="22" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="107" />
</block>
<block name="ff_dram_sc_bank3">
<input name="dram_scbuf_data_r2"/>
<input name="dram_scbuf_ecc_r2"/>
<input name="scbuf_dram_wr_data_r5"/>
<input name="scbuf_dram_data_vld_r5"/>
<input name="scbuf_dram_data_mecc_r5"/>
<input name="sctag_dram_rd_req"/>
<input name="sctag_dram_rd_dummy_req"/>
<input name="sctag_dram_rd_req_id"/>
<input name="sctag_dram_addr"/>
<input name="sctag_dram_wr_req"/>
<input name="dram_sctag_rd_ack"/>
<input name="dram_sctag_wr_ack"/>
<input name="dram_sctag_chunk_id_r0"/>
<input name="dram_sctag_data_vld_r0"/>
<input name="dram_sctag_rd_req_id_r0"/>
<input name="dram_sctag_secc_err_r2"/>
<input name="dram_sctag_mecc_err_r2"/>
<input name="dram_sctag_scb_mecc_err"/>
<input name="dram_sctag_scb_secc_err"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="dram_scbuf_data_r2_d1"/>
<output name="dram_scbuf_ecc_r2_d1"/>
<output name="scbuf_dram_wr_data_r5_d1"/>
<output name="scbuf_dram_data_vld_r5_d1"/>
<output name="scbuf_dram_data_mecc_r5_d1"/>
<output name="sctag_dram_rd_req_d1"/>
<output name="sctag_dram_rd_dummy_req_d1"/>
<output name="sctag_dram_rd_req_id_d1"/>
<output name="sctag_dram_addr_d1"/>
<output name="sctag_dram_wr_req_d1"/>
<output name="dram_sctag_rd_ack_d1"/>
<output name="dram_sctag_wr_ack_d1"/>
<output name="dram_sctag_chunk_id_r0_d1"/>
<output name="dram_sctag_data_vld_r0_d1"/>
<output name="dram_sctag_rd_req_id_r0_d1"/>
<output name="dram_sctag_secc_err_r2_d1"/>
<output name="dram_sctag_mecc_err_r2_d1"/>
<output name="dram_sctag_scb_mecc_err_d1"/>
<output name="dram_sctag_scb_secc_err_d1"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="147" nStmts="0" nExprs="40" nInputs="22" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="107" />
</block>
<block name="ff_jbi_sc0_2">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="jbi_sctag_req_d1"/>
<output name="scbuf_jbi_data_d1"/>
<output name="jbi_scbuf_ecc_d1"/>
<output name="jbi_sctag_req_vld_d1"/>
<output name="scbuf_jbi_ctag_vld_d1"/>
<output name="scbuf_jbi_ue_err_d1"/>
<output name="sctag_jbi_iq_dequeue_d1"/>
<output name="sctag_jbi_wib_dequeue_d1"/>
<output name="sctag_jbi_por_req_d1"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="71" nStmts="0" nExprs="19" nInputs="12" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="52" />
</block>
<block name="ff_jbi_sc1_1">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="jbi_sctag_req_d1"/>
<output name="scbuf_jbi_data_d1"/>
<output name="jbi_scbuf_ecc_d1"/>
<output name="jbi_sctag_req_vld_d1"/>
<output name="scbuf_jbi_ctag_vld_d1"/>
<output name="scbuf_jbi_ue_err_d1"/>
<output name="sctag_jbi_iq_dequeue_d1"/>
<output name="sctag_jbi_wib_dequeue_d1"/>
<output name="sctag_jbi_por_req_d1"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="71" nStmts="0" nExprs="19" nInputs="12" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="52" />
</block>
<block name="ff_jbi_sc1_2">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="jbi_sctag_req_d1"/>
<output name="scbuf_jbi_data_d1"/>
<output name="jbi_scbuf_ecc_d1"/>
<output name="jbi_sctag_req_vld_d1"/>
<output name="scbuf_jbi_ctag_vld_d1"/>
<output name="scbuf_jbi_ue_err_d1"/>
<output name="sctag_jbi_iq_dequeue_d1"/>
<output name="sctag_jbi_wib_dequeue_d1"/>
<output name="sctag_jbi_por_req_d1"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="71" nStmts="0" nExprs="19" nInputs="12" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="52" />
</block>
<block name="ff_jbi_sc2_1">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="jbi_sctag_req_d1"/>
<output name="scbuf_jbi_data_d1"/>
<output name="jbi_scbuf_ecc_d1"/>
<output name="jbi_sctag_req_vld_d1"/>
<output name="scbuf_jbi_ctag_vld_d1"/>
<output name="scbuf_jbi_ue_err_d1"/>
<output name="sctag_jbi_iq_dequeue_d1"/>
<output name="sctag_jbi_wib_dequeue_d1"/>
<output name="sctag_jbi_por_req_d1"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="71" nStmts="0" nExprs="19" nInputs="12" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="52" />
</block>
<block name="ff_jbi_sc2_2">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="jbi_sctag_req_d1"/>
<output name="scbuf_jbi_data_d1"/>
<output name="jbi_scbuf_ecc_d1"/>
<output name="jbi_sctag_req_vld_d1"/>
<output name="scbuf_jbi_ctag_vld_d1"/>
<output name="scbuf_jbi_ue_err_d1"/>
<output name="sctag_jbi_iq_dequeue_d1"/>
<output name="sctag_jbi_wib_dequeue_d1"/>
<output name="sctag_jbi_por_req_d1"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="71" nStmts="0" nExprs="19" nInputs="12" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="52" />
</block>
<block name="ff_jbi_sc3_1">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="jbi_sctag_req_d1"/>
<output name="scbuf_jbi_data_d1"/>
<output name="jbi_scbuf_ecc_d1"/>
<output name="jbi_sctag_req_vld_d1"/>
<output name="scbuf_jbi_ctag_vld_d1"/>
<output name="scbuf_jbi_ue_err_d1"/>
<output name="sctag_jbi_iq_dequeue_d1"/>
<output name="sctag_jbi_wib_dequeue_d1"/>
<output name="sctag_jbi_por_req_d1"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="71" nStmts="0" nExprs="19" nInputs="12" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="52" />
</block>
<block name="ff_jbi_sc3_2">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="jbi_sctag_req_d1"/>
<output name="scbuf_jbi_data_d1"/>
<output name="jbi_scbuf_ecc_d1"/>
<output name="jbi_sctag_req_vld_d1"/>
<output name="scbuf_jbi_ctag_vld_d1"/>
<output name="scbuf_jbi_ue_err_d1"/>
<output name="sctag_jbi_iq_dequeue_d1"/>
<output name="sctag_jbi_wib_dequeue_d1"/>
<output name="sctag_jbi_por_req_d1"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="71" nStmts="0" nExprs="19" nInputs="12" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="52" />
</block>
<block name="iob_ccx_rptr">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="iob_jbi_rptr_0">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="iob_jbi_rptr_1">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="jbi_l2_buf2">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<output name="jbi_sctag_req_buf"/>
<output name="scbuf_jbi_data_buf"/>
<output name="jbi_scbuf_ecc_buf"/>
<output name="jbi_sctag_req_vld_buf"/>
<output name="scbuf_jbi_ctag_vld_buf"/>
<output name="scbuf_jbi_ue_err_buf"/>
<output name="sctag_jbi_iq_dequeue_buf"/>
<output name="sctag_jbi_wib_dequeue_buf"/>
<output name="sctag_jbi_por_req_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="0" nInputs="9" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="19" />
</block>
<block name="rep_jbi_sc0_2">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<output name="jbi_sctag_req_buf"/>
<output name="scbuf_jbi_data_buf"/>
<output name="jbi_scbuf_ecc_buf"/>
<output name="jbi_sctag_req_vld_buf"/>
<output name="scbuf_jbi_ctag_vld_buf"/>
<output name="scbuf_jbi_ue_err_buf"/>
<output name="sctag_jbi_iq_dequeue_buf"/>
<output name="sctag_jbi_wib_dequeue_buf"/>
<output name="sctag_jbi_por_req_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="0" nInputs="9" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="19" />
</block>
<block name="rep_jbi_sc1_2">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<output name="jbi_sctag_req_buf"/>
<output name="scbuf_jbi_data_buf"/>
<output name="jbi_scbuf_ecc_buf"/>
<output name="jbi_sctag_req_vld_buf"/>
<output name="scbuf_jbi_ctag_vld_buf"/>
<output name="scbuf_jbi_ue_err_buf"/>
<output name="sctag_jbi_iq_dequeue_buf"/>
<output name="sctag_jbi_wib_dequeue_buf"/>
<output name="sctag_jbi_por_req_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="0" nInputs="9" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="19" />
</block>
<block name="rep_jbi_sc2_2">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<output name="jbi_sctag_req_buf"/>
<output name="scbuf_jbi_data_buf"/>
<output name="jbi_scbuf_ecc_buf"/>
<output name="jbi_sctag_req_vld_buf"/>
<output name="scbuf_jbi_ctag_vld_buf"/>
<output name="scbuf_jbi_ue_err_buf"/>
<output name="sctag_jbi_iq_dequeue_buf"/>
<output name="sctag_jbi_wib_dequeue_buf"/>
<output name="sctag_jbi_por_req_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="0" nInputs="9" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="19" />
</block>
<block name="rep_jbi_sc3_2">
<input name="jbi_sctag_req"/>
<input name="scbuf_jbi_data"/>
<input name="jbi_scbuf_ecc"/>
<input name="jbi_sctag_req_vld"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="sctag_jbi_por_req"/>
<output name="jbi_sctag_req_buf"/>
<output name="scbuf_jbi_data_buf"/>
<output name="jbi_scbuf_ecc_buf"/>
<output name="jbi_sctag_req_vld_buf"/>
<output name="scbuf_jbi_ctag_vld_buf"/>
<output name="scbuf_jbi_ue_err_buf"/>
<output name="sctag_jbi_iq_dequeue_buf"/>
<output name="sctag_jbi_wib_dequeue_buf"/>
<output name="sctag_jbi_por_req_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="0" nInputs="9" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="19" />
</block>
<block name="sc_0_1_dbg_rptr">
<input name="dbgbus_b0"/>
<input name="dbgbus_b1"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="l2_dbgbus_out"/>
<output name="enable_01"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="84" nStmts="0" nExprs="31" nInputs="5" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="52" />
</block>
<block name="sc_2_3_dbg_rptr">
<input name="dbgbus_b0"/>
<input name="dbgbus_b1"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="l2_dbgbus_out"/>
<output name="enable_01"/>
<output name="so"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="84" nStmts="0" nExprs="31" nInputs="5" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="52" />
</block>
<block name="sctag_cpx_rptr_0">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sctag_cpx_rptr_1">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sctag_cpx_rptr_2">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sctag_cpx_rptr_3">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sctag_pcx_rptr_0">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sctag_pcx_rptr_1">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sctag_pcx_rptr_2">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sctag_pcx_rptr_3">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sctag_scbuf_rptr0">
<input name="sctag_scbuf_fbrd_en_c3"/>
<input name="sctag_scbuf_fbrd_wl_c3"/>
<input name="sctag_scbuf_fbwr_wen_r2"/>
<input name="sctag_scbuf_fbwr_wl_r2"/>
<input name="sctag_scbuf_fbd_stdatasel_c3"/>
<input name="sctag_scbuf_stdecc_c3"/>
<input name="sctag_scbuf_ev_dword_r0"/>
<input name="sctag_scbuf_evict_en_r0"/>
<input name="sctag_scbuf_wbwr_wen_c6"/>
<input name="sctag_scbuf_wbwr_wl_c6"/>
<input name="sctag_scbuf_wbrd_en_r0"/>
<input name="sctag_scbuf_wbrd_wl_r0"/>
<input name="sctag_scbuf_rdma_wren_s2"/>
<input name="sctag_scbuf_rdma_wrwl_s2"/>
<input name="sctag_scbuf_rdma_rden_r0"/>
<input name="sctag_scbuf_rdma_rdwl_r0"/>
<input name="sctag_scbuf_ctag_en_c7"/>
<input name="sctag_scbuf_ctag_c7"/>
<input name="sctag_scbuf_req_en_c7"/>
<input name="sctag_scbuf_word_c7"/>
<input name="sctag_scbuf_word_vld_c7"/>
<input name="scbuf_sctag_ev_uerr_r5"/>
<input name="scbuf_sctag_ev_cerr_r5"/>
<input name="scbuf_sctag_rdma_uerr_c10"/>
<input name="scbuf_sctag_rdma_cerr_c10"/>
<output name="sctag_scbuf_fbrd_en_c3_buf"/>
<output name="sctag_scbuf_fbrd_wl_c3_buf"/>
<output name="sctag_scbuf_fbwr_wen_r2_buf"/>
<output name="sctag_scbuf_fbwr_wl_r2_buf"/>
<output name="sctag_scbuf_fbd_stdatasel_c3_buf"/>
<output name="sctag_scbuf_stdecc_c3_buf"/>
<output name="sctag_scbuf_ev_dword_r0_buf"/>
<output name="sctag_scbuf_evict_en_r0_buf"/>
<output name="sctag_scbuf_wbwr_wen_c6_buf"/>
<output name="sctag_scbuf_wbwr_wl_c6_buf"/>
<output name="sctag_scbuf_wbrd_en_r0_buf"/>
<output name="sctag_scbuf_wbrd_wl_r0_buf"/>
<output name="sctag_scbuf_rdma_wren_s2_buf"/>
<output name="sctag_scbuf_rdma_wrwl_s2_buf"/>
<output name="sctag_scbuf_rdma_rden_r0_buf"/>
<output name="sctag_scbuf_rdma_rdwl_r0_buf"/>
<output name="sctag_scbuf_ctag_en_c7_buf"/>
<output name="sctag_scbuf_ctag_c7_buf"/>
<output name="sctag_scbuf_req_en_c7_buf"/>
<output name="sctag_scbuf_word_c7_buf"/>
<output name="sctag_scbuf_word_vld_c7_buf"/>
<output name="scbuf_sctag_ev_uerr_r5_buf"/>
<output name="scbuf_sctag_ev_cerr_r5_buf"/>
<output name="scbuf_sctag_rdma_uerr_c10_buf"/>
<output name="scbuf_sctag_rdma_cerr_c10_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="76" nStmts="0" nExprs="0" nInputs="25" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="25" nOther="51" />
</block>
<block name="sctag_scbuf_rptr1">
<input name="sctag_scbuf_fbrd_en_c3"/>
<input name="sctag_scbuf_fbrd_wl_c3"/>
<input name="sctag_scbuf_fbwr_wen_r2"/>
<input name="sctag_scbuf_fbwr_wl_r2"/>
<input name="sctag_scbuf_fbd_stdatasel_c3"/>
<input name="sctag_scbuf_stdecc_c3"/>
<input name="sctag_scbuf_ev_dword_r0"/>
<input name="sctag_scbuf_evict_en_r0"/>
<input name="sctag_scbuf_wbwr_wen_c6"/>
<input name="sctag_scbuf_wbwr_wl_c6"/>
<input name="sctag_scbuf_wbrd_en_r0"/>
<input name="sctag_scbuf_wbrd_wl_r0"/>
<input name="sctag_scbuf_rdma_wren_s2"/>
<input name="sctag_scbuf_rdma_wrwl_s2"/>
<input name="sctag_scbuf_rdma_rden_r0"/>
<input name="sctag_scbuf_rdma_rdwl_r0"/>
<input name="sctag_scbuf_ctag_en_c7"/>
<input name="sctag_scbuf_ctag_c7"/>
<input name="sctag_scbuf_req_en_c7"/>
<input name="sctag_scbuf_word_c7"/>
<input name="sctag_scbuf_word_vld_c7"/>
<input name="scbuf_sctag_ev_uerr_r5"/>
<input name="scbuf_sctag_ev_cerr_r5"/>
<input name="scbuf_sctag_rdma_uerr_c10"/>
<input name="scbuf_sctag_rdma_cerr_c10"/>
<output name="sctag_scbuf_fbrd_en_c3_buf"/>
<output name="sctag_scbuf_fbrd_wl_c3_buf"/>
<output name="sctag_scbuf_fbwr_wen_r2_buf"/>
<output name="sctag_scbuf_fbwr_wl_r2_buf"/>
<output name="sctag_scbuf_fbd_stdatasel_c3_buf"/>
<output name="sctag_scbuf_stdecc_c3_buf"/>
<output name="sctag_scbuf_ev_dword_r0_buf"/>
<output name="sctag_scbuf_evict_en_r0_buf"/>
<output name="sctag_scbuf_wbwr_wen_c6_buf"/>
<output name="sctag_scbuf_wbwr_wl_c6_buf"/>
<output name="sctag_scbuf_wbrd_en_r0_buf"/>
<output name="sctag_scbuf_wbrd_wl_r0_buf"/>
<output name="sctag_scbuf_rdma_wren_s2_buf"/>
<output name="sctag_scbuf_rdma_wrwl_s2_buf"/>
<output name="sctag_scbuf_rdma_rden_r0_buf"/>
<output name="sctag_scbuf_rdma_rdwl_r0_buf"/>
<output name="sctag_scbuf_ctag_en_c7_buf"/>
<output name="sctag_scbuf_ctag_c7_buf"/>
<output name="sctag_scbuf_req_en_c7_buf"/>
<output name="sctag_scbuf_word_c7_buf"/>
<output name="sctag_scbuf_word_vld_c7_buf"/>
<output name="scbuf_sctag_ev_uerr_r5_buf"/>
<output name="scbuf_sctag_ev_cerr_r5_buf"/>
<output name="scbuf_sctag_rdma_uerr_c10_buf"/>
<output name="scbuf_sctag_rdma_cerr_c10_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="76" nStmts="0" nExprs="0" nInputs="25" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="25" nOther="51" />
</block>
<block name="sctag_scbuf_rptr2">
<input name="sctag_scbuf_fbrd_en_c3"/>
<input name="sctag_scbuf_fbrd_wl_c3"/>
<input name="sctag_scbuf_fbwr_wen_r2"/>
<input name="sctag_scbuf_fbwr_wl_r2"/>
<input name="sctag_scbuf_fbd_stdatasel_c3"/>
<input name="sctag_scbuf_stdecc_c3"/>
<input name="sctag_scbuf_ev_dword_r0"/>
<input name="sctag_scbuf_evict_en_r0"/>
<input name="sctag_scbuf_wbwr_wen_c6"/>
<input name="sctag_scbuf_wbwr_wl_c6"/>
<input name="sctag_scbuf_wbrd_en_r0"/>
<input name="sctag_scbuf_wbrd_wl_r0"/>
<input name="sctag_scbuf_rdma_wren_s2"/>
<input name="sctag_scbuf_rdma_wrwl_s2"/>
<input name="sctag_scbuf_rdma_rden_r0"/>
<input name="sctag_scbuf_rdma_rdwl_r0"/>
<input name="sctag_scbuf_ctag_en_c7"/>
<input name="sctag_scbuf_ctag_c7"/>
<input name="sctag_scbuf_req_en_c7"/>
<input name="sctag_scbuf_word_c7"/>
<input name="sctag_scbuf_word_vld_c7"/>
<input name="scbuf_sctag_ev_uerr_r5"/>
<input name="scbuf_sctag_ev_cerr_r5"/>
<input name="scbuf_sctag_rdma_uerr_c10"/>
<input name="scbuf_sctag_rdma_cerr_c10"/>
<output name="sctag_scbuf_fbrd_en_c3_buf"/>
<output name="sctag_scbuf_fbrd_wl_c3_buf"/>
<output name="sctag_scbuf_fbwr_wen_r2_buf"/>
<output name="sctag_scbuf_fbwr_wl_r2_buf"/>
<output name="sctag_scbuf_fbd_stdatasel_c3_buf"/>
<output name="sctag_scbuf_stdecc_c3_buf"/>
<output name="sctag_scbuf_ev_dword_r0_buf"/>
<output name="sctag_scbuf_evict_en_r0_buf"/>
<output name="sctag_scbuf_wbwr_wen_c6_buf"/>
<output name="sctag_scbuf_wbwr_wl_c6_buf"/>
<output name="sctag_scbuf_wbrd_en_r0_buf"/>
<output name="sctag_scbuf_wbrd_wl_r0_buf"/>
<output name="sctag_scbuf_rdma_wren_s2_buf"/>
<output name="sctag_scbuf_rdma_wrwl_s2_buf"/>
<output name="sctag_scbuf_rdma_rden_r0_buf"/>
<output name="sctag_scbuf_rdma_rdwl_r0_buf"/>
<output name="sctag_scbuf_ctag_en_c7_buf"/>
<output name="sctag_scbuf_ctag_c7_buf"/>
<output name="sctag_scbuf_req_en_c7_buf"/>
<output name="sctag_scbuf_word_c7_buf"/>
<output name="sctag_scbuf_word_vld_c7_buf"/>
<output name="scbuf_sctag_ev_uerr_r5_buf"/>
<output name="scbuf_sctag_ev_cerr_r5_buf"/>
<output name="scbuf_sctag_rdma_uerr_c10_buf"/>
<output name="scbuf_sctag_rdma_cerr_c10_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="76" nStmts="0" nExprs="0" nInputs="25" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="25" nOther="51" />
</block>
<block name="sctag_scbuf_rptr3">
<input name="sctag_scbuf_fbrd_en_c3"/>
<input name="sctag_scbuf_fbrd_wl_c3"/>
<input name="sctag_scbuf_fbwr_wen_r2"/>
<input name="sctag_scbuf_fbwr_wl_r2"/>
<input name="sctag_scbuf_fbd_stdatasel_c3"/>
<input name="sctag_scbuf_stdecc_c3"/>
<input name="sctag_scbuf_ev_dword_r0"/>
<input name="sctag_scbuf_evict_en_r0"/>
<input name="sctag_scbuf_wbwr_wen_c6"/>
<input name="sctag_scbuf_wbwr_wl_c6"/>
<input name="sctag_scbuf_wbrd_en_r0"/>
<input name="sctag_scbuf_wbrd_wl_r0"/>
<input name="sctag_scbuf_rdma_wren_s2"/>
<input name="sctag_scbuf_rdma_wrwl_s2"/>
<input name="sctag_scbuf_rdma_rden_r0"/>
<input name="sctag_scbuf_rdma_rdwl_r0"/>
<input name="sctag_scbuf_ctag_en_c7"/>
<input name="sctag_scbuf_ctag_c7"/>
<input name="sctag_scbuf_req_en_c7"/>
<input name="sctag_scbuf_word_c7"/>
<input name="sctag_scbuf_word_vld_c7"/>
<input name="scbuf_sctag_ev_uerr_r5"/>
<input name="scbuf_sctag_ev_cerr_r5"/>
<input name="scbuf_sctag_rdma_uerr_c10"/>
<input name="scbuf_sctag_rdma_cerr_c10"/>
<output name="sctag_scbuf_fbrd_en_c3_buf"/>
<output name="sctag_scbuf_fbrd_wl_c3_buf"/>
<output name="sctag_scbuf_fbwr_wen_r2_buf"/>
<output name="sctag_scbuf_fbwr_wl_r2_buf"/>
<output name="sctag_scbuf_fbd_stdatasel_c3_buf"/>
<output name="sctag_scbuf_stdecc_c3_buf"/>
<output name="sctag_scbuf_ev_dword_r0_buf"/>
<output name="sctag_scbuf_evict_en_r0_buf"/>
<output name="sctag_scbuf_wbwr_wen_c6_buf"/>
<output name="sctag_scbuf_wbwr_wl_c6_buf"/>
<output name="sctag_scbuf_wbrd_en_r0_buf"/>
<output name="sctag_scbuf_wbrd_wl_r0_buf"/>
<output name="sctag_scbuf_rdma_wren_s2_buf"/>
<output name="sctag_scbuf_rdma_wrwl_s2_buf"/>
<output name="sctag_scbuf_rdma_rden_r0_buf"/>
<output name="sctag_scbuf_rdma_rdwl_r0_buf"/>
<output name="sctag_scbuf_ctag_en_c7_buf"/>
<output name="sctag_scbuf_ctag_c7_buf"/>
<output name="sctag_scbuf_req_en_c7_buf"/>
<output name="sctag_scbuf_word_c7_buf"/>
<output name="sctag_scbuf_word_vld_c7_buf"/>
<output name="scbuf_sctag_ev_uerr_r5_buf"/>
<output name="scbuf_sctag_ev_cerr_r5_buf"/>
<output name="scbuf_sctag_rdma_uerr_c10_buf"/>
<output name="scbuf_sctag_rdma_cerr_c10_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="76" nStmts="0" nExprs="0" nInputs="25" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="25" nOther="51" />
</block>
<block name="bw_clk_cl_ctu_2xcmp">
<input name="bw_pll_2xclk"/>
<output name="bw_pll_2x_clk_local"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="bw_clk_cl_ctu_2xcmp_b">
<input name="bw_pll_2xclk_b"/>
<output name="bw_pll_2x_clk_local_b"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="bw_clk_cl_ctu_cmp">
<input name="adbginit_l"/>
<input name="arst_l"/>
<input name="cluster_cken"/>
<input name="gclk"/>
<input name="gdbginit_l"/>
<input name="grst_l"/>
<input name="se"/>
<input name="si"/>
<output name="cluster_grst_l"/>
<output name="dbginit_l"/>
<output name="rclk"/>
<output name="so"/>
<instance name="cluster_header_ctu"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="bw_clk_cl_ctu_jbus">
<input name="adbginit_l"/>
<input name="arst_l"/>
<input name="cluster_cken"/>
<input name="gclk"/>
<input name="gdbginit_l"/>
<input name="grst_l"/>
<input name="se"/>
<input name="si"/>
<output name="cluster_grst_l"/>
<output name="dbginit_l"/>
<output name="rclk"/>
<output name="so"/>
<instance name="cluster_header_ctu"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="bw_ctu_clk_sync_mux">
<input name="pll_clk_out_l"/>
<input name="muxin0"/>
<input name="in1"/>
<input name="selg"/>
<input name="in0"/>
<input name="pll_clk_out"/>
<input name="tcu_sel_jbus"/>
<input name="tcu_sel_dram"/>
<input name="tcu_sel_cpu"/>
<input name="tcu_sel_jbus_dup"/>
<input name="jbus_div0"/>
<input name="jbus_clk_mux_0"/>
<input name="jbus_div1"/>
<input name="dram_clk_mux_0"/>
<input name="dram_div0"/>
<input name="dram_div1"/>
<input name="pll_clk_out"/>
<input name="cmp_div1"/>
<input name="cmp_div0"/>
<input name="cmp_clk_mux_0"/>
<input name="pll_clk_out_l"/>
<input name="jbus_gclk_dupl_mux_0"/>
<input name="jbus_dup_div0"/>
<input name="jbus_dup_div1"/>
<output name="mux_out_l"/>
<output name="clk_out"/>
<output name="cmp_gclk_byp"/>
<output name="dram_gclk_byp"/>
<output name="jbus_gclk_byp"/>
<output name="cmp_gclk_out"/>
<output name="dram_gclk_out"/>
<output name="jbus_gclk_out"/>
<output name="jbus_gclk_dup_byp"/>
<output name="jbus_gclk_dup_out"/>
<instance name="bw_u1_soffi_4x"/>
<instance name="bw_u1_soffi_4x"/>
<instance name="bw_u1_muxi21_4x"/>
<instance name="bw_ctu_clk_sync_mux_1path"/>
<instance name="bw_ctu_clk_sync_mux_1path"/>
<instance name="bw_ctu_clk_sync_mux_1path"/>
<instance name="bw_ctu_clk_sync_mux_1path"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="140" nStmts="0" nExprs="44" nInputs="24" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="91" />
</block>
<block name="bw_zzctu_sync">
<input name="d"/>
<input name="si"/>
<input name="sib"/>
<input name="pll_out"/>
<input name="pll_out_l"/>
<input name="se"/>
<output name="so"/>
<output name="sob"/>
<output name="out"/>
<instance name="bw_u1_soffi_4x"/>
<instance name="bw_u1_soffi_4x"/>
<instance name="bw_u1_soff_8x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="50" nStmts="0" nExprs="18" nInputs="6" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="31" />
</block>
<block name="ctu_nand2">
<input name="pll_raw_clk_out"/>
<input name="presyncdata"/>
<input name="jbus_clk"/>
<input name="presyncdata"/>
<input name="cmp_clk"/>
<input name="jbus_rx_sync"/>
<input name="presyncdata"/>
<input name="cmp_clk"/>
<input name="start_clk_cl"/>
<input name="arst_l"/>
<input name="force_cken"/>
<input name="presyncdata"/>
<input name="cmp_clk"/>
<input name="ctu_dram_tx_sync_early"/>
<input name="presyncdata"/>
<input name="cmp_clk"/>
<input name="jbus_rx_sync"/>
<input name="coin_edge"/>
<input name="arst_l"/>
<input name="presyncdata"/>
<input name="clk"/>
<input name="presyncdata"/>
<input name="clk"/>
<input name="presyncdata"/>
<input name="arst_l"/>
<input name="aset_l"/>
<input name="clk"/>
<input name="presyncdata"/>
<input name="arst_l"/>
<input name="aset_l"/>
<input name="d0"/>
<input name="d1"/>
<input name="s"/>
<input name="clk"/>
<input name="se"/>
<input name="si"/>
<input name="d0"/>
<input name="d1"/>
<input name="d2"/>
<input name="s0"/>
<input name="s1"/>
<input name="s2"/>
<input name="d0"/>
<input name="d1"/>
<input name="s"/>
<input name="test_mode_pin"/>
<input name="trst"/>
<input name="pll_bypass_pin"/>
<input name="sel_ff"/>
<input name="test_mode_pin"/>
<input name="trst"/>
<input name="pll_bypass_pin"/>
<input name="sel_ff"/>
<input name="test_mode_pin"/>
<input name="trst"/>
<input name="pll_bypass_pin"/>
<input name="sel_ff"/>
<input name="a"/>
<input name="b"/>
<input name="a"/>
<input name="b"/>
<input name="c"/>
<input name="a"/>
<input name="a"/>
<input name="b"/>
<input name="a"/>
<input name="b"/>
<input name="a"/>
<input name="b"/>
<output name="syncdata"/>
<output name="syncdata"/>
<output name="syncdata"/>
<output name="syncdata"/>
<output name="syncdata"/>
<output name="syncdata"/>
<output name="syncdata"/>
<output name="syncdata"/>
<output name="syncdata"/>
<output name="q"/>
<output name="so"/>
<output name="z"/>
<output name="z"/>
<output name="sel_clk"/>
<output name="sel_clk"/>
<output name="sel_clk"/>
<output name="z"/>
<output name="z"/>
<output name="z"/>
<output name="z"/>
<output name="z"/>
<output name="z"/>
<param name="SIZE"/>
<param name="SIZE"/>
<param name="SIZE"/>
<param name="SIZE"/>
<param name="SIZE"/>
<param name="SIZE"/>
<param name="SIZE"/>
<param name="SIZE"/>
<param name="SIZE"/>
<param name="SIZE"/>
<param name="SIZE"/>
<param name="SIZE"/>
<instance name="bw_u1_scanl_2x"/>
<instance name="bw_u1_scanl_2x"/>
<instance name="dffe_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="bw_u1_soff_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffasr_2x"/>
<instance name="bw_u1_soffm2_1x"/>
<instance name="bw_u1_muxi31d_4x"/>
<instance name="bw_u1_muxi21_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_oai21_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_aoi22_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_aoi21_4x"/>
<instance name="bw_u1_aoi21_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_nand3_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_nor2_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_nor2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="471" nStmts="0" nExprs="159" nInputs="69" nOutputs="22" nParams="12" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="309" />
</block>
<block name="ctu_sync_header">
<input name="cmp_clk"/>
<input name="cmp_gclk"/>
<input name="ctu_dram_tx_sync"/>
<input name="ctu_jbus_rx_sync"/>
<input name="ctu_jbus_tx_sync"/>
<input name="se"/>
<input name="si"/>
<input name="start_clk_early_jl"/>
<output name="ctu_dram_tx_sync_early"/>
<output name="jbus_rx_sync"/>
<output name="jbus_tx_sync"/>
<output name="so"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="cluster_header_sync"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="141" nStmts="0" nExprs="54" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="82" />
</block>
<block name="ctu_sync_pulse_check">
<input name="afi_pll_trst_l"/>
<input name="afi_tsr_mode"/>
<input name="io_j_clk"/>
<input name="afi_bist_mode"/>
<input name="afi_bypass_mode"/>
<input name="afi_pll_char_mode"/>
<input name="afi_pll_clamp_fltr"/>
<input name="afi_pll_div2"/>
<input name="afi_rng_ctl"/>
<input name="afi_rt_addr_data"/>
<input name="afi_rt_data_in"/>
<input name="afi_rt_high_low"/>
<input name="afi_rt_read_write"/>
<input name="afi_rt_valid"/>
<input name="afi_tsr_div"/>
<input name="afi_tsr_tsel"/>
<input name="cmp_gclk"/>
<input name="cmp_gclk_cts"/>
<input name="ddr0_ctu_dll_lock"/>
<input name="ddr0_ctu_dll_overflow"/>
<input name="ddr1_ctu_dll_lock"/>
<input name="ddr1_ctu_dll_overflow"/>
<input name="ddr2_ctu_dll_lock"/>
<input name="ddr2_ctu_dll_overflow"/>
<input name="ddr3_ctu_dll_lock"/>
<input name="ddr3_ctu_dll_overflow"/>
<input name="dll0_ctu_ctrl"/>
<input name="dll1_ctu_ctrl"/>
<input name="dll2_ctu_ctrl"/>
<input name="dll3_ctu_ctrl"/>
<input name="dram02_ctu_tr"/>
<input name="dram13_ctu_tr"/>
<input name="dram_gclk_cts"/>
<input name="efc_ctu_data_out"/>
<input name="io_clk_stretch"/>
<input name="io_do_bist"/>
<input name="io_j_rst_l"/>
<input name="io_pll_char_in"/>
<input name="io_pwron_rst_l"/>
<input name="io_tck"/>
<input name="io_tck2"/>
<input name="io_tdi"/>
<input name="io_test_mode"/>
<input name="io_tms"/>
<input name="io_trst_l"/>
<input name="io_vdda_pll"/>
<input name="io_vdda_rng"/>
<input name="io_vdda_tsr"/>
<input name="io_vreg_selbg_l"/>
<input name="iob_clsp_data"/>
<input name="iob_clsp_stall"/>
<input name="iob_clsp_vld"/>
<input name="iob_ctu_coreavail"/>
<input name="iob_ctu_l2_tr"/>
<input name="iob_ctu_tr"/>
<input name="iob_tap_data"/>
<input name="iob_tap_stall"/>
<input name="iob_tap_vld"/>
<input name="jbi_ctu_tr"/>
<input name="jbus_gclk"/>
<input name="jbus_gclk_cts"/>
<input name="jbus_gclk_dup"/>
<input name="jbus_grst_l"/>
<input name="pads_ctu_bsi"/>
<input name="pads_ctu_si"/>
<input name="sctag0_ctu_mbistdone"/>
<input name="sctag0_ctu_mbisterr"/>
<input name="sctag0_ctu_tr"/>
<input name="sctag1_ctu_mbistdone"/>
<input name="sctag1_ctu_mbisterr"/>
<input name="sctag1_ctu_tr"/>
<input name="sctag2_ctu_mbistdone"/>
<input name="sctag2_ctu_mbisterr"/>
<input name="sctag2_ctu_serial_scan_in"/>
<input name="sctag2_ctu_tr"/>
<input name="sctag3_ctu_mbistdone"/>
<input name="sctag3_ctu_mbisterr"/>
<input name="sctag3_ctu_tr"/>
<input name="spc0_ctu_mbistdone"/>
<input name="spc0_ctu_mbisterr"/>
<input name="spc0_ctu_sscan_out"/>
<input name="spc1_ctu_mbistdone"/>
<input name="spc1_ctu_mbisterr"/>
<input name="spc1_ctu_sscan_out"/>
<input name="spc2_ctu_mbistdone"/>
<input name="spc2_ctu_mbisterr"/>
<input name="spc2_ctu_sscan_out"/>
<input name="spc3_ctu_mbistdone"/>
<input name="spc3_ctu_mbisterr"/>
<input name="spc3_ctu_sscan_out"/>
<input name="spc4_ctu_mbistdone"/>
<input name="spc4_ctu_mbisterr"/>
<input name="spc4_ctu_sscan_out"/>
<input name="spc5_ctu_mbistdone"/>
<input name="spc5_ctu_mbisterr"/>
<input name="spc5_ctu_sscan_out"/>
<input name="spc6_ctu_mbistdone"/>
<input name="spc6_ctu_mbisterr"/>
<input name="spc6_ctu_sscan_out"/>
<input name="spc7_ctu_mbistdone"/>
<input name="spc7_ctu_mbisterr"/>
<input name="spc7_ctu_sscan_out"/>
<input name="data"/>
<input name="lclk"/>
<input name="rclk"/>
<input name="enable_chk"/>
<output name="ctu_tst_pre_grst_l"/>
<output name="global_shift_enable"/>
<output name="ctu_tst_scanmode"/>
<output name="ctu_tst_macrotest"/>
<output name="ctu_tst_short_chain"/>
<output name="ctu_efc_read_start"/>
<output name="ctu_jbi_ssiclk"/>
<output name="ctu_dram_rx_sync_out"/>
<output name="ctu_dram_tx_sync_out"/>
<output name="ctu_jbus_rx_sync_out"/>
<output name="ctu_jbus_tx_sync_out"/>
<output name="cmp_grst_out_l"/>
<output name="afo_rng_clk"/>
<output name="afo_rng_data"/>
<output name="afo_rt_ack"/>
<output name="afo_rt_data_out"/>
<output name="afo_tsr_dout"/>
<output name="clsp_iob_data"/>
<output name="clsp_iob_stall"/>
<output name="clsp_iob_vld"/>
<output name="cmp_adbginit_l"/>
<output name="cmp_arst_l"/>
<output name="cmp_gclk_out"/>
<output name="cmp_gdbginit_out_l"/>
<output name="ctu_ccx_cmp_cken"/>
<output name="ctu_dbg_jbus_cken"/>
<output name="ctu_ddr0_clock_dr"/>
<output name="ctu_ddr0_dll_delayctr"/>
<output name="ctu_ddr0_dram_cken"/>
<output name="ctu_ddr0_hiz_l"/>
<output name="ctu_ddr0_iodll_rst_l"/>
<output name="ctu_ddr0_mode_ctl"/>
<output name="ctu_ddr0_shift_dr"/>
<output name="ctu_ddr0_update_dr"/>
<output name="ctu_ddr1_clock_dr"/>
<output name="ctu_ddr1_dll_delayctr"/>
<output name="ctu_ddr1_dram_cken"/>
<output name="ctu_ddr1_hiz_l"/>
<output name="ctu_ddr1_iodll_rst_l"/>
<output name="ctu_ddr1_mode_ctl"/>
<output name="ctu_ddr1_shift_dr"/>
<output name="ctu_ddr1_update_dr"/>
<output name="ctu_ddr2_clock_dr"/>
<output name="ctu_ddr2_dll_delayctr"/>
<output name="ctu_ddr2_dram_cken"/>
<output name="ctu_ddr2_hiz_l"/>
<output name="ctu_ddr2_iodll_rst_l"/>
<output name="ctu_ddr2_mode_ctl"/>
<output name="ctu_ddr2_shift_dr"/>
<output name="ctu_ddr2_update_dr"/>
<output name="ctu_ddr3_clock_dr"/>
<output name="ctu_ddr3_dll_delayctr"/>
<output name="ctu_ddr3_dram_cken"/>
<output name="ctu_ddr3_hiz_l"/>
<output name="ctu_ddr3_iodll_rst_l"/>
<output name="ctu_ddr3_mode_ctl"/>
<output name="ctu_ddr3_shift_dr"/>
<output name="ctu_ddr3_update_dr"/>
<output name="ctu_ddr_testmode_l"/>
<output name="ctu_debug_clock_dr"/>
<output name="ctu_debug_hiz_l"/>
<output name="ctu_debug_mode_ctl"/>
<output name="ctu_debug_shift_dr"/>
<output name="ctu_debug_update_dr"/>
<output name="ctu_dll0_byp_l"/>
<output name="ctu_dll0_byp_val"/>
<output name="ctu_dll1_byp_l"/>
<output name="ctu_dll1_byp_val"/>
<output name="ctu_dll2_byp_l"/>
<output name="ctu_dll2_byp_val"/>
<output name="ctu_dll3_byp_l"/>
<output name="ctu_dll3_byp_val"/>
<output name="ctu_dram02_cmp_cken"/>
<output name="ctu_dram02_dram_cken"/>
<output name="ctu_dram02_jbus_cken"/>
<output name="ctu_dram13_cmp_cken"/>
<output name="ctu_dram13_dram_cken"/>
<output name="ctu_dram13_jbus_cken"/>
<output name="ctu_dram_selfrsh"/>
<output name="ctu_efc_capturedr"/>
<output name="ctu_efc_coladdr"/>
<output name="ctu_efc_data_in"/>
<output name="ctu_efc_dest_sample"/>
<output name="ctu_efc_fuse_bypass"/>
<output name="ctu_efc_jbus_cken"/>
<output name="ctu_efc_read_en"/>
<output name="ctu_efc_read_mode"/>
<output name="ctu_efc_rowaddr"/>
<output name="ctu_efc_shiftdr"/>
<output name="ctu_efc_tck"/>
<output name="ctu_efc_updatedr"/>
<output name="ctu_fpu_cmp_cken"/>
<output name="ctu_fpu_so"/>
<output name="ctu_global_snap"/>
<output name="ctu_io_clkobs"/>
<output name="ctu_io_j_err"/>
<output name="ctu_io_tdo"/>
<output name="ctu_io_tdo_en"/>
<output name="ctu_io_tsr_testio"/>
<output name="ctu_iob_cmp_cken"/>
<output name="ctu_iob_jbus_cken"/>
<output name="ctu_iob_resetstat"/>
<output name="ctu_iob_resetstat_wr"/>
<output name="ctu_iob_wake_thr"/>
<output name="ctu_jbi_cmp_cken"/>
<output name="ctu_jbi_jbus_cken"/>
<output name="ctu_jbusl_clock_dr"/>
<output name="ctu_jbusl_hiz_l"/>
<output name="ctu_jbusl_jbus_cken"/>
<output name="ctu_jbusl_mode_ctl"/>
<output name="ctu_jbusl_shift_dr"/>
<output name="ctu_jbusl_update_dr"/>
<output name="ctu_jbusr_clock_dr"/>
<output name="ctu_jbusr_hiz_l"/>
<output name="ctu_jbusr_jbus_cken"/>
<output name="ctu_jbusr_mode_ctl"/>
<output name="ctu_jbusr_shift_dr"/>
<output name="ctu_jbusr_update_dr"/>
<output name="ctu_misc_clock_dr"/>
<output name="ctu_misc_hiz_l"/>
<output name="ctu_misc_jbus_cken"/>
<output name="ctu_misc_mode_ctl"/>
<output name="ctu_misc_shift_dr"/>
<output name="ctu_misc_update_dr"/>
<output name="ctu_pads_bso"/>
<output name="ctu_pads_so"/>
<output name="ctu_pads_sscan_update"/>
<output name="ctu_scdata0_cmp_cken"/>
<output name="ctu_scdata1_cmp_cken"/>
<output name="ctu_scdata2_cmp_cken"/>
<output name="ctu_scdata3_cmp_cken"/>
<output name="ctu_sctag0_cmp_cken"/>
<output name="ctu_sctag0_mbisten"/>
<output name="ctu_sctag1_cmp_cken"/>
<output name="ctu_sctag1_mbisten"/>
<output name="ctu_sctag2_cmp_cken"/>
<output name="ctu_sctag2_mbisten"/>
<output name="ctu_sctag3_cmp_cken"/>
<output name="ctu_sctag3_mbisten"/>
<output name="ctu_spc0_cmp_cken"/>
<output name="ctu_spc0_mbisten"/>
<output name="ctu_spc0_sscan_se"/>
<output name="ctu_spc0_tck"/>
<output name="ctu_spc1_cmp_cken"/>
<output name="ctu_spc1_mbisten"/>
<output name="ctu_spc1_sscan_se"/>
<output name="ctu_spc1_tck"/>
<output name="ctu_spc2_cmp_cken"/>
<output name="ctu_spc2_mbisten"/>
<output name="ctu_spc2_sscan_se"/>
<output name="ctu_spc2_tck"/>
<output name="ctu_spc3_cmp_cken"/>
<output name="ctu_spc3_mbisten"/>
<output name="ctu_spc3_sscan_se"/>
<output name="ctu_spc3_tck"/>
<output name="ctu_spc4_cmp_cken"/>
<output name="ctu_spc4_mbisten"/>
<output name="ctu_spc4_sscan_se"/>
<output name="ctu_spc4_tck"/>
<output name="ctu_spc5_cmp_cken"/>
<output name="ctu_spc5_mbisten"/>
<output name="ctu_spc5_sscan_se"/>
<output name="ctu_spc5_tck"/>
<output name="ctu_spc6_cmp_cken"/>
<output name="ctu_spc6_mbisten"/>
<output name="ctu_spc6_sscan_se"/>
<output name="ctu_spc6_tck"/>
<output name="ctu_spc7_cmp_cken"/>
<output name="ctu_spc7_mbisten"/>
<output name="ctu_spc7_sscan_se"/>
<output name="ctu_spc7_tck"/>
<output name="ctu_spc_const_maskid"/>
<output name="ctu_spc_sscan_tid"/>
<output name="ctu_tst_scan_disable"/>
<output name="dram_adbginit_l"/>
<output name="dram_arst_l"/>
<output name="dram_gclk_out"/>
<output name="dram_gdbginit_out_l"/>
<output name="dram_grst_out_l"/>
<output name="global_scan_bypass_en"/>
<output name="jbus_adbginit_l"/>
<output name="jbus_arst_l"/>
<output name="jbus_gclk_dup_out"/>
<output name="jbus_gclk_out"/>
<output name="jbus_gdbginit_out_l"/>
<output name="jbus_grst_out_l"/>
<output name="pscan_select"/>
<output name="tap_iob_data"/>
<output name="tap_iob_stall"/>
<output name="tap_iob_vld"/>
<param name="setup_clocks"/>
<param name="hold_clocks"/>
<instance name="ctu_or2"/>
<instance name="ctu_or2"/>
<instance name="ctu_or2"/>
<instance name="ctu_or2"/>
<instance name="ctu_clsp"/>
<instance name="ctu_dft"/>
<instance name="bw_rng"/>
<instance name="bw_pll"/>
<instance name="bw_tsr"/>
<instance name="bw_clk_cl_ctu_jbus"/>
<instance name="bw_clk_cl_ctu_cmp"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="ctu_sync_header"/>
<instance name="bw_u1_ckbuf_30x"/>
<instance name="bw_u1_inv_30x"/>
<instance name="bw_u1_ckbuf_40x"/>
<instance name="bw_u1_ckbuf_30x"/>
<instance name="bw_u1_ckbuf_30x"/>
<instance name="bw_clk_cl_ctu_2xcmp"/>
<instance name="bw_clk_cl_ctu_2xcmp_b"/>
<instance name="ctu_test_stub_scan"/>
<instance name="ctu_revision"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="1335" nStmts="13" nExprs="484" nInputs="106" nOutputs="190" nParams="2" nAlwaysClocks="9" nBAssign="4" nNBAssign="2" nWAssign="0" nOther="823" />
</block>
<block name="ctu_clsp">
<input name="cmp_clk"/>
<input name="cmp_gclk"/>
<input name="ctu_dram_tx_sync_early"/>
<input name="ddr0_ctu_dll_lock"/>
<input name="ddr0_ctu_dll_overflow"/>
<input name="ddr1_ctu_dll_lock"/>
<input name="ddr1_ctu_dll_overflow"/>
<input name="ddr2_ctu_dll_lock"/>
<input name="ddr2_ctu_dll_overflow"/>
<input name="ddr3_ctu_dll_lock"/>
<input name="ddr3_ctu_dll_overflow"/>
<input name="dft_clsp_nstep_capture_l"/>
<input name="dft_wake_thr"/>
<input name="dll0_ctu_ctrl"/>
<input name="dll1_ctu_ctrl"/>
<input name="dll2_ctu_ctrl"/>
<input name="dll3_ctu_ctrl"/>
<input name="dram02_ctu_tr"/>
<input name="dram13_ctu_tr"/>
<input name="dram_gclk"/>
<input name="io_clk_stretch"/>
<input name="io_do_bist"/>
<input name="io_j_rst_l"/>
<input name="io_pll_char_in"/>
<input name="io_pwron_rst_l"/>
<input name="io_tck2"/>
<input name="iob_clsp_data"/>
<input name="iob_clsp_stall"/>
<input name="iob_clsp_vld"/>
<input name="iob_ctu_l2_tr"/>
<input name="iob_ctu_tr"/>
<input name="jbi_ctu_tr"/>
<input name="jbus_clk"/>
<input name="jbus_gclk"/>
<input name="jbus_rst_l"/>
<input name="jbus_rx_sync"/>
<input name="jbus_tx_sync"/>
<input name="jtag_clock_dr"/>
<input name="jtag_clsp_force_cken_cmp"/>
<input name="jtag_clsp_force_cken_dram"/>
<input name="jtag_clsp_force_cken_jbus"/>
<input name="jtag_clsp_ignore_wrm_rst"/>
<input name="jtag_clsp_sel_cpu"/>
<input name="jtag_clsp_sel_dram"/>
<input name="jtag_clsp_sel_jbus"/>
<input name="jtag_clsp_sel_tck2"/>
<input name="jtag_clsp_stop_id"/>
<input name="jtag_clsp_stop_id_vld"/>
<input name="jtag_nstep_count"/>
<input name="jtag_nstep_domain"/>
<input name="jtag_nstep_vld"/>
<input name="mask_major_id"/>
<input name="mask_minor_id"/>
<input name="pll_clk_out"/>
<input name="pll_clk_out_l"/>
<input name="pll_clk_out_pre"/>
<input name="pll_clk_out_pre_l"/>
<input name="pll_raw_clk_out"/>
<input name="sctag0_ctu_tr"/>
<input name="sctag1_ctu_tr"/>
<input name="sctag2_ctu_tr"/>
<input name="sctag3_ctu_tr"/>
<input name="se"/>
<input name="testmode_l"/>
<output name="clsp_bist_ctrl"/>
<output name="clsp_bist_dobist"/>
<output name="clsp_bist_type"/>
<output name="clsp_iob_data"/>
<output name="clsp_iob_stall"/>
<output name="clsp_iob_vld"/>
<output name="cmp_adbginit_l"/>
<output name="cmp_arst_l"/>
<output name="cmp_gclk_out"/>
<output name="cmp_gdbginit_out_l"/>
<output name="cmp_grst_out_l"/>
<output name="ctu_ccx_cmp_cken"/>
<output name="ctu_dbg_jbus_cken"/>
<output name="ctu_ddr0_dll_delayctr"/>
<output name="ctu_ddr0_dram_cken"/>
<output name="ctu_ddr1_dll_delayctr"/>
<output name="ctu_ddr1_dram_cken"/>
<output name="ctu_ddr1_iodll_rst_l"/>
<output name="ctu_ddr2_dll_delayctr"/>
<output name="ctu_ddr2_dram_cken"/>
<output name="ctu_ddr2_iodll_rst_l"/>
<output name="ctu_ddr3_dll_delayctr"/>
<output name="ctu_ddr3_dram_cken"/>
<output name="ctu_ddr3_iodll_rst_l"/>
<output name="ctu_dll0_byp_l"/>
<output name="ctu_dll0_byp_val"/>
<output name="ctu_dll1_byp_l"/>
<output name="ctu_dll1_byp_val"/>
<output name="ctu_dll2_byp_l"/>
<output name="ctu_dll2_byp_val"/>
<output name="ctu_dll3_byp_l"/>
<output name="ctu_dll3_byp_val"/>
<output name="ctu_dram02_cmp_cken"/>
<output name="ctu_dram02_dram_cken"/>
<output name="ctu_dram02_jbus_cken"/>
<output name="ctu_dram13_cmp_cken"/>
<output name="ctu_dram13_dram_cken"/>
<output name="ctu_dram13_jbus_cken"/>
<output name="ctu_dram_rx_sync_out"/>
<output name="ctu_dram_selfrsh"/>
<output name="ctu_dram_tx_sync_out"/>
<output name="ctu_efc_jbus_cken"/>
<output name="ctu_efc_read_start"/>
<output name="ctu_fpu_cmp_cken"/>
<output name="ctu_io_j_err"/>
<output name="ctu_iob_cmp_cken"/>
<output name="ctu_iob_jbus_cken"/>
<output name="ctu_iob_resetstat"/>
<output name="ctu_iob_resetstat_wr"/>
<output name="ctu_iob_wake_thr"/>
<output name="ctu_jbi_cmp_cken"/>
<output name="ctu_jbi_jbus_cken"/>
<output name="ctu_jbi_ssiclk"/>
<output name="ctu_jbus_tx_sync_out"/>
<output name="ctu_jbusl_jbus_cken"/>
<output name="ctu_jbusr_jbus_cken"/>
<output name="ctu_misc_jbus_cken"/>
<output name="ctu_scdata0_cmp_cken"/>
<output name="ctu_scdata1_cmp_cken"/>
<output name="ctu_scdata2_cmp_cken"/>
<output name="ctu_scdata3_cmp_cken"/>
<output name="ctu_sctag0_cmp_cken"/>
<output name="ctu_sctag1_cmp_cken"/>
<output name="ctu_sctag2_cmp_cken"/>
<output name="ctu_sctag3_cmp_cken"/>
<output name="ctu_sparc0_cmp_cken"/>
<output name="ctu_sparc1_cmp_cken"/>
<output name="ctu_sparc2_cmp_cken"/>
<output name="ctu_sparc3_cmp_cken"/>
<output name="ctu_sparc4_cmp_cken"/>
<output name="ctu_sparc5_cmp_cken"/>
<output name="ctu_sparc6_cmp_cken"/>
<output name="ctu_sparc7_cmp_cken"/>
<output name="ctu_spc_const_maskid"/>
<output name="ctu_tst_pre_grst_l"/>
<output name="dram_adbginit_l"/>
<output name="dram_arst_l"/>
<output name="dram_gclk_out"/>
<output name="dram_gdbginit_out_l"/>
<output name="dram_grst_out_l"/>
<output name="jbus_adbginit_l"/>
<output name="jbus_arst_l"/>
<output name="jbus_gclk_dup_out"/>
<output name="jbus_gclk_out"/>
<output name="jbus_gdbginit_out_l"/>
<output name="jbus_grst_out_l"/>
<output name="pll_reset_ref_l"/>
<output name="ctu_ddr0_iodll_rst_l"/>
<output name="ctu_jbus_rx_sync_out"/>
<output name="start_clk_jl"/>
<output name="start_clk_early_jl"/>
<param name="REG_WIDTH"/>
<instance name="ctu_clsp_synch_cljl"/>
<instance name="ctu_clsp_synch_jlcl"/>
<instance name="ctu_clsp_synch_dldg"/>
<instance name="ctu_clsp_synch_jldl"/>
<instance name="ctu_clsp_dramgif"/>
<instance name="ctu_clsp_jbusgif"/>
<instance name="ctu_clsp_cmpgif"/>
<instance name="ucb_noflow"/>
<instance name="ctu_clsp_creg"/>
<instance name="ctu_clsp_clkctrl"/>
<instance name="ctu_clsp_ctrl"/>
<instance name="ctu_clsp_pllcnt"/>
<instance name="ctu_clsp_clkgn"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1501" nStmts="0" nExprs="665" nInputs="64" nOutputs="91" nParams="1" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="836" />
</block>
<block name="ctu_clsp_clkctrl">
<input name="cmp_clk"/>
<input name="io_pwron_rst_l"/>
<input name="creg_cken_vld_cl"/>
<input name="start_clk_cl"/>
<input name="rstctrl_idle_cl"/>
<input name="rstctrl_disclk_cl"/>
<input name="rstctrl_enclk_cl"/>
<input name="sctag0_ctu_tr_cl"/>
<input name="sctag1_ctu_tr_cl"/>
<input name="sctag2_ctu_tr_cl"/>
<input name="sctag3_ctu_tr_cl"/>
<input name="iob_ctu_tr_cl"/>
<input name="dram02_ctu_tr_cl"/>
<input name="dram13_ctu_tr_cl"/>
<input name="jbi_ctu_tr_cl"/>
<input name="iob_ctu_l2_tr_cl"/>
<input name="dbgtrig_dly_cnt_val_cl"/>
<input name="update_clkctrl_reg_cl"/>
<input name="clkctrl_data_in_reg"/>
<input name="rd_clkctrl_reg_cl"/>
<input name="stop_id_vld_cl"/>
<input name="stop_id_decoded"/>
<output name="clsp_ctrl_rd_bus_cl"/>
<output name="ctu_sparc0_cken_cl"/>
<output name="ctu_sparc1_cken_cl"/>
<output name="ctu_sparc2_cken_cl"/>
<output name="ctu_sparc3_cken_cl"/>
<output name="ctu_sparc4_cken_cl"/>
<output name="ctu_sparc5_cken_cl"/>
<output name="ctu_sparc6_cken_cl"/>
<output name="ctu_sparc7_cken_cl"/>
<output name="ctu_scdata0_cken_cl"/>
<output name="ctu_scdata1_cken_cl"/>
<output name="ctu_scdata2_cken_cl"/>
<output name="ctu_scdata3_cken_cl"/>
<output name="ctu_sctag0_cken_cl"/>
<output name="ctu_sctag1_cken_cl"/>
<output name="ctu_sctag2_cken_cl"/>
<output name="ctu_sctag3_cken_cl"/>
<output name="ctu_dram02_cken_cl"/>
<output name="ctu_dram13_cken_cl"/>
<output name="ctu_ccx_cken_cl"/>
<output name="ctu_fpu_cken_cl"/>
<output name="ctu_ddr0_cken_cl"/>
<output name="ctu_ddr1_cken_cl"/>
<output name="ctu_ddr2_cken_cl"/>
<output name="ctu_ddr3_cken_cl"/>
<output name="ctu_iob_cken_cl"/>
<output name="ctu_efc_cken_cl"/>
<output name="ctu_dbg_cken_cl"/>
<output name="ctu_jbi_cken_cl"/>
<output name="ctu_jbusl_cken_cl"/>
<output name="ctu_misc_cken_cl"/>
<output name="ctu_jbusr_cken_cl"/>
<output name="ctu_io_j_err_cl"/>
<output name="clkctrl_dn_cl"/>
<output name="clsp_ctrl_srarm_cl"/>
<param name="CLKCNTL_CNT"/>
<param name="CLUSTER_CNT"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffsl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="191" cyclo2="191" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="190" />
<volume nNodes="886" nStmts="6" nExprs="314" nInputs="22" nOutputs="35" nParams="2" nAlwaysClocks="8" nBAssign="0" nNBAssign="1" nWAssign="99" nOther="458" />
</block>
<block name="ctu_clsp_clkgn">
<input name="a_dbginit_cl"/>
<input name="a_grst_cl"/>
<input name="clk_stretch_cnt_val_6"/>
<input name="clk_stretch_cnt_val_odd"/>
<input name="clk_stretch_trig"/>
<input name="cmp_clk"/>
<input name="ctu_dram_tx_sync_early"/>
<input name="de_dbginit_cl"/>
<input name="de_grst_cl"/>
<input name="dft_clsp_nstep_capture_l"/>
<input name="dram_a_grst_cl"/>
<input name="dsync_reg_init"/>
<input name="dsync_reg_period"/>
<input name="dsync_reg_rx0"/>
<input name="dsync_reg_rx1"/>
<input name="dsync_reg_rx2"/>
<input name="dsync_reg_tx0"/>
<input name="dsync_reg_tx1"/>
<input name="dsync_reg_tx2"/>
<input name="io_pwron_rst_l"/>
<input name="io_tck2"/>
<input name="jbus_clk"/>
<input name="jbus_tx_sync"/>
<input name="jsync_reg_init"/>
<input name="jsync_reg_period"/>
<input name="jsync_reg_rx0"/>
<input name="jsync_reg_rx1"/>
<input name="jsync_reg_rx2"/>
<input name="jsync_reg_tx0"/>
<input name="jsync_reg_tx1"/>
<input name="jsync_reg_tx2"/>
<input name="jtag_clock_dr"/>
<input name="jtag_clsp_force_cken_cmp"/>
<input name="jtag_clsp_force_cken_dram"/>
<input name="jtag_clsp_force_cken_jbus"/>
<input name="jtag_clsp_sel_cpu"/>
<input name="jtag_clsp_sel_dram"/>
<input name="jtag_clsp_sel_jbus"/>
<input name="jtag_clsp_sel_tck2"/>
<input name="jtag_nstep_count"/>
<input name="jtag_nstep_domain"/>
<input name="jtag_nstep_vld"/>
<input name="pll_clk_out"/>
<input name="pll_clk_out_l"/>
<input name="pll_clk_out_pre"/>
<input name="pll_clk_out_pre_l"/>
<input name="pll_raw_clk_out"/>
<input name="pll_reset_ref_dly1_l"/>
<input name="reg_cdiv_0"/>
<input name="reg_cdiv_vec"/>
<input name="reg_ddiv_0"/>
<input name="reg_ddiv_vec"/>
<input name="reg_div_cmult"/>
<input name="reg_div_dmult"/>
<input name="reg_div_jmult"/>
<input name="reg_jdiv_0"/>
<input name="reg_jdiv_vec"/>
<input name="se"/>
<input name="ssiclk_enable"/>
<input name="start_2clk_early_jl"/>
<input name="start_clk_cl"/>
<input name="start_clk_early_jl"/>
<input name="stretch_cnt_vec"/>
<input name="testmode_l"/>
<input name="update_shadow_cl"/>
<output name="jbus_gclk_out"/>
<output name="shadreg_div_dmult"/>
<output name="shadreg_div_jmult"/>
<output name="a_dbginit_dl"/>
<output name="a_grst_dl"/>
<output name="cmp_dbginit_cl_l"/>
<output name="cmp_gclk_out"/>
<output name="cmp_grst_cl_l"/>
<output name="coin_edge"/>
<output name="ctu_dram_rx_sync_cl"/>
<output name="ctu_dram_tx_sync_cl"/>
<output name="ctu_jbi_ssiclk"/>
<output name="ctu_jbus_rx_sync_cl"/>
<output name="ctu_jbus_tx_sync_cl"/>
<output name="de_dbginit_dsync_edge_dl"/>
<output name="de_dbginit_jsync_edge"/>
<output name="de_grst_dsync_edge_dl"/>
<output name="de_grst_jsync_edge"/>
<output name="dram_gclk_out"/>
<output name="jbus_gclk_dup_out"/>
<output name="jbus_mult_rst_l"/>
<instance name="ctu_clsp_clkgn_fstlog"/>
<instance name="ctu_clsp_clkgn_syncp"/>
<instance name="ctu_clsp_clkgn_syncp"/>
<instance name="ctu_clsp_clkgn_ssiclk"/>
<instance name="ctu_mux21"/>
<instance name="ctu_mux21"/>
<instance name="ctu_mux21"/>
<instance name="ctu_clsp_clkgn_nstep"/>
<instance name="ctu_clsp_clkgn_clksw"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_ckbuf_30x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_ckbuf_30x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_clk_cl_ctu_2xcmp"/>
<instance name="bw_ctu_clk_sync_mux"/>
<instance name="ctu_clsp_clkgn_shadreg"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="581" nStmts="0" nExprs="236" nInputs="65" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="345" />
</block>
<block name="ctu_clsp_clkgn_1div">
<input name="div_dec"/>
<input name="pll_clk"/>
<input name="pll_clk_l"/>
<input name="init_l"/>
<input name="stretch_l"/>
<input name="se"/>
<input name="si"/>
<input name="div_dec"/>
<input name="pll_clk"/>
<input name="pll_clk_l"/>
<input name="init_l"/>
<input name="stretch_l"/>
<input name="se"/>
<input name="si"/>
<output name="dom_div"/>
<output name="align_edge"/>
<output name="align_edge_b"/>
<output name="so"/>
<output name="dom_div"/>
<output name="align_edge"/>
<output name="align_edge_b"/>
<output name="so"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_soff_8x"/>
<instance name="bw_u1_soff_8x"/>
<instance name="bw_u1_soffm2_8x"/>
<instance name="bw_u1_soffm2_8x"/>
<instance name="bw_u1_soffm2_8x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffr_2x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_5x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_soffr_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffr_8x"/>
<instance name="bw_u1_soff_2x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_nand2_7x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_15x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_soffm2_8x"/>
<instance name="bw_u1_soffr_4x"/>
<instance name="bw_u1_soffm2_8x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_soffm2_8x"/>
<instance name="bw_u1_nand3_5x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_15x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_5x"/>
<instance name="bw_u1_nor2_8x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_invh_15x"/>
<instance name="bw_u1_nand2_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_oai21_4x"/>
<instance name="bw_u1_nand3_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_aoi31_8x"/>
<instance name="bw_u1_invh_15x"/>
<instance name="bw_u1_oai21_4x"/>
<instance name="bw_u1_nor3_3x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nor2_2x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_muxi41d_6x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nor3_3x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_muxi41d_4x"/>
<instance name="bw_u1_oai21_8x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nor3_1p4x"/>
<instance name="bw_u1_nand3_3x"/>
<instance name="bw_u1_nor2_2x"/>
<instance name="bw_u1_nand4_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_muxi31d_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nor3_3x"/>
<instance name="bw_u1_inv_40x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_zzctu_sync"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_soff_8x"/>
<instance name="bw_u1_soff_8x"/>
<instance name="bw_u1_soffm2_8x"/>
<instance name="bw_u1_soffm2_8x"/>
<instance name="bw_u1_soffm2_8x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffr_2x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_5x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_soffr_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffr_8x"/>
<instance name="bw_u1_soff_2x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_nand2_7x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_15x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_soffm2_8x"/>
<instance name="bw_u1_soffr_4x"/>
<instance name="bw_u1_soffm2_8x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_soffm2_8x"/>
<instance name="bw_u1_nand3_5x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_15x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_5x"/>
<instance name="bw_u1_nor2_8x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_invh_15x"/>
<instance name="bw_u1_nand2_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_oai21_4x"/>
<instance name="bw_u1_nand3_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_aoi31_8x"/>
<instance name="bw_u1_invh_15x"/>
<instance name="bw_u1_oai21_4x"/>
<instance name="bw_u1_nor3_3x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nor2_2x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_muxi41d_6x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nor3_3x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_muxi41d_4x"/>
<instance name="bw_u1_oai21_8x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_inv_5x"/>
<instance name="bw_u1_nor3_1p4x"/>
<instance name="bw_u1_nand3_3x"/>
<instance name="bw_u1_nor2_2x"/>
<instance name="bw_u1_nand4_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_muxi31d_4x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_u1_nor3_3x"/>
<instance name="bw_u1_inv_40x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="bw_zzctu_sync"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="2016" nStmts="12" nExprs="868" nInputs="14" nOutputs="8" nParams="0" nAlwaysClocks="6" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="1130" />
</block>
<block name="ctu_clsp_clkgn_clksel">
<input name="io_pwron_rst_l"/>
<input name="sel"/>
<input name="testmode_l"/>
<input name="sysclk"/>
<input name="divbypclk"/>
<input name="byp_mult_sel_l"/>
<input name="nstepsel"/>
<input name="jtag_clock_dr"/>
<input name="capture_l"/>
<input name="bypmode"/>
<output name="clkout"/>
<output name="sysclk_sel"/>
<instance name="ctu_and2"/>
<instance name="ctu_mux21"/>
<instance name="ctu_clksel_async_synchronizer"/>
<instance name="ctu_clksel_async_synchronizer"/>
<instance name="ctu_clksel_async_synchronizer"/>
<instance name="ctu_clksel_async_synchronizer"/>
<instance name="bw_u1_aoi22_4x"/>
<instance name="ctu_inv"/>
<instance name="bw_u1_oai21_4x"/>
<instance name="ctu_inv"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="108" nStmts="0" nExprs="40" nInputs="10" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="63" />
</block>
<block name="ctu_clsp_clkgn_clksw">
<input name="io_pwron_rst_l"/>
<input name="jtag_clock_dr_cmp"/>
<input name="jtag_clock_dr_jbus"/>
<input name="jtag_clock_dr_dram"/>
<input name="capture_l"/>
<input name="jtag_clsp_sel_cpu"/>
<input name="jtag_clsp_sel_dram"/>
<input name="jtag_clsp_sel_jbus"/>
<input name="jbus_alt_bypsel_l"/>
<input name="cmp_div_bypass"/>
<input name="cmp_gclk_bypass"/>
<input name="jbus_div_bypass"/>
<input name="jbus_gclk_bypass"/>
<input name="dram_gclk_bypass"/>
<input name="testmode_l"/>
<input name="cmp_nstep_sel"/>
<input name="jbus_nstep_sel"/>
<input name="dram_nstep_sel"/>
<output name="cmp_tst_clk"/>
<output name="cmp_clk_sel"/>
<output name="dram_tst_clk"/>
<output name="dram_clk_sel"/>
<output name="jbus_tst_clk"/>
<output name="jbus_clk_sel"/>
<instance name="ctu_clsp_clkgn_clksel"/>
<instance name="ctu_clsp_clkgn_clksel"/>
<instance name="ctu_clsp_clkgn_clksel"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="100" nStmts="0" nExprs="36" nInputs="18" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="64" />
</block>
<block name="ctu_clsp_clkgn_ddiv">
<input name="pll_clk_out"/>
<input name="pll_clk_out_l"/>
<input name="rst_l"/>
<input name="rst_b_l"/>
<input name="div_dec"/>
<input name="stretch_l"/>
<input name="stretch_b_l"/>
<input name="si"/>
<input name="se"/>
<output name="dom_div0"/>
<output name="align_edge"/>
<output name="align_edge_b"/>
<output name="dom_div1"/>
<output name="so"/>
<instance name="ctu_clsp_clkgn_1div"/>
<instance name="ctu_clsp_clkgn_1div"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="55" nStmts="0" nExprs="16" nInputs="9" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="39" />
</block>
<block name="ctu_clsp_clkgn_fstlog">
<input name="clsp_fstlog_corepll_j_0"/>
<input name="clsp_fstlog_corepll_d_0"/>
<input name="clsp_fstlog_corepll_c_0"/>
<input name="cdiv_vec"/>
<input name="ddiv_vec"/>
<input name="jdiv_vec"/>
<input name="stretch_cnt_vec"/>
<input name="bypclksel"/>
<input name="se"/>
<input name="si"/>
<input name="pll_reset_ref_l"/>
<input name="start_clk_jl"/>
<input name="clk_stretch_cnt_val_6"/>
<input name="clk_stretch_cnt_val_odd"/>
<input name="clk_stretch_trig"/>
<input name="pll_clk_out"/>
<input name="pll_clk_out_l"/>
<output name="cmp_div0"/>
<output name="cmp_div1"/>
<output name="dram_div0"/>
<output name="dram_div1"/>
<output name="jbus_div0"/>
<output name="jbus_div1"/>
<output name="jbus_dup_div0"/>
<output name="cmp_div_bypass"/>
<output name="jbus_div_bypass"/>
<output name="so"/>
<output name="jbus_mult_rst_l"/>
<output name="jbus_alt_bypsel_l"/>
<instance name="ctu_synchronizer"/>
<instance name="bw_zzctu_sync"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="bw_zzctu_sync"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="bw_u1_scanl_2x"/>
<instance name="dffrl_ns"/>
<instance name="bw_u1_scanl_2x"/>
<instance name="dffrl_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="bw_zzctu_sync"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="ctu_and2"/>
<instance name="ctu_clsp_clkgn_ddiv"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="ctu_clsp_clkgn_ddiv"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="ctu_inv"/>
<instance name="ctu_and2"/>
<instance name="dff_ns"/>
<instance name="ctu_clsp_clkgn_1div"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="ctu_clsp_clkgn_ddiv"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="ctu_clsp_clkgn_1div"/>
<instance name="ctu_sync_pulse_check"/>
<instance name="ctu_sync_pulse_check"/>
<complexity cyclo1="27" cyclo2="27" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="26" />
<volume nNodes="667" nStmts="26" nExprs="227" nInputs="17" nOutputs="12" nParams="0" nAlwaysClocks="13" nBAssign="0" nNBAssign="6" nWAssign="21" nOther="374" />
</block>
<block name="ctu_clsp_clkgn_nstep">
<input name="io_pwron_rst_l"/>
<input name="jtag_clock_dr_cmp"/>
<input name="jtag_clock_dr_dram"/>
<input name="jtag_clock_dr_jbus"/>
<input name="jtag_clsp_force_cken_jbus"/>
<input name="jtag_clsp_force_cken_dram"/>
<input name="jtag_clsp_force_cken_cmp"/>
<input name="jtag_nstep_count"/>
<input name="jtag_nstep_domain"/>
<input name="jtag_nstep_vld"/>
<input name="cmp_gclk_bypass"/>
<input name="dram_gclk_bypass"/>
<input name="jbus_gclk_bypass"/>
<input name="capture_l"/>
<input name="start_clk_early_jl"/>
<input name="testmode_l"/>
<input name="shadreg_div_cmult"/>
<input name="shadreg_div_jmult"/>
<input name="shadreg_div_dmult"/>
<output name="cmp_nstep_sel"/>
<output name="jbus_nstep_sel"/>
<output name="dram_nstep_sel"/>
<instance name="ctu_clsp_clkgn_nstep_cnt"/>
<instance name="ctu_clsp_clkgn_nstep_cnt"/>
<instance name="ctu_clsp_clkgn_nstep_cnt"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="98" nStmts="0" nExprs="36" nInputs="19" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="62" />
</block>
<block name="ctu_clsp_clkgn_nstep_cnt">
<input name="io_pwron_rst_l"/>
<input name="clk"/>
<input name="jtag_clock_dr"/>
<input name="jtag_nstep_count"/>
<input name="jtag_nstep_domain"/>
<input name="jtag_nstep_vld"/>
<input name="capture_l"/>
<input name="testmode_l"/>
<input name="start_clk_early_jl"/>
<input name="shadreg_div_mult"/>
<input name="force_cken"/>
<output name="nstep_sel"/>
<instance name="dffrl_async_ns"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="ctu_inv"/>
<instance name="ctu_and3"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="14" cyclo2="14" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="13" />
<volume nNodes="191" nStmts="12" nExprs="61" nInputs="11" nOutputs="1" nParams="0" nAlwaysClocks="4" nBAssign="0" nNBAssign="2" nWAssign="12" nOther="100" />
</block>
<block name="ctu_clsp_clkgn_shadreg">
<input name="io_pwron_rst_l"/>
<input name="se"/>
<input name="start_clk_early_jl"/>
<input name="start_clk_cl"/>
<input name="cmp_clk"/>
<input name="jbus_tx_sync"/>
<input name="ctu_dram_tx_sync_early"/>
<input name="a_dbginit_cl"/>
<input name="de_dbginit_cl"/>
<input name="de_grst_cl"/>
<input name="a_grst_cl"/>
<input name="dram_a_grst_cl"/>
<input name="update_shadow_cl"/>
<input name="jtag_ctu_bypass_mode"/>
<input name="jsync_reg_rx2"/>
<input name="jsync_reg_rx1"/>
<input name="jsync_reg_rx0"/>
<input name="jsync_reg_tx2"/>
<input name="jsync_reg_tx1"/>
<input name="jsync_reg_tx0"/>
<input name="jsync_reg_period"/>
<input name="jsync_reg_init"/>
<input name="dsync_reg_rx2"/>
<input name="dsync_reg_rx1"/>
<input name="dsync_reg_rx0"/>
<input name="dsync_reg_tx2"/>
<input name="dsync_reg_tx1"/>
<input name="dsync_reg_tx0"/>
<input name="dsync_reg_period"/>
<input name="dsync_reg_init"/>
<input name="reg_div_cmult"/>
<input name="reg_div_jmult"/>
<input name="reg_div_dmult"/>
<input name="reg_cdiv_0"/>
<input name="reg_cdiv_vec"/>
<input name="reg_ddiv_0"/>
<input name="reg_ddiv_vec"/>
<input name="reg_jdiv_0"/>
<input name="reg_jdiv_vec"/>
<output name="jsync_shadreg_rx2"/>
<output name="jsync_shadreg_rx1"/>
<output name="jsync_shadreg_rx0"/>
<output name="jsync_shadreg_tx2"/>
<output name="jsync_shadreg_tx1"/>
<output name="jsync_shadreg_tx0"/>
<output name="jsync_shadreg_period"/>
<output name="jsync_shadreg_init"/>
<output name="dsync_shadreg_rx2"/>
<output name="dsync_shadreg_rx1"/>
<output name="dsync_shadreg_rx0"/>
<output name="dsync_shadreg_tx2"/>
<output name="dsync_shadreg_tx1"/>
<output name="dsync_shadreg_tx0"/>
<output name="dsync_shadreg_period"/>
<output name="dsync_shadreg_init"/>
<output name="shadreg_cdiv_vec"/>
<output name="shadreg_cdiv_0"/>
<output name="shadreg_ddiv_vec"/>
<output name="shadreg_ddiv_0"/>
<output name="shadreg_jdiv_vec"/>
<output name="shadreg_jdiv_0"/>
<output name="cmp_grst_cl_l"/>
<output name="cmp_dbginit_cl_l"/>
<output name="a_grst_dl"/>
<output name="a_dbginit_dl"/>
<output name="de_grst_dsync_edge_dl"/>
<output name="de_grst_jsync_edge"/>
<output name="de_dbginit_dsync_edge_dl"/>
<output name="de_dbginit_jsync_edge"/>
<output name="coin_cnt_en"/>
<output name="coin_cnt_ld"/>
<output name="coin_edge"/>
<output name="shadreg_div_jmult"/>
<output name="shadreg_div_dmult"/>
<output name="shadreg_div_cmult"/>
<instance name="dff_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<complexity cyclo1="46" cyclo2="46" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="45" />
<volume nNodes="1103" nStmts="0" nExprs="442" nInputs="39" nOutputs="36" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="47" nOther="614" />
</block>
<block name="ctu_clsp_clkgn_ssiclk">
<input name="io_pwron_rst_l"/>
<input name="jbus_clk"/>
<input name="ssiclk_enable"/>
<output name="ctu_jbi_ssiclk"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="24" nStmts="0" nExprs="8" nInputs="3" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="15" />
</block>
<block name="ctu_clsp_clkgn_syncp">
<input name="cmp_clk"/>
<input name="start_clk_early_jl"/>
<input name="coin_cnt_en"/>
<input name="coin_cnt_ld"/>
<input name="clsp_sync_tx0"/>
<input name="clsp_sync_tx1"/>
<input name="clsp_sync_tx2"/>
<input name="clsp_sync_rx0"/>
<input name="clsp_sync_rx1"/>
<input name="clsp_sync_rx2"/>
<input name="clsp_sync_init"/>
<input name="clsp_sync_period"/>
<output name="tx_sync"/>
<output name="rx_sync"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="98" nStmts="0" nExprs="30" nInputs="12" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="52" />
</block>
<block name="ctu_clsp_cmpgif">
<input name="io_pwron_rst_l"/>
<input name="cmp_gclk"/>
<input name="start_clk_cl"/>
<input name="cmp_grst_cl_l"/>
<input name="cmp_dbginit_cl_l"/>
<input name="ctu_dram_tx_sync_cl"/>
<input name="ctu_dram_rx_sync_cl"/>
<input name="ctu_jbus_tx_sync_cl"/>
<input name="ctu_jbus_rx_sync_cl"/>
<input name="ctu_ccx_cmp_cken_cg"/>
<input name="ctu_dram02_cmp_cken_cg"/>
<input name="ctu_dram13_cmp_cken_cg"/>
<input name="ctu_fpu_cmp_cken_cg"/>
<input name="ctu_iob_cmp_cken_cg"/>
<input name="ctu_jbi_cmp_cken_cg"/>
<input name="ctu_scdata0_cmp_cken_cg"/>
<input name="ctu_scdata1_cmp_cken_cg"/>
<input name="ctu_scdata2_cmp_cken_cg"/>
<input name="ctu_scdata3_cmp_cken_cg"/>
<input name="ctu_sctag0_cmp_cken_cg"/>
<input name="ctu_sctag1_cmp_cken_cg"/>
<input name="ctu_sctag2_cmp_cken_cg"/>
<input name="ctu_sctag3_cmp_cken_cg"/>
<input name="ctu_sparc0_cmp_cken_cg"/>
<input name="ctu_sparc1_cmp_cken_cg"/>
<input name="ctu_sparc2_cmp_cken_cg"/>
<input name="ctu_sparc3_cmp_cken_cg"/>
<input name="ctu_sparc4_cmp_cken_cg"/>
<input name="ctu_sparc5_cmp_cken_cg"/>
<input name="ctu_sparc6_cmp_cken_cg"/>
<input name="ctu_sparc7_cmp_cken_cg"/>
<output name="cmp_grst_out_l"/>
<output name="cmp_arst_l"/>
<output name="cmp_gdbginit_out_l"/>
<output name="cmp_adbginit_l"/>
<output name="ctu_dram_tx_sync_out"/>
<output name="ctu_dram_rx_sync_out"/>
<output name="ctu_jbus_tx_sync_out"/>
<output name="ctu_jbus_rx_sync_out"/>
<output name="ctu_ccx_cmp_cken"/>
<output name="ctu_dram02_cmp_cken"/>
<output name="ctu_dram13_cmp_cken"/>
<output name="ctu_fpu_cmp_cken"/>
<output name="ctu_iob_cmp_cken"/>
<output name="ctu_jbi_cmp_cken"/>
<output name="ctu_scdata0_cmp_cken"/>
<output name="ctu_scdata1_cmp_cken"/>
<output name="ctu_scdata2_cmp_cken"/>
<output name="ctu_scdata3_cmp_cken"/>
<output name="ctu_sctag0_cmp_cken"/>
<output name="ctu_sctag1_cmp_cken"/>
<output name="ctu_sctag2_cmp_cken"/>
<output name="ctu_sctag3_cmp_cken"/>
<output name="ctu_sparc0_cmp_cken"/>
<output name="ctu_sparc1_cmp_cken"/>
<output name="ctu_sparc2_cmp_cken"/>
<output name="ctu_sparc3_cmp_cken"/>
<output name="ctu_sparc4_cmp_cken"/>
<output name="ctu_sparc5_cmp_cken"/>
<output name="ctu_sparc6_cmp_cken"/>
<output name="ctu_sparc7_cmp_cken"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="325" nStmts="0" nExprs="116" nInputs="31" nOutputs="30" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="207" />
</block>
<block name="ctu_clsp_creg">
<input name="se"/>
<input name="mask_major_id"/>
<input name="mask_minor_id"/>
<input name="ddr0_ctu_dll_lock"/>
<input name="ddr1_ctu_dll_lock"/>
<input name="ddr2_ctu_dll_lock"/>
<input name="ddr3_ctu_dll_lock"/>
<input name="ddr0_ctu_dll_overflow"/>
<input name="ddr1_ctu_dll_overflow"/>
<input name="ddr2_ctu_dll_overflow"/>
<input name="ddr3_ctu_dll_overflow"/>
<input name="jbus_clk"/>
<input name="rst_l"/>
<input name="io_pwron_rst_l"/>
<input name="start_clk_jl"/>
<input name="start_clk_early_jl"/>
<input name="a_grst_jl"/>
<input name="io_clk_stretch"/>
<input name="clsp_ctrl_rd_bus_cl"/>
<input name="shadreg_div_jmult"/>
<input name="de_grst_jsync_edge"/>
<input name="de_dbginit_jsync_edge"/>
<input name="ucb_clsp_rd_req_vld"/>
<input name="ucb_clsp_wr_req_vld"/>
<input name="ucb_clsp_addr_in"/>
<input name="ucb_clsp_data_in"/>
<input name="ucb_clsp_thr_id_in"/>
<input name="ucb_clsp_buf_id_in"/>
<input name="bypclksel"/>
<input name="jbus_mult_rst_l"/>
<input name="jtag_clsp_stop_id_vld"/>
<input name="jtag_clsp_stop_id"/>
<input name="dll3_ctu_ctrl"/>
<input name="dll2_ctu_ctrl"/>
<input name="dll1_ctu_ctrl"/>
<input name="dll0_ctu_ctrl"/>
<input name="divisor"/>
<output name="reg_cdiv_0"/>
<output name="reg_ddiv_0"/>
<output name="reg_jdiv_0"/>
<output name="reg_cdiv_vec"/>
<output name="reg_ddiv_vec"/>
<output name="reg_jdiv_vec"/>
<output name="stretch_cnt_vec"/>
<output name="clk_stretch_cnt_val_6"/>
<output name="clk_stretch_cnt_val_odd"/>
<output name="reg_div_cmult"/>
<output name="reg_div_dmult"/>
<output name="reg_div_jmult"/>
<output name="dsync_reg_init"/>
<output name="dsync_reg_period"/>
<output name="dsync_reg_rx0"/>
<output name="dsync_reg_rx1"/>
<output name="dsync_reg_rx2"/>
<output name="dsync_reg_tx0"/>
<output name="dsync_reg_tx1"/>
<output name="dsync_reg_tx2"/>
<output name="jsync_reg_init"/>
<output name="jsync_reg_period"/>
<output name="jsync_reg_rx0"/>
<output name="jsync_reg_rx1"/>
<output name="jsync_reg_rx2"/>
<output name="jsync_reg_tx0"/>
<output name="jsync_reg_tx1"/>
<output name="jsync_reg_tx2"/>
<output name="ctu_spc_const_maskid"/>
<output name="frq_chng_pending_jl"/>
<output name="ctu_ddr0_dll_delayctr_jl"/>
<output name="ctu_ddr1_dll_delayctr_jl"/>
<output name="ctu_ddr2_dll_delayctr_jl"/>
<output name="ctu_ddr3_dll_delayctr_jl"/>
<output name="de_dbginit_jl"/>
<output name="a_dbginit_jl"/>
<output name="clsp_ucb_rd_ack_vld"/>
<output name="clsp_ucb_rd_nack_vld"/>
<output name="clsp_ucb_thr_id_out"/>
<output name="clsp_ucb_buf_id_out"/>
<output name="clsp_ucb_data_out"/>
<output name="dbgtrig_dly_cnt_val"/>
<output name="jbus_grst_jl_l"/>
<output name="jbus_dbginit_jl_l"/>
<output name="clk_stretch_trig"/>
<output name="ctu_dll3_byp_val_jl"/>
<output name="ctu_dll2_byp_val_jl"/>
<output name="ctu_dll1_byp_val_jl"/>
<output name="ctu_dll0_byp_val_jl"/>
<output name="ctu_dll3_byp_l_jl"/>
<output name="ctu_dll2_byp_l_jl"/>
<output name="ctu_dll1_byp_l_jl"/>
<output name="ctu_dll0_byp_l_jl"/>
<output name="stop_id_vld_jl"/>
<output name="stop_id_decoded"/>
<output name="update_clkctrl_reg_jl"/>
<output name="clkctrl_data_in_reg"/>
<output name="rd_clkctrl_reg_jl"/>
<param name="REG_WIDTH"/>
<param name="DBG_CNT"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<complexity cyclo1="134" cyclo2="80" nCaseStmts="2" nCaseItems="56" nLoops="0" nIfStmts="77" />
<volume nNodes="1950" nStmts="16" nExprs="732" nInputs="37" nOutputs="58" nParams="2" nAlwaysClocks="12" nBAssign="60" nNBAssign="2" nWAssign="123" nOther="1005" />
</block>
<block name="ctu_clsp_ctrl">
<input name="jbus_clk"/>
<input name="io_pwron_rst_l"/>
<input name="pll_locked_jl"/>
<input name="io_j_rst_l"/>
<input name="frq_chng_pending_jl"/>
<input name="clsp_ctrl_srarm_jl"/>
<input name="clkctrl_dn_jl"/>
<input name="jbus_grst_jl_l"/>
<input name="io_do_bist"/>
<input name="io_pll_char_in"/>
<input name="dft_wake_thr"/>
<input name="de_dll_rst_dn"/>
<input name="ctu_io_j_err_jl"/>
<input name="testmode_l"/>
<input name="bypclksel"/>
<input name="jtag_clsp_ignore_wrm_rst"/>
<output name="start_clk_jl"/>
<output name="start_clk_early_jl"/>
<output name="start_2clk_early_jl"/>
<output name="update_shadow_jl"/>
<output name="ctu_dram_selfrsh"/>
<output name="de_grst_jl"/>
<output name="a_grst_jl"/>
<output name="dram_a_grst_jl"/>
<output name="wrm_rst_ref"/>
<output name="wrm_rst_fc_ref"/>
<output name="tst_rst_ref"/>
<output name="ctu_efc_read_start"/>
<output name="ctu_iob_wake_thr"/>
<output name="creg_cken_vld_jl"/>
<output name="ctu_io_j_err"/>
<output name="ctu_tst_pre_grst_l"/>
<output name="ctu_ddr0_iodll_rst_jl_l"/>
<output name="ctu_ddr1_iodll_rst_jl_l"/>
<output name="ctu_ddr2_iodll_rst_jl_l"/>
<output name="ctu_ddr3_iodll_rst_jl_l"/>
<output name="clsp_bist_dobist"/>
<output name="clsp_bist_type"/>
<output name="clsp_bist_ctrl"/>
<output name="rstctrl_disclk_jl"/>
<output name="rstctrl_enclk_jl"/>
<output name="rstctrl_idle_jl"/>
<output name="ssiclk_enable"/>
<output name="ctu_iob_resetstat_wr"/>
<output name="ctu_iob_resetstat"/>
<param name="DRAM_GRST_CNT"/>
<param name="EFC_CNT"/>
<param name="BIST_CTRLCNT"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synch_jl_ref"/>
<instance name="ctu_synch_jl_ref"/>
<instance name="ctu_synch_jl_ref"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<complexity cyclo1="74" cyclo2="46" nCaseStmts="2" nCaseItems="30" nLoops="0" nIfStmts="43" />
<volume nNodes="729" nStmts="2" nExprs="247" nInputs="16" nOutputs="29" nParams="3" nAlwaysClocks="46" nBAssign="30" nNBAssign="0" nWAssign="53" nOther="351" />
</block>
<block name="ctu_clsp_dramgif">
<input name="io_pwron_rst_l"/>
<input name="start_clk_early_jl"/>
<input name="testmode_l"/>
<input name="dram_gclk"/>
<input name="start_clk_dg"/>
<input name="shadreg_div_dmult"/>
<input name="de_grst_dsync_edge_dg"/>
<input name="de_dbginit_dsync_edge_dg"/>
<input name="a_grst_dg"/>
<input name="a_dbginit_dg"/>
<input name="ctu_dram02_dram_cken_dg"/>
<input name="ctu_dram13_dram_cken_dg"/>
<input name="ctu_ddr0_dram_cken_dg"/>
<input name="ctu_ddr1_dram_cken_dg"/>
<input name="ctu_ddr2_dram_cken_dg"/>
<input name="ctu_ddr3_dram_cken_dg"/>
<input name="jtag_clsp_force_cken_dram"/>
<output name="dram_grst_out_l"/>
<output name="dram_arst_l"/>
<output name="dram_gdbginit_out_l"/>
<output name="dram_adbginit_l"/>
<output name="ctu_dram02_dram_cken"/>
<output name="ctu_dram13_dram_cken"/>
<output name="ctu_ddr0_dram_cken"/>
<output name="ctu_ddr1_dram_cken"/>
<output name="ctu_ddr2_dram_cken"/>
<output name="ctu_ddr3_dram_cken"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<complexity cyclo1="17" cyclo2="17" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="16" />
<volume nNodes="154" nStmts="0" nExprs="49" nInputs="17" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="89" />
</block>
<block name="ctu_clsp_jbusgif">
<input name="io_pwron_rst_l"/>
<input name="start_clk_jl"/>
<input name="testmode_l"/>
<input name="jbus_gclk"/>
<input name="jbus_grst_jl_l"/>
<input name="jbus_dbginit_jl_l"/>
<input name="ctu_dram02_cken_jl"/>
<input name="ctu_dram13_cken_jl"/>
<input name="ctu_iob_cken_jl"/>
<input name="ctu_efc_cken_jl"/>
<input name="ctu_dbg_cken_jl"/>
<input name="ctu_jbusl_cken_jl"/>
<input name="ctu_jbusr_cken_jl"/>
<input name="ctu_jbi_cken_jl"/>
<input name="ctu_misc_cken_jl"/>
<input name="jtag_clsp_force_cken_jbus"/>
<output name="ctu_dram02_jbus_cken"/>
<output name="ctu_dram13_jbus_cken"/>
<output name="ctu_jbi_jbus_cken"/>
<output name="ctu_iob_jbus_cken"/>
<output name="ctu_jbusl_jbus_cken"/>
<output name="ctu_jbusr_jbus_cken"/>
<output name="ctu_misc_jbus_cken"/>
<output name="ctu_efc_jbus_cken"/>
<output name="ctu_dbg_jbus_cken"/>
<output name="jbus_grst_out_l"/>
<output name="jbus_arst_l"/>
<output name="jbus_gdbginit_out_l"/>
<output name="jbus_adbginit_l"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<complexity cyclo1="10" cyclo2="10" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="9" />
<volume nNodes="141" nStmts="0" nExprs="44" nInputs="16" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="85" />
</block>
<block name="ctu_clsp_pllcnt">
<input name="pll_raw_clk_out"/>
<input name="io_pwron_rst_l"/>
<input name="testmode_l"/>
<input name="wrm_rst_ref"/>
<input name="wrm_rst_fc_ref"/>
<input name="tst_rst_ref"/>
<input name="bypclksel"/>
<output name="pll_locked_jl"/>
<output name="pll_reset_ref_l"/>
<output name="pll_reset_ref_dly1_l"/>
<param name="PLL_ASSERTION_CNT"/>
<param name="PLL_BYPASS_CNT"/>
<param name="PLL_LCK_CNT"/>
<param name="WRM_RST_CNT"/>
<param name="TST_RST_CNT"/>
<param name="FC_DCNT"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synch_ref_jl"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<complexity cyclo1="31" cyclo2="17" nCaseStmts="3" nCaseItems="17" nLoops="0" nIfStmts="13" />
<volume nNodes="314" nStmts="3" nExprs="103" nInputs="7" nOutputs="3" nParams="6" nAlwaysClocks="24" nBAssign="18" nNBAssign="0" nWAssign="23" nOther="143" />
</block>
<block name="ctu_clsp_synch_cljl">
<input name="clsp_ctrl_srarm_pre_jl"/>
<input name="ctu_dram02_cken_pre_jl"/>
<input name="ctu_dram13_cken_pre_jl"/>
<input name="ctu_efc_cken_pre_jl"/>
<input name="ctu_iob_cken_pre_jl"/>
<input name="ctu_jbi_cken_pre_jl"/>
<input name="dram02_ctu_tr"/>
<input name="dram13_ctu_tr"/>
<input name="io_pwron_rst_l"/>
<input name="iob_ctu_l2_tr"/>
<input name="iob_ctu_tr"/>
<input name="jbi_ctu_tr"/>
<input name="jbus_clk"/>
<input name="start_clk_jl"/>
<input name="ctu_jbusl_cken_pre_jl"/>
<input name="ctu_jbusr_cken_pre_jl"/>
<input name="ctu_misc_cken_pre_jl"/>
<input name="ctu_dbg_cken_pre_jl"/>
<output name="clsp_ctrl_srarm_jl"/>
<output name="ctu_dbg_cken_jl"/>
<output name="ctu_dram02_cken_jl"/>
<output name="ctu_dram13_cken_jl"/>
<output name="ctu_efc_cken_jl"/>
<output name="ctu_iob_cken_jl"/>
<output name="ctu_jbi_cken_jl"/>
<output name="ctu_jbusl_cken_jl"/>
<output name="ctu_jbusr_cken_jl"/>
<output name="ctu_misc_cken_jl"/>
<output name="dram02_ctu_tr_jl"/>
<output name="dram13_ctu_tr_jl"/>
<output name="iob_ctu_l2_tr_jl"/>
<output name="iob_ctu_tr_jl"/>
<output name="jbi_ctu_tr_jl"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="163" nStmts="0" nExprs="55" nInputs="18" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="104" />
</block>
<block name="ctu_clsp_synch_dldg">
<input name="io_pwron_rst_l"/>
<input name="cmp_gclk"/>
<input name="ctu_ddr0_dram_cken_dl"/>
<input name="ctu_ddr1_dram_cken_dl"/>
<input name="ctu_ddr2_dram_cken_dl"/>
<input name="ctu_ddr3_dram_cken_dl"/>
<input name="ctu_dram02_dram_cken_dl"/>
<input name="ctu_dram13_dram_cken_dl"/>
<input name="start_clk_dl"/>
<input name="a_grst_dl"/>
<input name="a_dbginit_dl"/>
<input name="de_grst_dsync_edge_dl"/>
<input name="de_dbginit_dsync_edge_dl"/>
<output name="start_clk_dg"/>
<output name="ctu_ddr0_dram_cken_dg"/>
<output name="ctu_ddr1_dram_cken_dg"/>
<output name="ctu_ddr2_dram_cken_dg"/>
<output name="ctu_ddr3_dram_cken_dg"/>
<output name="ctu_dram02_dram_cken_dg"/>
<output name="ctu_dram13_dram_cken_dg"/>
<output name="a_grst_dg"/>
<output name="a_dbginit_dg"/>
<output name="de_grst_dsync_edge_dg"/>
<output name="de_dbginit_dsync_edge_dg"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="104" nStmts="0" nExprs="34" nInputs="13" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="70" />
</block>
<block name="ctu_clsp_synch_jlcl">
<input name="a_dbginit_jl"/>
<input name="a_grst_jl"/>
<input name="clkctrl_dn_cl"/>
<input name="clsp_ctrl_srarm_cl"/>
<input name="cmp_clk"/>
<input name="creg_cken_vld_jl"/>
<input name="ctu_ccx_cken_cl"/>
<input name="ctu_dram02_cken_cl"/>
<input name="ctu_dram13_cken_cl"/>
<input name="ctu_efc_cken_cl"/>
<input name="ctu_fpu_cken_cl"/>
<input name="ctu_io_j_err_cl"/>
<input name="ctu_iob_cken_cl"/>
<input name="ctu_jbi_cken_cl"/>
<input name="ctu_scdata0_cken_cl"/>
<input name="ctu_scdata1_cken_cl"/>
<input name="ctu_scdata2_cken_cl"/>
<input name="ctu_scdata3_cken_cl"/>
<input name="ctu_sctag0_cken_cl"/>
<input name="ctu_sctag1_cken_cl"/>
<input name="ctu_sctag2_cken_cl"/>
<input name="ctu_sctag3_cken_cl"/>
<input name="ctu_sparc0_cken_cl"/>
<input name="ctu_sparc1_cken_cl"/>
<input name="ctu_sparc2_cken_cl"/>
<input name="ctu_sparc3_cken_cl"/>
<input name="ctu_sparc4_cken_cl"/>
<input name="ctu_sparc5_cken_cl"/>
<input name="ctu_sparc6_cken_cl"/>
<input name="ctu_sparc7_cken_cl"/>
<input name="dbgtrig_dly_cnt_val"/>
<input name="de_dbginit_jl"/>
<input name="de_grst_jl"/>
<input name="dram02_ctu_tr_jl"/>
<input name="dram13_ctu_tr_jl"/>
<input name="dram_a_grst_jl"/>
<input name="iob_ctu_l2_tr_jl"/>
<input name="iob_ctu_tr_jl"/>
<input name="jbi_ctu_tr_jl"/>
<input name="jbus_tx_sync"/>
<input name="rstctrl_disclk_jl"/>
<input name="rstctrl_enclk_jl"/>
<input name="rstctrl_idle_jl"/>
<input name="sctag0_ctu_tr"/>
<input name="sctag1_ctu_tr"/>
<input name="sctag2_ctu_tr"/>
<input name="sctag3_ctu_tr"/>
<input name="stop_id_vld_jl"/>
<input name="jbus_rx_sync"/>
<input name="io_pwron_rst_l"/>
<input name="update_shadow_jl"/>
<input name="ctu_jbus_rx_sync_cl"/>
<input name="ctu_jbusr_cken_cl"/>
<input name="ctu_jbusl_cken_cl"/>
<input name="ctu_misc_cken_cl"/>
<input name="ctu_dbg_cken_cl"/>
<input name="update_clkctrl_reg_jl"/>
<input name="rd_clkctrl_reg_jl"/>
<input name="start_clk_early_jl"/>
<input name="jtag_clsp_force_cken_cmp"/>
<input name="testmode_l"/>
<output name="a_dbginit_cl"/>
<output name="a_grst_cl"/>
<output name="clkctrl_dn_jl"/>
<output name="clsp_ctrl_srarm_pre_jl"/>
<output name="creg_cken_vld_cl"/>
<output name="ctu_ccx_cmp_cken_cg"/>
<output name="ctu_dbg_cken_pre_jl"/>
<output name="ctu_dram02_cken_pre_jl"/>
<output name="ctu_dram02_cmp_cken_cg"/>
<output name="ctu_dram13_cken_pre_jl"/>
<output name="ctu_dram13_cmp_cken_cg"/>
<output name="ctu_efc_cken_pre_jl"/>
<output name="ctu_fpu_cmp_cken_cg"/>
<output name="ctu_io_j_err_jl"/>
<output name="ctu_iob_cken_pre_jl"/>
<output name="ctu_iob_cmp_cken_cg"/>
<output name="ctu_jbi_cken_pre_jl"/>
<output name="ctu_jbi_cmp_cken_cg"/>
<output name="ctu_jbusl_cken_pre_jl"/>
<output name="ctu_jbusr_cken_pre_jl"/>
<output name="ctu_misc_cken_pre_jl"/>
<output name="ctu_scdata0_cmp_cken_cg"/>
<output name="ctu_scdata1_cmp_cken_cg"/>
<output name="ctu_scdata2_cmp_cken_cg"/>
<output name="ctu_scdata3_cmp_cken_cg"/>
<output name="ctu_sctag0_cmp_cken_cg"/>
<output name="ctu_sctag1_cmp_cken_cg"/>
<output name="ctu_sctag2_cmp_cken_cg"/>
<output name="ctu_sctag3_cmp_cken_cg"/>
<output name="ctu_sparc0_cmp_cken_cg"/>
<output name="ctu_sparc1_cmp_cken_cg"/>
<output name="ctu_sparc2_cmp_cken_cg"/>
<output name="ctu_sparc3_cmp_cken_cg"/>
<output name="ctu_sparc4_cmp_cken_cg"/>
<output name="ctu_sparc5_cmp_cken_cg"/>
<output name="ctu_sparc6_cmp_cken_cg"/>
<output name="ctu_sparc7_cmp_cken_cg"/>
<output name="dbgtrig_dly_cnt_val_cl"/>
<output name="de_dbginit_cl"/>
<output name="de_grst_cl"/>
<output name="dram02_ctu_tr_cl"/>
<output name="dram13_ctu_tr_cl"/>
<output name="dram_a_grst_cl"/>
<output name="iob_ctu_l2_tr_cl"/>
<output name="iob_ctu_tr_cl"/>
<output name="jbi_ctu_tr_cl"/>
<output name="rd_clkctrl_reg_cl"/>
<output name="rstctrl_disclk_cl"/>
<output name="rstctrl_enclk_cl"/>
<output name="rstctrl_idle_cl"/>
<output name="sctag0_ctu_tr_cl"/>
<output name="sctag1_ctu_tr_cl"/>
<output name="sctag2_ctu_tr_cl"/>
<output name="sctag3_ctu_tr_cl"/>
<output name="stop_id_vld_cl"/>
<output name="update_clkctrl_reg_cl"/>
<output name="start_clk_cl"/>
<output name="update_shadow_cl"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="ctu_synch_cl_cg"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="15" cyclo2="15" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="14" />
<volume nNodes="899" nStmts="0" nExprs="349" nInputs="61" nOutputs="58" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="11" nOther="539" />
</block>
<block name="ctu_clsp_synch_jldl">
<input name="cmp_clk"/>
<input name="coin_edge"/>
<input name="ctu_ddr0_cken_cl"/>
<input name="ctu_ddr0_dll_delayctr_jl"/>
<input name="ctu_ddr0_iodll_rst_jl_l"/>
<input name="ctu_ddr1_cken_cl"/>
<input name="ctu_ddr1_dll_delayctr_jl"/>
<input name="ctu_ddr1_iodll_rst_jl_l"/>
<input name="ctu_ddr2_cken_cl"/>
<input name="ctu_ddr2_dll_delayctr_jl"/>
<input name="ctu_ddr2_iodll_rst_jl_l"/>
<input name="ctu_ddr3_cken_cl"/>
<input name="ctu_ddr3_dll_delayctr_jl"/>
<input name="ctu_ddr3_iodll_rst_jl_l"/>
<input name="ctu_dll0_byp_l_jl"/>
<input name="ctu_dll0_byp_val_jl"/>
<input name="ctu_dll1_byp_l_jl"/>
<input name="ctu_dll1_byp_val_jl"/>
<input name="ctu_dll2_byp_l_jl"/>
<input name="ctu_dll2_byp_val_jl"/>
<input name="ctu_dll3_byp_l_jl"/>
<input name="ctu_dll3_byp_val_jl"/>
<input name="ctu_dram02_cken_cl"/>
<input name="ctu_dram13_cken_cl"/>
<input name="jbus_rx_sync"/>
<input name="start_clk_cl"/>
<input name="io_pwron_rst_l"/>
<input name="ctu_dram_tx_sync_early"/>
<output name="ctu_ddr0_dll_delayctr"/>
<output name="ctu_ddr0_dram_cken_dl"/>
<output name="ctu_ddr1_dll_delayctr"/>
<output name="ctu_ddr1_dram_cken_dl"/>
<output name="ctu_ddr2_dll_delayctr"/>
<output name="ctu_ddr2_dram_cken_dl"/>
<output name="ctu_ddr3_dll_delayctr"/>
<output name="ctu_ddr3_dram_cken_dl"/>
<output name="ctu_dll0_byp_l"/>
<output name="ctu_dll0_byp_val"/>
<output name="ctu_dll1_byp_l"/>
<output name="ctu_dll1_byp_val"/>
<output name="ctu_dll2_byp_l"/>
<output name="ctu_dll2_byp_val"/>
<output name="ctu_dll3_byp_l"/>
<output name="ctu_dll3_byp_val"/>
<output name="ctu_dram02_dram_cken_dl"/>
<output name="ctu_dram13_dram_cken_dl"/>
<output name="ctu_ddr0_iodll_rst_l"/>
<output name="ctu_ddr1_iodll_rst_l"/>
<output name="ctu_ddr2_iodll_rst_l"/>
<output name="ctu_ddr3_iodll_rst_l"/>
<output name="start_clk_dl"/>
<instance name="dffrle_ns"/>
<instance name="ctu_synch_cl_dl"/>
<instance name="ctu_synch_cl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_cl_dl"/>
<instance name="ctu_synch_cl_dl"/>
<instance name="ctu_synch_cl_dl"/>
<instance name="ctu_synch_cl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<instance name="ctu_synch_jl_dl"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="342" nStmts="0" nExprs="133" nInputs="28" nOutputs="23" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="208" />
</block>
<block name="ctu_dft">
<input name="afi_pll_char_mode"/>
<input name="afi_pll_clamp_fltr"/>
<input name="afi_pll_div2"/>
<input name="afi_pll_trst_l"/>
<input name="afi_rng_ctl"/>
<input name="afi_tsr_div"/>
<input name="afi_tsr_mode"/>
<input name="afi_tsr_tsel"/>
<input name="bist_mode_pin"/>
<input name="clsp_bist_ctrl"/>
<input name="clsp_bist_dobist"/>
<input name="clsp_bist_type"/>
<input name="cmp_clk"/>
<input name="cmp_rst_l"/>
<input name="cmp_rx_en"/>
<input name="cmp_tx_en"/>
<input name="efc_ctu_data_out"/>
<input name="io_pwron_rst_l"/>
<input name="io_tck"/>
<input name="io_tdi"/>
<input name="io_tms"/>
<input name="io_trst_l"/>
<input name="iob_ctu_coreavail"/>
<input name="iob_tap_data"/>
<input name="iob_tap_stall"/>
<input name="iob_tap_vld"/>
<input name="jbus_clk"/>
<input name="jbus_rst_l"/>
<input name="jtag_id"/>
<input name="pads_ctu_bsi"/>
<input name="pads_ctu_si"/>
<input name="pll_bypass_pin"/>
<input name="pll_reset_ref_l"/>
<input name="rt_addr_data"/>
<input name="rt_data_in"/>
<input name="rt_high_low"/>
<input name="rt_read_write"/>
<input name="rt_valid"/>
<input name="sctag0_ctu_mbistdone"/>
<input name="sctag0_ctu_mbisterr"/>
<input name="sctag1_ctu_mbistdone"/>
<input name="sctag1_ctu_mbisterr"/>
<input name="sctag2_ctu_mbistdone"/>
<input name="sctag2_ctu_mbisterr"/>
<input name="sctag2_ctu_serial_scan_in"/>
<input name="sctag3_ctu_mbistdone"/>
<input name="sctag3_ctu_mbisterr"/>
<input name="spc0_ctu_mbistdone"/>
<input name="spc0_ctu_mbisterr"/>
<input name="spc0_ctu_sscan_out"/>
<input name="spc1_ctu_mbistdone"/>
<input name="spc1_ctu_mbisterr"/>
<input name="spc1_ctu_sscan_out"/>
<input name="spc2_ctu_mbistdone"/>
<input name="spc2_ctu_mbisterr"/>
<input name="spc2_ctu_sscan_out"/>
<input name="spc3_ctu_mbistdone"/>
<input name="spc3_ctu_mbisterr"/>
<input name="spc3_ctu_sscan_out"/>
<input name="spc4_ctu_mbistdone"/>
<input name="spc4_ctu_mbisterr"/>
<input name="spc4_ctu_sscan_out"/>
<input name="spc5_ctu_mbistdone"/>
<input name="spc5_ctu_mbisterr"/>
<input name="spc5_ctu_sscan_out"/>
<input name="spc6_ctu_mbistdone"/>
<input name="spc6_ctu_mbisterr"/>
<input name="spc6_ctu_sscan_out"/>
<input name="spc7_ctu_mbistdone"/>
<input name="spc7_ctu_mbisterr"/>
<input name="spc7_ctu_sscan_out"/>
<input name="start_clk_jl"/>
<input name="tck_l"/>
<input name="test_mode_pin"/>
<output name="ctu_ddr0_clock_dr"/>
<output name="ctu_ddr0_hiz_l"/>
<output name="ctu_ddr0_mode_ctl"/>
<output name="ctu_ddr0_shift_dr"/>
<output name="ctu_ddr0_update_dr"/>
<output name="ctu_ddr1_clock_dr"/>
<output name="ctu_ddr1_hiz_l"/>
<output name="ctu_ddr1_mode_ctl"/>
<output name="ctu_ddr1_shift_dr"/>
<output name="ctu_ddr1_update_dr"/>
<output name="ctu_ddr2_clock_dr"/>
<output name="ctu_ddr2_hiz_l"/>
<output name="ctu_ddr2_mode_ctl"/>
<output name="ctu_ddr2_shift_dr"/>
<output name="ctu_ddr2_update_dr"/>
<output name="ctu_ddr3_clock_dr"/>
<output name="ctu_ddr3_hiz_l"/>
<output name="ctu_ddr3_mode_ctl"/>
<output name="ctu_ddr3_shift_dr"/>
<output name="ctu_ddr3_update_dr"/>
<output name="ctu_ddr_testmode_l"/>
<output name="ctu_debug_clock_dr"/>
<output name="ctu_debug_hiz_l"/>
<output name="ctu_debug_mode_ctl"/>
<output name="ctu_debug_shift_dr"/>
<output name="ctu_debug_update_dr"/>
<output name="ctu_efc_capturedr"/>
<output name="ctu_efc_coladdr"/>
<output name="ctu_efc_data_in"/>
<output name="ctu_efc_dest_sample"/>
<output name="ctu_efc_fuse_bypass"/>
<output name="ctu_efc_read_en"/>
<output name="ctu_efc_read_mode"/>
<output name="ctu_efc_rowaddr"/>
<output name="ctu_efc_shiftdr"/>
<output name="ctu_efc_tck"/>
<output name="ctu_efc_updatedr"/>
<output name="ctu_fpu_so"/>
<output name="ctu_global_snap"/>
<output name="ctu_jbusl_clock_dr"/>
<output name="ctu_jbusl_hiz_l"/>
<output name="ctu_jbusl_mode_ctl"/>
<output name="ctu_jbusl_shift_dr"/>
<output name="ctu_jbusl_update_dr"/>
<output name="ctu_jbusr_clock_dr"/>
<output name="ctu_jbusr_hiz_l"/>
<output name="ctu_jbusr_mode_ctl"/>
<output name="ctu_jbusr_shift_dr"/>
<output name="ctu_jbusr_update_dr"/>
<output name="ctu_misc_clock_dr"/>
<output name="ctu_misc_hiz_l"/>
<output name="ctu_misc_mode_ctl"/>
<output name="ctu_misc_shift_dr"/>
<output name="ctu_misc_update_dr"/>
<output name="ctu_pads_bso"/>
<output name="ctu_pads_so"/>
<output name="ctu_pads_sscan_update"/>
<output name="ctu_sctag0_mbisten"/>
<output name="ctu_sctag1_mbisten"/>
<output name="ctu_sctag2_mbisten"/>
<output name="ctu_sctag3_mbisten"/>
<output name="ctu_sel_cpu"/>
<output name="ctu_sel_dram"/>
<output name="ctu_sel_jbus"/>
<output name="ctu_spc0_mbisten"/>
<output name="ctu_spc0_sscan_se"/>
<output name="ctu_spc0_tck"/>
<output name="ctu_spc1_mbisten"/>
<output name="ctu_spc1_sscan_se"/>
<output name="ctu_spc1_tck"/>
<output name="ctu_spc2_mbisten"/>
<output name="ctu_spc2_sscan_se"/>
<output name="ctu_spc2_tck"/>
<output name="ctu_spc3_mbisten"/>
<output name="ctu_spc3_sscan_se"/>
<output name="ctu_spc3_tck"/>
<output name="ctu_spc4_mbisten"/>
<output name="ctu_spc4_sscan_se"/>
<output name="ctu_spc4_tck"/>
<output name="ctu_spc5_mbisten"/>
<output name="ctu_spc5_sscan_se"/>
<output name="ctu_spc5_tck"/>
<output name="ctu_spc6_mbisten"/>
<output name="ctu_spc6_sscan_se"/>
<output name="ctu_spc6_tck"/>
<output name="ctu_spc7_mbisten"/>
<output name="ctu_spc7_sscan_se"/>
<output name="ctu_spc7_tck"/>
<output name="ctu_spc_sscan_tid"/>
<output name="ctu_tst_macrotest"/>
<output name="ctu_tst_scan_disable"/>
<output name="ctu_tst_scanmode"/>
<output name="ctu_tst_short_chain"/>
<output name="dft_clsp_nstep_capture_l"/>
<output name="dft_ctu_scan_disable"/>
<output name="dft_pin_pscan_l"/>
<output name="dft_pll_arst_l"/>
<output name="dft_pll_clamp_fltr"/>
<output name="dft_pll_div2"/>
<output name="dft_pll_testmode"/>
<output name="dft_rng_rst_l"/>
<output name="dft_rng_vctrl"/>
<output name="dft_tdo"/>
<output name="dft_tsr_div"/>
<output name="dft_tsr_reset_l"/>
<output name="dft_tsr_tsel"/>
<output name="dft_wake_thr"/>
<output name="global_scan_bypass_en"/>
<output name="global_shift_enable"/>
<output name="io_tdo_en"/>
<output name="jtag_clock_dr"/>
<output name="jtag_clsp_force_cken_cmp"/>
<output name="jtag_clsp_force_cken_dram"/>
<output name="jtag_clsp_force_cken_jbus"/>
<output name="jtag_clsp_ignore_wrm_rst"/>
<output name="jtag_clsp_sel_tck2"/>
<output name="jtag_clsp_stop_id"/>
<output name="jtag_clsp_stop_id_vld"/>
<output name="jtag_nstep_count"/>
<output name="jtag_nstep_domain"/>
<output name="jtag_nstep_vld"/>
<output name="pll_bypass"/>
<output name="pscan_select"/>
<output name="rt_ack"/>
<output name="rt_data_out"/>
<output name="tap_iob_data"/>
<output name="tap_iob_stall"/>
<output name="tap_iob_vld"/>
<output name="testmode_l"/>
<instance name="ctu_dft_jtag"/>
<instance name="ctu_dft_bist"/>
<instance name="ctu_dft_creg"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="691" nStmts="0" nExprs="242" nInputs="74" nOutputs="129" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="449" />
</block>
<block name="ctu_dft_bist">
<input name="cmp_clk"/>
<input name="cmp_rst_l"/>
<input name="cmp_tx_en"/>
<input name="cmp_rx_en"/>
<input name="jbus_clk"/>
<input name="jbus_rst_l"/>
<input name="io_tck"/>
<input name="iob_ctu_coreavail"/>
<input name="clsp_bist_dobist"/>
<input name="clsp_bist_type"/>
<input name="clsp_bist_ctrl"/>
<input name="jtag_bist_serial"/>
<input name="jtag_bist_parallel"/>
<input name="jtag_bist_active"/>
<input name="jtag_bist_abort"/>
<input name="sctag0_ctu_mbistdone"/>
<input name="sctag1_ctu_mbistdone"/>
<input name="sctag2_ctu_mbistdone"/>
<input name="sctag3_ctu_mbistdone"/>
<input name="spc7_ctu_mbistdone"/>
<input name="spc6_ctu_mbistdone"/>
<input name="spc5_ctu_mbistdone"/>
<input name="spc4_ctu_mbistdone"/>
<input name="spc3_ctu_mbistdone"/>
<input name="spc2_ctu_mbistdone"/>
<input name="spc1_ctu_mbistdone"/>
<input name="spc0_ctu_mbistdone"/>
<input name="sctag0_ctu_mbisterr"/>
<input name="sctag1_ctu_mbisterr"/>
<input name="sctag2_ctu_mbisterr"/>
<input name="sctag3_ctu_mbisterr"/>
<input name="spc7_ctu_mbisterr"/>
<input name="spc6_ctu_mbisterr"/>
<input name="spc5_ctu_mbisterr"/>
<input name="spc4_ctu_mbisterr"/>
<input name="spc3_ctu_mbisterr"/>
<input name="spc2_ctu_mbisterr"/>
<input name="spc1_ctu_mbisterr"/>
<input name="spc0_ctu_mbisterr"/>
<output name="dft_wake_thr"/>
<output name="bist_jtag_result"/>
<output name="bist_jtag_abort_done"/>
<output name="ctu_sctag0_mbisten"/>
<output name="ctu_sctag1_mbisten"/>
<output name="ctu_sctag2_mbisten"/>
<output name="ctu_sctag3_mbisten"/>
<output name="ctu_spc7_mbisten"/>
<output name="ctu_spc6_mbisten"/>
<output name="ctu_spc5_mbisten"/>
<output name="ctu_spc4_mbisten"/>
<output name="ctu_spc3_mbisten"/>
<output name="ctu_spc2_mbisten"/>
<output name="ctu_spc1_mbisten"/>
<output name="ctu_spc0_mbisten"/>
<param name="BIST_IDLE"/>
<param name="BIST_PARALLEL_START"/>
<param name="BIST_PARALLEL_CTRL"/>
<param name="BIST_PARALLEL_WAIT"/>
<param name="BIST_PARALLEL_ABORT"/>
<param name="BIST_SERIAL_SPC_START"/>
<param name="BIST_SERIAL_SPC_CTRL"/>
<param name="BIST_SERIAL_SPC_WAIT"/>
<param name="BIST_SERIAL_SPC_ABORT"/>
<param name="BIST_SERIAL_SCTAG_START"/>
<param name="BIST_SERIAL_SCTAG_CTRL"/>
<param name="BIST_SERIAL_SCTAG_WAIT"/>
<param name="BIST_SERIAL_SCTAG_ABORT"/>
<param name="BIST_MODE_LO"/>
<param name="BIST_MODE_HI"/>
<param name="BIST_MODE_PARALLEL"/>
<param name="BIST_SM_WIDTH"/>
<param name="BIST_CTRL_WIDTH"/>
<param name="BIST_CTRL_MAX_CNT"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="ctu_synchronizer"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="dffrle_ns"/>
<instance name="ctu_synchronizer"/>
<instance name="dffrle_ns"/>
<instance name="ctu_synchronizer"/>
<instance name="dffrle_ns"/>
<instance name="ctu_synchronizer"/>
<instance name="dffrle_ns"/>
<instance name="ctu_synchronizer"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="36" cyclo2="23" nCaseStmts="1" nCaseItems="14" nLoops="0" nIfStmts="21" />
<volume nNodes="711" nStmts="22" nExprs="240" nInputs="39" nOutputs="15" nParams="19" nAlwaysClocks="24" nBAssign="38" nNBAssign="0" nWAssign="62" nOther="325" />
</block>
<block name="ctu_dft_creg">
<input name="io_tck"/>
<input name="jbus_clk"/>
<input name="jbus_rst_l"/>
<input name="io_pwron_rst_l"/>
<input name="test_mode_pin"/>
<input name="bist_mode_pin"/>
<input name="start_clk_jl"/>
<input name="jtag_creg_addr"/>
<input name="jtag_creg_data"/>
<input name="jtag_creg_rd_en"/>
<input name="jtag_creg_wr_en"/>
<input name="jtag_creg_addr_en"/>
<input name="jtag_creg_data_en"/>
<input name="jtag_creg_rdrtrn_complete"/>
<input name="iob_tap_vld"/>
<input name="iob_tap_data"/>
<input name="iob_tap_stall"/>
<input name="rt_valid"/>
<input name="rt_addr_data"/>
<input name="rt_read_write"/>
<input name="rt_high_low"/>
<input name="rt_data_in"/>
<input name="bist_jtag_result"/>
<output name="creg_jtag_scratch_data"/>
<output name="creg_jtag_rdrtrn_data"/>
<output name="creg_jtag_rdrtrn_vld"/>
<output name="tap_iob_stall"/>
<output name="tap_iob_vld"/>
<output name="tap_iob_data"/>
<output name="rt_ack"/>
<output name="rt_data_out"/>
<instance name="ucb_bus_out"/>
<instance name="ucb_bus_in"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="ctu_synchronizer"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="13" cyclo2="13" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="12" />
<volume nNodes="661" nStmts="16" nExprs="220" nInputs="23" nOutputs="8" nParams="0" nAlwaysClocks="34" nBAssign="32" nNBAssign="0" nWAssign="54" nOther="305" />
</block>
<block name="ctu_dft_jtag">
<input name="jbus_rst_l"/>
<input name="io_tdi"/>
<input name="io_tms"/>
<input name="io_trst_l"/>
<input name="io_tck"/>
<input name="tck_l"/>
<input name="jtag_id"/>
<input name="test_mode_pin"/>
<input name="afi_rng_ctl"/>
<input name="afi_tsr_div"/>
<input name="afi_tsr_mode"/>
<input name="afi_pll_char_mode"/>
<input name="afi_pll_div2"/>
<input name="afi_pll_trst_l"/>
<input name="afi_tsr_tsel"/>
<input name="afi_pll_clamp_fltr"/>
<input name="creg_jtag_scratch_data"/>
<input name="creg_jtag_rdrtrn_data"/>
<input name="creg_jtag_rdrtrn_vld"/>
<input name="bist_jtag_result"/>
<input name="bist_jtag_abort_done"/>
<input name="pll_bypass_pin"/>
<input name="pll_reset_ref_l"/>
<input name="spc0_ctu_sscan_out"/>
<input name="spc1_ctu_sscan_out"/>
<input name="spc2_ctu_sscan_out"/>
<input name="spc3_ctu_sscan_out"/>
<input name="spc4_ctu_sscan_out"/>
<input name="spc5_ctu_sscan_out"/>
<input name="spc6_ctu_sscan_out"/>
<input name="spc7_ctu_sscan_out"/>
<input name="pads_ctu_bsi"/>
<input name="pads_ctu_si"/>
<input name="sctag2_ctu_serial_scan_in"/>
<input name="efc_ctu_data_out"/>
<output name="dft_tdo"/>
<output name="io_tdo_en"/>
<output name="jtag_creg_addr"/>
<output name="jtag_creg_data"/>
<output name="jtag_creg_rd_en"/>
<output name="jtag_creg_wr_en"/>
<output name="jtag_creg_addr_en"/>
<output name="jtag_creg_data_en"/>
<output name="jtag_creg_rdrtrn_complete"/>
<output name="jtag_bist_serial"/>
<output name="jtag_bist_parallel"/>
<output name="jtag_bist_active"/>
<output name="jtag_bist_abort"/>
<output name="dft_pll_div2"/>
<output name="dft_pll_arst_l"/>
<output name="dft_pll_testmode"/>
<output name="dft_pll_clamp_fltr"/>
<output name="jtag_clsp_stop_id_vld"/>
<output name="jtag_clsp_stop_id"/>
<output name="jtag_nstep_vld"/>
<output name="jtag_nstep_domain"/>
<output name="jtag_nstep_count"/>
<output name="dft_clsp_nstep_capture_l"/>
<output name="jtag_clock_dr"/>
<output name="jtag_clsp_ignore_wrm_rst"/>
<output name="jtag_clsp_sel_tck2"/>
<output name="jtag_clsp_force_cken_cmp"/>
<output name="jtag_clsp_force_cken_dram"/>
<output name="jtag_clsp_force_cken_jbus"/>
<output name="pll_bypass"/>
<output name="ctu_sel_cpu"/>
<output name="ctu_sel_dram"/>
<output name="ctu_sel_jbus"/>
<output name="ctu_spc0_sscan_se"/>
<output name="ctu_spc1_sscan_se"/>
<output name="ctu_spc2_sscan_se"/>
<output name="ctu_spc3_sscan_se"/>
<output name="ctu_spc4_sscan_se"/>
<output name="ctu_spc5_sscan_se"/>
<output name="ctu_spc6_sscan_se"/>
<output name="ctu_spc7_sscan_se"/>
<output name="ctu_spc0_tck"/>
<output name="ctu_spc1_tck"/>
<output name="ctu_spc2_tck"/>
<output name="ctu_spc3_tck"/>
<output name="ctu_spc4_tck"/>
<output name="ctu_spc5_tck"/>
<output name="ctu_spc6_tck"/>
<output name="ctu_spc7_tck"/>
<output name="ctu_spc_sscan_tid"/>
<output name="ctu_pads_sscan_update"/>
<output name="ctu_global_snap"/>
<output name="ctu_ddr0_mode_ctl"/>
<output name="ctu_ddr0_hiz_l"/>
<output name="ctu_ddr0_update_dr"/>
<output name="ctu_ddr0_clock_dr"/>
<output name="ctu_ddr0_shift_dr"/>
<output name="ctu_ddr1_mode_ctl"/>
<output name="ctu_ddr1_hiz_l"/>
<output name="ctu_ddr1_update_dr"/>
<output name="ctu_ddr1_clock_dr"/>
<output name="ctu_ddr1_shift_dr"/>
<output name="ctu_ddr2_mode_ctl"/>
<output name="ctu_ddr2_hiz_l"/>
<output name="ctu_ddr2_update_dr"/>
<output name="ctu_ddr2_clock_dr"/>
<output name="ctu_ddr2_shift_dr"/>
<output name="ctu_ddr3_mode_ctl"/>
<output name="ctu_ddr3_hiz_l"/>
<output name="ctu_ddr3_update_dr"/>
<output name="ctu_ddr3_clock_dr"/>
<output name="ctu_ddr3_shift_dr"/>
<output name="ctu_jbusl_mode_ctl"/>
<output name="ctu_jbusl_hiz_l"/>
<output name="ctu_jbusl_update_dr"/>
<output name="ctu_jbusl_clock_dr"/>
<output name="ctu_jbusl_shift_dr"/>
<output name="ctu_jbusr_mode_ctl"/>
<output name="ctu_jbusr_hiz_l"/>
<output name="ctu_jbusr_update_dr"/>
<output name="ctu_jbusr_clock_dr"/>
<output name="ctu_jbusr_shift_dr"/>
<output name="ctu_debug_mode_ctl"/>
<output name="ctu_debug_hiz_l"/>
<output name="ctu_debug_update_dr"/>
<output name="ctu_debug_clock_dr"/>
<output name="ctu_debug_shift_dr"/>
<output name="ctu_misc_mode_ctl"/>
<output name="ctu_misc_hiz_l"/>
<output name="ctu_misc_update_dr"/>
<output name="ctu_misc_clock_dr"/>
<output name="ctu_misc_shift_dr"/>
<output name="ctu_pads_bso"/>
<output name="global_shift_enable"/>
<output name="global_scan_bypass_en"/>
<output name="dft_ctu_scan_disable"/>
<output name="dft_pin_pscan_l"/>
<output name="ctu_pads_so"/>
<output name="ctu_fpu_so"/>
<output name="pscan_select"/>
<output name="ctu_ddr_testmode_l"/>
<output name="ctu_tst_scanmode"/>
<output name="ctu_tst_macrotest"/>
<output name="ctu_tst_short_chain"/>
<output name="ctu_tst_scan_disable"/>
<output name="ctu_efc_data_in"/>
<output name="ctu_efc_updatedr"/>
<output name="ctu_efc_shiftdr"/>
<output name="ctu_efc_capturedr"/>
<output name="ctu_efc_tck"/>
<output name="ctu_efc_rowaddr"/>
<output name="ctu_efc_coladdr"/>
<output name="ctu_efc_read_en"/>
<output name="ctu_efc_read_mode"/>
<output name="ctu_efc_fuse_bypass"/>
<output name="ctu_efc_dest_sample"/>
<output name="dft_rng_vctrl"/>
<output name="dft_rng_rst_l"/>
<output name="dft_tsr_div"/>
<output name="dft_tsr_tsel"/>
<output name="dft_tsr_reset_l"/>
<output name="testmode_l"/>
<param name="TAP_CMD_LO"/>
<param name="TAP_CMD_HI"/>
<param name="TAP_SSCAN_CFG_WIDTH"/>
<param name="TAP_SSCAN_CFG_LO"/>
<param name="TAP_SSCAN_CFG_HI"/>
<param name="TAP_SSCAN_UPDATE"/>
<param name="TAP_MBIST_ACTIVE_WIDTH"/>
<param name="TAP_MBIST_ACTIVE_LO"/>
<param name="TAP_MBIST_ACTIVE_HI"/>
<param name="TAP_CLK_STOP_ID_WIDTH"/>
<param name="TAP_CLK_STOP_ID_LO"/>
<param name="TAP_CLK_STOP_ID_HI"/>
<param name="TAP_SUPPRESS_CAP_BIT"/>
<param name="TAP_CKEN_BIT"/>
<param name="TAP_SCAN_MODE_BIT"/>
<param name="TAP_SCAN_NSTEP_DOM_WIDTH"/>
<param name="TAP_SCAN_NSTEP_CNT_WIDTH"/>
<param name="TAP_SCAN_NSTEP_DOM_LO"/>
<param name="TAP_SCAN_NSTEP_DOM_HI"/>
<param name="TAP_SCAN_NSTEP_CNT_LO"/>
<param name="TAP_SCAN_NSTEP_CNT_HI"/>
<param name="TAP_SCAN_CLK_SEL_WIDTH"/>
<param name="TAP_SCAN_CLK_SEL_CPU_LO"/>
<param name="TAP_SCAN_CLK_SEL_CPU_HI"/>
<param name="TAP_SCAN_CLK_SEL_DRAM_LO"/>
<param name="TAP_SCAN_CLK_SEL_DRAM_HI"/>
<param name="TAP_SCAN_CLK_SEL_JBUS_LO"/>
<param name="TAP_SCAN_CLK_SEL_JBUS_HI"/>
<param name="TAP_SCAN_MODE_PARALLEL"/>
<param name="TAP_SCAN_MODE_SERIAL"/>
<param name="JTAG_SDR_CNT_WIDTH"/>
<param name="JTAG_CKEN_DRAM_WAIT"/>
<param name="JTAG_CKEN_JBUS_WAIT"/>
<param name="JTAG_CKEN_OTHER_WAIT"/>
<instance name="ctu_or2"/>
<instance name="ctu_inv"/>
<instance name="ctu_nor2"/>
<instance name="ctu_and2"/>
<instance name="ctu_dft_jtag_tap"/>
<instance name="ctu_and2"/>
<instance name="ctu_mux21"/>
<instance name="ctu_inv"/>
<instance name="ctu_jtag_clk_sel_0_0_ff"/>
<instance name="ctu_jtag_clk_sel_1_0_ff"/>
<instance name="ctu_jtag_clk_sel_0_1_ff"/>
<instance name="ctu_jtag_clk_sel_0_1_ff"/>
<instance name="ctu_jtag_clk_sel_1_0_ff"/>
<instance name="ctu_jtag_clk_sel_0_0_ff"/>
<instance name="ctu_jtag_clk_sel_0_0_ff"/>
<instance name="ctu_jtag_clk_sel_1_0_ff"/>
<instance name="ctu_jtag_clk_sel_0_1_ff"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="50" cyclo2="35" nCaseStmts="2" nCaseItems="17" nLoops="0" nIfStmts="32" />
<volume nNodes="2240" nStmts="34" nExprs="719" nInputs="35" nOutputs="122" nParams="34" nAlwaysClocks="105" nBAssign="87" nNBAssign="0" nWAssign="260" nOther="1035" />
</block>
<block name="ctu_dft_jtag_tap">
<input name="tck"/>
<input name="tck_l"/>
<input name="trst_n"/>
<input name="tms"/>
<input name="tdi"/>
<input name="so"/>
<input name="bypass_sel"/>
<input name="dft_pin_pscan"/>
<output name="instructions"/>
<output name="next_instructions"/>
<output name="capture_dr_state"/>
<output name="shift_dr_state"/>
<output name="pause_dr_state"/>
<output name="update_dr_state"/>
<output name="shift_exit2_dr_state"/>
<output name="update_ir_state"/>
<output name="clock_dr"/>
<output name="tdo"/>
<output name="tdo_en"/>
<param name="TAP_RESET"/>
<param name="TAP_TEST"/>
<param name="TAP_SEL_DR"/>
<param name="TAP_CAP_DR"/>
<param name="TAP_SHIFT_DR"/>
<param name="TAP_EXIT1_DR"/>
<param name="TAP_PAUSE_DR"/>
<param name="TAP_EXIT2_DR"/>
<param name="TAP_UPDATE_DR"/>
<param name="TAP_SEL_IR"/>
<param name="TAP_CAP_IR"/>
<param name="TAP_SHIFT_IR"/>
<param name="TAP_EXIT1_IR"/>
<param name="TAP_PAUSE_IR"/>
<param name="TAP_EXIT2_IR"/>
<param name="TAP_UPDATE_IR"/>
<param name="TAP_STATE_WIDTH"/>
<param name="TAP_RESET_BIT"/>
<param name="TAP_CAP_DR_BIT"/>
<param name="TAP_SHIFT_DR_BIT"/>
<param name="TAP_PAUSE_DR_BIT"/>
<param name="TAP_EXIT2_DR_BIT"/>
<param name="TAP_UPDATE_DR_BIT"/>
<param name="TAP_CAP_IR_BIT"/>
<param name="TAP_SHIFT_IR_BIT"/>
<param name="TAP_UPDATE_IR_BIT"/>
<instance name="ctu_and2"/>
<instance name="dff_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="40" cyclo2="24" nCaseStmts="1" nCaseItems="17" nLoops="0" nIfStmts="22" />
<volume nNodes="300" nStmts="22" nExprs="96" nInputs="8" nOutputs="11" nParams="26" nAlwaysClocks="13" nBAssign="41" nNBAssign="0" nWAssign="13" nOther="115" />
</block>
<block name="ctu_jtag_id">
<output name="mask_id"/>
<param name="id3_m"/>
<param name="id2_m"/>
<param name="id1_m"/>
<param name="id0_m"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="6" nStmts="0" nExprs="0" nInputs="0" nOutputs="1" nParams="4" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="2" />
</block>
<block name="ctu_mask_id">
<output name="mask_id"/>
<param name="id3_m"/>
<param name="id2_m"/>
<param name="id1_m"/>
<param name="id0_m"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="6" nStmts="0" nExprs="0" nInputs="0" nOutputs="1" nParams="4" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="2" />
</block>
<block name="ctu_revision">
<output name="jtag_id"/>
<output name="mask_major_id"/>
<output name="mask_minor_id"/>
<instance name="ctu_jtag_id"/>
<instance name="ctu_mask_id"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="10" nInputs="0" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="16" />
</block>
<block name="ctu_test_stub_scan">
<input name="global_shift_enable"/>
<input name="ctu_tst_scan_disable"/>
<input name="ctu_tst_short_chain"/>
<input name="long_chain_so_0"/>
<input name="short_chain_so_0"/>
<output name="se"/>
<output name="so_0"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="11" nStmts="0" nExprs="0" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="8" />
</block>
<block name="bw_clk_cl_dram_cmp">
<input name="adbginit_l"/>
<input name="arst_l"/>
<input name="cluster_cken"/>
<input name="gclk"/>
<input name="gdbginit_l"/>
<input name="grst_l"/>
<input name="se"/>
<input name="si"/>
<output name="cluster_grst_l"/>
<output name="dbginit_l"/>
<output name="rclk"/>
<output name="so"/>
<instance name="cluster_header"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="bw_clk_cl_dram_ddr">
<input name="adbginit_l"/>
<input name="arst_l"/>
<input name="cluster_cken"/>
<input name="gclk"/>
<input name="gdbginit_l"/>
<input name="grst_l"/>
<input name="se"/>
<input name="si"/>
<output name="cluster_grst_l"/>
<output name="dbginit_l"/>
<output name="rclk"/>
<output name="so"/>
<instance name="cluster_header"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="bw_clk_cl_dram_jbus">
<input name="adbginit_l"/>
<input name="arst_l"/>
<input name="cluster_cken"/>
<input name="gclk"/>
<input name="gdbginit_l"/>
<input name="grst_l"/>
<input name="se"/>
<input name="si"/>
<output name="cluster_grst_l"/>
<output name="dbginit_l"/>
<output name="rclk"/>
<output name="so"/>
<instance name="cluster_header"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="dram">
<input name="dram_other_pt_max_banks_open_valid"/>
<input name="dram_other_pt_max_time_valid"/>
<input name="dram_other_pt_ucb_data"/>
<input name="dram_other_pt0_opened_bank"/>
<input name="dram_other_pt1_opened_bank"/>
<input name="io_dram0_data_in"/>
<input name="io_dram0_data_valid"/>
<input name="io_dram0_ecc_in"/>
<input name="io_dram1_data_in"/>
<input name="io_dram1_data_valid"/>
<input name="io_dram1_ecc_in"/>
<input name="iob_ucb_data"/>
<input name="iob_ucb_stall"/>
<input name="iob_ucb_vld"/>
<input name="scbuf0_dram_data_mecc_r5"/>
<input name="scbuf0_dram_data_vld_r5"/>
<input name="scbuf0_dram_wr_data_r5"/>
<input name="scbuf1_dram_data_mecc_r5"/>
<input name="scbuf1_dram_data_vld_r5"/>
<input name="scbuf1_dram_wr_data_r5"/>
<input name="sctag0_dram_addr"/>
<input name="sctag0_dram_rd_dummy_req"/>
<input name="sctag0_dram_rd_req"/>
<input name="sctag0_dram_rd_req_id"/>
<input name="sctag0_dram_wr_req"/>
<input name="sctag1_dram_addr"/>
<input name="sctag1_dram_rd_dummy_req"/>
<input name="sctag1_dram_rd_req"/>
<input name="sctag1_dram_rd_req_id"/>
<input name="sctag1_dram_wr_req"/>
<input name="clspine_dram_rx_sync"/>
<input name="clspine_dram_tx_sync"/>
<input name="clspine_jbus_rx_sync"/>
<input name="clspine_jbus_tx_sync"/>
<input name="dram_gdbginit_l"/>
<input name="clk_dram_jbus_cken"/>
<input name="clk_dram_dram_cken"/>
<input name="clk_dram_cmp_cken"/>
<input name="clspine_dram_selfrsh"/>
<input name="global_shift_enable"/>
<input name="dram_si"/>
<input name="jbus_gclk"/>
<input name="dram_gclk"/>
<input name="cmp_gclk"/>
<input name="dram_adbginit_l"/>
<input name="dram_arst_l"/>
<input name="jbus_grst_l"/>
<input name="dram_grst_l"/>
<input name="cmp_grst_l"/>
<input name="ctu_tst_scanmode"/>
<input name="ctu_tst_pre_grst_l"/>
<input name="ctu_tst_scan_disable"/>
<input name="ctu_tst_macrotest"/>
<input name="ctu_tst_short_chain"/>
<output name="dram_io_addr0"/>
<output name="dram_io_addr1"/>
<output name="dram_io_bank0"/>
<output name="dram_io_bank1"/>
<output name="dram_io_cas0_l"/>
<output name="dram_io_cas1_l"/>
<output name="dram_io_channel_disabled0"/>
<output name="dram_io_channel_disabled1"/>
<output name="dram_io_cke0"/>
<output name="dram_io_cke1"/>
<output name="dram_io_clk_enable0"/>
<output name="dram_io_clk_enable1"/>
<output name="dram_io_cs0_l"/>
<output name="dram_io_cs1_l"/>
<output name="dram_io_data0_out"/>
<output name="dram_io_data1_out"/>
<output name="dram_io_drive_data0"/>
<output name="dram_io_drive_data1"/>
<output name="dram_io_drive_enable0"/>
<output name="dram_io_drive_enable1"/>
<output name="dram_io_pad_clk_inv0"/>
<output name="dram_io_pad_clk_inv1"/>
<output name="dram_io_pad_enable0"/>
<output name="dram_io_pad_enable1"/>
<output name="dram_io_ptr_clk_inv0"/>
<output name="dram_io_ptr_clk_inv1"/>
<output name="dram_io_ras0_l"/>
<output name="dram_io_ras1_l"/>
<output name="dram_io_write_en0_l"/>
<output name="dram_io_write_en1_l"/>
<output name="dram_sctag0_data_vld_r0"/>
<output name="dram_sctag0_rd_ack"/>
<output name="dram_sctag0_scb_mecc_err"/>
<output name="dram_sctag0_scb_secc_err"/>
<output name="dram_sctag0_wr_ack"/>
<output name="dram_sctag1_data_vld_r0"/>
<output name="dram_sctag1_rd_ack"/>
<output name="dram_sctag1_scb_mecc_err"/>
<output name="dram_sctag1_scb_secc_err"/>
<output name="dram_sctag1_wr_ack"/>
<output name="ucb_iob_data"/>
<output name="ucb_iob_stall"/>
<output name="ucb_iob_vld"/>
<output name="dram_sctag0_chunk_id_r0"/>
<output name="dram_sctag0_mecc_err_r2"/>
<output name="dram_sctag0_rd_req_id_r0"/>
<output name="dram_sctag0_secc_err_r2"/>
<output name="dram_sctag1_chunk_id_r0"/>
<output name="dram_sctag1_mecc_err_r2"/>
<output name="dram_sctag1_rd_req_id_r0"/>
<output name="dram_sctag1_secc_err_r2"/>
<output name="dram_scbuf0_data_r2"/>
<output name="dram_scbuf0_ecc_r2"/>
<output name="dram_scbuf1_data_r2"/>
<output name="dram_scbuf1_ecc_r2"/>
<output name="dram_local_pt0_opened_bank"/>
<output name="dram_local_pt1_opened_bank"/>
<output name="dram_pt_max_banks_open_valid"/>
<output name="dram_pt_max_time_valid"/>
<output name="dram_pt_ucb_data"/>
<output name="dram_clk_tr"/>
<output name="dram_so"/>
<instance name="bw_clk_cl_dram_ddr"/>
<instance name="bw_clk_cl_dram_cmp"/>
<instance name="dffrl_async_ns"/>
<instance name="bw_clk_cl_dram_jbus"/>
<instance name="test_stub_scan"/>
<instance name="cluster_header_sync"/>
<instance name="dramctl"/>
<instance name="dramctl"/>
<instance name="dram_pt"/>
<instance name="dram_ucb"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="891" nStmts="0" nExprs="376" nInputs="54" nOutputs="62" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="515" />
</block>
<block name="dram_addr_gen">
<input name="addr_in"/>
<input name="config_reg"/>
<input name="rank1_present"/>
<input name="eight_bank_mode"/>
<input name="two_channel_mode"/>
<output name="addr_parity"/>
<output name="addr_err"/>
<output name="rank_adr"/>
<output name="stack_adr"/>
<output name="bank_adr"/>
<output name="ras_adr"/>
<output name="cas_adr"/>
<complexity cyclo1="182" cyclo2="182" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="181" />
<volume nNodes="28" nStmts="0" nExprs="0" nInputs="5" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="13" />
</block>
<block name="dram_addr_gen_lo">
<input name="addr_in"/>
<input name="config_reg"/>
<input name="rank1_present"/>
<input name="eight_bank_mode"/>
<input name="two_channel_mode"/>
<output name="addr_parity"/>
<output name="addr_err"/>
<output name="rank_adr"/>
<output name="stack_adr"/>
<output name="bank_adr"/>
<output name="ras_adr"/>
<output name="cas_adr"/>
<complexity cyclo1="184" cyclo2="184" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="183" />
<volume nNodes="25" nStmts="0" nExprs="0" nInputs="5" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="13" />
</block>
<block name="dram_dctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="arst_l"/>
<input name="sehold"/>
<input name="l2if_que_selfrsh"/>
<input name="dram_dbginit_l"/>
<input name="l2if_data_mecc0"/>
<input name="l2if_data_mecc1"/>
<input name="l2if_data_mecc2"/>
<input name="l2if_data_mecc3"/>
<input name="l2if_data_mecc4"/>
<input name="l2if_data_mecc5"/>
<input name="l2if_data_mecc6"/>
<input name="l2if_data_mecc7"/>
<input name="l2if_rd_id"/>
<input name="l2if_rd_addr"/>
<input name="l2if_wr_addr"/>
<input name="l2if_wr_req"/>
<input name="l2if_rd_req"/>
<input name="l2if_dbg_trig_en"/>
<input name="l2if_data_wr_addr"/>
<input name="l2if_err_addr_reg"/>
<input name="l2if_err_sts_reg"/>
<input name="l2if_err_loc"/>
<input name="l2if_err_cnt"/>
<input name="que_mem_data"/>
<input name="io_dram_data_valid"/>
<input name="io_dram_data_in"/>
<input name="io_dram_ecc_in"/>
<input name="l2if_que_rd_req_vld"/>
<input name="l2if_que_wr_req_vld"/>
<input name="l2if_que_addr"/>
<input name="l2if_que_data"/>
<input name="l2if_scrb_data_en"/>
<input name="l2if_scrb_data"/>
<input name="l2if_scrb_ecc"/>
<input name="pt_ch_blk_new_openbank"/>
<input name="pt_max_banks_open"/>
<input name="pt_max_time"/>
<input name="ch0_que_ras_int_picked"/>
<input name="ch0_que_b0_data_addr"/>
<input name="ch0_que_channel_picked"/>
<input name="ch1_que_l2req_valids"/>
<input name="ch1_que_b0_addr_picked"/>
<input name="ch1_que_b0_id_picked"/>
<input name="ch1_que_b0_index_picked"/>
<input name="ch1_que_b0_cmd_picked"/>
<input name="other_que_channel_disabled"/>
<input name="ch1_que_int_wr_que_inv_info"/>
<input name="other_que_pos"/>
<input name="ch1_que_mem_data"/>
<input name="ch1_dp_data_mecc0"/>
<input name="ch1_dp_data_mecc1"/>
<input name="ch1_dp_data_mecc2"/>
<input name="ch1_dp_data_mecc3"/>
<input name="ch1_dp_data_mecc4"/>
<input name="ch1_dp_data_mecc5"/>
<input name="ch1_dp_data_mecc6"/>
<input name="ch1_dp_data_mecc7"/>
<input name="ch0_que_cas_int_picked"/>
<input name="ch0_que_wr_cas_ch01_picked"/>
<input name="ch0_que_mux_write_en"/>
<output name="que_margin_reg"/>
<output name="readqbank0vld0"/>
<output name="readqbank0vld1"/>
<output name="readqbank0vld2"/>
<output name="readqbank0vld3"/>
<output name="writeqbank0vld0"/>
<output name="writeqbank0vld1"/>
<output name="writeqbank0vld2"/>
<output name="writeqbank0vld3"/>
<output name="readqbank0vld4"/>
<output name="readqbank0vld5"/>
<output name="readqbank0vld6"/>
<output name="readqbank0vld7"/>
<output name="writeqbank0vld4"/>
<output name="writeqbank0vld5"/>
<output name="writeqbank0vld6"/>
<output name="writeqbank0vld7"/>
<output name="que_wr_req"/>
<output name="dp_data_in"/>
<output name="dp_ecc_in"/>
<output name="que_scrb_addr"/>
<output name="dram_fail_over_mode"/>
<output name="que_wr_entry_free"/>
<output name="config_reg"/>
<output name="que_rank1_present"/>
<output name="que_addr_bank_low_sel"/>
<output name="que_eight_bank_mode"/>
<output name="que_mem_addr"/>
<output name="dram_io_data_out"/>
<output name="dram_io_addr"/>
<output name="dram_io_bank"/>
<output name="dram_io_cas_l"/>
<output name="dram_io_cke"/>
<output name="dram_io_cs_l"/>
<output name="dram_io_drive_data"/>
<output name="dram_io_drive_enable"/>
<output name="dram_io_ras_l"/>
<output name="dram_io_write_en_l"/>
<output name="dram_io_pad_enable"/>
<output name="dram_io_clk_enable"/>
<output name="dram_io_pad_clk_inv"/>
<output name="dram_io_ptr_clk_inv"/>
<output name="dram_io_channel_disabled"/>
<output name="que_l2if_ack_vld"/>
<output name="que_l2if_nack_vld"/>
<output name="que_l2if_data"/>
<output name="que_dram_clk_toggle"/>
<output name="dp_data_valid"/>
<output name="que_l2if_send_info"/>
<output name="dram_local_pt_opened_bank"/>
<output name="que_max_banks_open_valid"/>
<output name="que_max_banks_open"/>
<output name="que_max_time_valid"/>
<output name="que_int_wr_que_inv_info"/>
<output name="que_ras_int_picked"/>
<output name="que_b0_data_addr"/>
<output name="que_l2req_valids"/>
<output name="que_b0_addr_picked"/>
<output name="que_b0_id_picked"/>
<output name="que_b0_index_picked"/>
<output name="que_b0_cmd_picked"/>
<output name="que_channel_picked"/>
<output name="que_int_pos"/>
<output name="que_channel_disabled"/>
<output name="dp_data_mecc0"/>
<output name="dp_data_mecc1"/>
<output name="dp_data_mecc2"/>
<output name="dp_data_mecc3"/>
<output name="dp_data_mecc4"/>
<output name="dp_data_mecc5"/>
<output name="dp_data_mecc6"/>
<output name="dp_data_mecc7"/>
<output name="que_cas_int_picked"/>
<output name="que_wr_cas_ch01_picked"/>
<output name="que_mux_write_en"/>
<instance name="dram_que"/>
<instance name="dram_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="446" nStmts="0" nExprs="153" nInputs="62" nOutputs="75" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="293" />
</block>
<block name="dram_dp">
<input name="clk"/>
<input name="rst_l"/>
<input name="l2if_data_mecc0"/>
<input name="l2if_data_mecc1"/>
<input name="l2if_data_mecc2"/>
<input name="l2if_data_mecc3"/>
<input name="l2if_data_mecc4"/>
<input name="l2if_data_mecc5"/>
<input name="l2if_data_mecc6"/>
<input name="l2if_data_mecc7"/>
<input name="io_dram_data_in"/>
<input name="io_dram_ecc_in"/>
<input name="io_dram_data_valid"/>
<input name="que_bypass_scrb_data"/>
<input name="que_mem_addr"/>
<input name="que_mem_data"/>
<input name="que_st_cmd_addr_parity"/>
<input name="que_channel_disabled"/>
<input name="dram_fail_over_mask"/>
<input name="l2if_scrb_data_en"/>
<input name="l2if_scrb_data"/>
<input name="l2if_scrb_ecc"/>
<input name="err_inj_reg"/>
<input name="err_mask_reg"/>
<input name="que_wr_channel_mux"/>
<input name="ch1_que_mem_data"/>
<input name="ch1_dp_data_mecc0"/>
<input name="ch1_dp_data_mecc1"/>
<input name="ch1_dp_data_mecc2"/>
<input name="ch1_dp_data_mecc3"/>
<input name="ch1_dp_data_mecc4"/>
<input name="ch1_dp_data_mecc5"/>
<input name="ch1_dp_data_mecc6"/>
<input name="ch1_dp_data_mecc7"/>
<output name="dp_data_mecc0"/>
<output name="dp_data_mecc1"/>
<output name="dp_data_mecc2"/>
<output name="dp_data_mecc3"/>
<output name="dp_data_mecc4"/>
<output name="dp_data_mecc5"/>
<output name="dp_data_mecc6"/>
<output name="dp_data_mecc7"/>
<output name="dram_io_data_out"/>
<output name="dp_data_in"/>
<output name="dp_ecc_in"/>
<output name="dp_data_valid"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dram_ecc_gen"/>
<instance name="dram_ecc_gen"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="169" cyclo2="169" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="168" />
<volume nNodes="425" nStmts="0" nExprs="94" nInputs="34" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="170" nOther="161" />
</block>
<block name="dram_ecc_cor">
<input name="clk"/>
<input name="raw_ecc"/>
<input name="raw_data"/>
<input name="l2if_dram_fail_over_mode"/>
<output name="ecc_multi_err"/>
<output name="ecc_single_err"/>
<output name="cor_data"/>
<output name="ecc_loc"/>
<output name="syndrome"/>
<instance name="dram_ecc_gen"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dram_ecc_gen"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="105" cyclo2="105" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="104" />
<volume nNodes="193" nStmts="0" nExprs="28" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="119" nOther="46" />
</block>
<block name="dram_ecc_gen">
<input name="data"/>
<output name="result"/>
<output name="ecc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="268" nStmts="0" nExprs="0" nInputs="1" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="264" nOther="4" />
</block>
<block name="dram_l2if">
<input name="clk"/>
<input name="rst_l"/>
<input name="arst_l"/>
<input name="ucb_l2if_selfrsh"/>
<input name="sctag_dram_rd_req"/>
<input name="sctag_dram_rd_dummy_req"/>
<input name="sctag_dram_rd_req_id"/>
<input name="sctag_dram_addr"/>
<input name="sctag_dram_wr_req"/>
<input name="sctag_dram_data_vld"/>
<input name="sctag_dram_wr_data"/>
<input name="sctag_dram_data_mecc"/>
<input name="readqbank0vld0"/>
<input name="readqbank0vld1"/>
<input name="readqbank0vld2"/>
<input name="readqbank0vld3"/>
<input name="writeqbank0vld0"/>
<input name="writeqbank0vld1"/>
<input name="writeqbank0vld2"/>
<input name="writeqbank0vld3"/>
<input name="readqbank0vld4"/>
<input name="readqbank0vld5"/>
<input name="readqbank0vld6"/>
<input name="readqbank0vld7"/>
<input name="writeqbank0vld4"/>
<input name="writeqbank0vld5"/>
<input name="writeqbank0vld6"/>
<input name="writeqbank0vld7"/>
<input name="que_wr_req"/>
<input name="que_scrb_addr"/>
<input name="dram_fail_over_mode"/>
<input name="que_wr_entry_free"/>
<input name="config_reg"/>
<input name="que_rank1_present"/>
<input name="ucb_dram_rd_req_vld"/>
<input name="ucb_dram_wr_req_vld"/>
<input name="ucb_dram_addr"/>
<input name="ucb_dram_data"/>
<input name="que_eight_bank_mode"/>
<input name="que_l2if_ack_vld"/>
<input name="que_l2if_nack_vld"/>
<input name="que_l2if_data"/>
<input name="que_dram_clk_toggle"/>
<input name="dp_data_valid"/>
<input name="que_l2if_send_info"/>
<input name="dp_data_in"/>
<input name="dp_ecc_in"/>
<input name="dram_dram_rx_sync"/>
<input name="dram_dram_tx_sync"/>
<input name="dram_jbus_rx_sync"/>
<input name="dram_jbus_tx_sync"/>
<input name="que_addr_bank_low_sel"/>
<input name="que_channel_disabled"/>
<input name="other_channel_disabled"/>
<input name="ch0_err_loc"/>
<input name="ch0_err_syn"/>
<input name="ch0_dp_data_valid_d1"/>
<input name="ch0_dram_data_val_other_ch"/>
<input name="ch0_dram_sctag_chunk_id"/>
<input name="ch0_dram_sctag_rd_req_id"/>
<input name="ch0_dram_sctag_data"/>
<input name="ch0_dram_sctag_ecc"/>
<input name="ch0_dram_sctag_mecc_err"/>
<input name="ch0_dram_sctag_pa_err"/>
<input name="ch0_dram_sctag_secc_err"/>
<input name="data"/>
<output name="dram_ucb_ack_vld"/>
<output name="dram_ucb_nack_vld"/>
<output name="dram_ucb_data"/>
<output name="l2if_que_rd_req_vld"/>
<output name="l2if_que_wr_req_vld"/>
<output name="l2if_que_addr"/>
<output name="l2if_que_data"/>
<output name="dram_sctag_chunk_id"/>
<output name="dram_sctag_data_vld"/>
<output name="dram_sctag_rd_req_id"/>
<output name="dram_sctag_data"/>
<output name="dram_sctag_mecc_err"/>
<output name="dram_sctag_pa_err"/>
<output name="dram_sctag_secc_err"/>
<output name="dram_sctag_ecc"/>
<output name="dram_sctag_rd_ack"/>
<output name="dram_sctag_wr_ack"/>
<output name="l2if_data_mecc0"/>
<output name="l2if_data_mecc1"/>
<output name="l2if_data_mecc2"/>
<output name="l2if_data_mecc3"/>
<output name="l2if_data_mecc4"/>
<output name="l2if_data_mecc5"/>
<output name="l2if_data_mecc6"/>
<output name="l2if_data_mecc7"/>
<output name="l2if_data_wr_addr"/>
<output name="dram_cpu_wr_addr"/>
<output name="dram_cpu_wr_en"/>
<output name="dram_cpu_wr_data"/>
<output name="l2if_wr_req"/>
<output name="l2if_rd_req"/>
<output name="l2if_rd_addr"/>
<output name="l2if_wr_addr"/>
<output name="l2if_rd_id"/>
<output name="l2if_scrb_data_en"/>
<output name="l2if_scrb_data"/>
<output name="l2if_scrb_ecc"/>
<output name="l2if_err_loc"/>
<output name="l2if_err_cnt"/>
<output name="l2if_dbg_trig_en"/>
<output name="l2if_err_intr"/>
<output name="dram_sctag_scb_mecc_err"/>
<output name="dram_sctag_scb_secc_err"/>
<output name="l2if_err_addr_reg"/>
<output name="l2if_err_sts_reg"/>
<output name="dram_data_val_other_ch"/>
<output name="dp_data_valid_d1"/>
<output name="l2if_channel_disabled"/>
<output name="err_loc"/>
<output name="err_syn"/>
<output name="l2if_ucb_trig"/>
<output name="l2if_que_selfrsh"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dram_addr_gen"/>
<instance name="dram_addr_gen_lo"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dram_addr_gen"/>
<instance name="dram_addr_gen_lo"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dram_ecc_cor"/>
<instance name="dram_ecc_cor"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="72" cyclo2="72" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="71" />
<volume nNodes="2328" nStmts="8" nExprs="902" nInputs="66" nOutputs="52" nParams="0" nAlwaysClocks="9" nBAssign="51" nNBAssign="0" nWAssign="179" nOther="1179" />
</block>
<block name="dram_mem">
<input name="que_mem_addr"/>
<input name="dram_cpu_wr_addr"/>
<input name="dram_cpu_wr_data"/>
<input name="dram_clk"/>
<input name="clk"/>
<input name="dram_cpu_wr_en"/>
<input name="margin"/>
<input name="sehold"/>
<input name="mem_bypass"/>
<output name="que_mem_data"/>
<output name="listen_out"/>
<instance name="bw_rf_16x65"/>
<instance name="bw_rf_16x65"/>
<instance name="bw_rf_16x65"/>
<instance name="bw_rf_16x65"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="136" nStmts="0" nExprs="60" nInputs="9" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="76" />
</block>
<block name="dram_pt">
<input name="clk"/>
<input name="rst_l"/>
<input name="dram_local_pt0_opened_bank"/>
<input name="dram_local_pt1_opened_bank"/>
<input name="dram_other_pt0_opened_bank"/>
<input name="dram_other_pt1_opened_bank"/>
<input name="que_max_banks_open_valid0"/>
<input name="que_max_banks_open_valid1"/>
<input name="que_max_banks_open0"/>
<input name="que_max_banks_open1"/>
<input name="que_max_time_valid0"/>
<input name="que_max_time_valid1"/>
<input name="arst_l"/>
<input name="dram_other_pt_max_banks_open_valid"/>
<input name="dram_other_pt_max_time_valid"/>
<input name="dram_other_pt_ucb_data"/>
<output name="pt_ch0_blk_new_openbank"/>
<output name="pt_ch1_blk_new_openbank"/>
<output name="pt_max_banks_open"/>
<output name="pt_max_time"/>
<output name="dram_pt_max_banks_open_valid"/>
<output name="dram_pt_max_time_valid"/>
<output name="dram_pt_ucb_data"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="12" cyclo2="12" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="11" />
<volume nNodes="95" nStmts="0" nExprs="25" nInputs="16" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="54" />
</block>
<block name="dram_que">
<input name="clk"/>
<input name="rst_l"/>
<input name="arst_l"/>
<input name="sehold"/>
<input name="l2if_que_selfrsh"/>
<input name="dram_dbginit_l"/>
<input name="l2if_rd_id"/>
<input name="l2if_rd_addr"/>
<input name="l2if_wr_addr"/>
<input name="l2if_wr_req"/>
<input name="l2if_rd_req"/>
<input name="l2if_que_rd_req_vld"/>
<input name="l2if_que_wr_req_vld"/>
<input name="l2if_que_addr"/>
<input name="l2if_que_data"/>
<input name="pt_ch_blk_new_openbank"/>
<input name="pt_max_banks_open"/>
<input name="pt_max_time"/>
<input name="l2if_data_wr_addr"/>
<input name="l2if_err_addr_reg"/>
<input name="l2if_err_sts_reg"/>
<input name="l2if_err_loc"/>
<input name="l2if_err_cnt"/>
<input name="l2if_dbg_trig_en"/>
<input name="ch0_que_cas_int_picked"/>
<input name="ch0_que_wr_cas_ch01_picked"/>
<input name="ch0_que_mux_write_en"/>
<input name="ch0_que_ras_int_picked"/>
<input name="ch0_que_b0_data_addr"/>
<input name="ch0_que_channel_picked"/>
<input name="ch1_que_l2req_valids"/>
<input name="ch1_que_b0_addr_picked"/>
<input name="ch1_que_b0_id_picked"/>
<input name="ch1_que_b0_index_picked"/>
<input name="ch1_que_b0_cmd_picked"/>
<input name="other_que_channel_disabled"/>
<input name="other_que_pos"/>
<input name="ch1_que_int_wr_que_inv_info"/>
<output name="que_margin_reg"/>
<output name="readqbank0vld0"/>
<output name="readqbank0vld1"/>
<output name="readqbank0vld2"/>
<output name="readqbank0vld3"/>
<output name="writeqbank0vld0"/>
<output name="writeqbank0vld1"/>
<output name="writeqbank0vld2"/>
<output name="writeqbank0vld3"/>
<output name="readqbank0vld4"/>
<output name="readqbank0vld5"/>
<output name="readqbank0vld6"/>
<output name="readqbank0vld7"/>
<output name="writeqbank0vld4"/>
<output name="writeqbank0vld5"/>
<output name="writeqbank0vld6"/>
<output name="writeqbank0vld7"/>
<output name="que_wr_req"/>
<output name="que_scrb_addr"/>
<output name="dram_fail_over_mode"/>
<output name="que_wr_entry_free"/>
<output name="config_reg"/>
<output name="que_rank1_present"/>
<output name="que_addr_bank_low_sel"/>
<output name="dram_io_pad_enable"/>
<output name="dram_io_addr"/>
<output name="dram_io_bank"/>
<output name="dram_io_cs_l"/>
<output name="dram_io_ras_l"/>
<output name="dram_io_cas_l"/>
<output name="dram_io_cke"/>
<output name="dram_io_write_en_l"/>
<output name="dram_io_drive_enable"/>
<output name="dram_io_drive_data"/>
<output name="dram_io_clk_enable"/>
<output name="dram_io_pad_clk_inv"/>
<output name="dram_io_ptr_clk_inv"/>
<output name="dram_io_channel_disabled"/>
<output name="dram_fail_over_mask"/>
<output name="que_mem_addr"/>
<output name="que_bypass_scrb_data"/>
<output name="que_l2if_ack_vld"/>
<output name="que_l2if_nack_vld"/>
<output name="que_l2if_data"/>
<output name="que_dram_clk_toggle"/>
<output name="dram_local_pt_opened_bank"/>
<output name="que_max_banks_open_valid"/>
<output name="que_max_banks_open"/>
<output name="que_max_time_valid"/>
<output name="err_inj_reg"/>
<output name="err_mask_reg"/>
<output name="que_st_cmd_addr_parity"/>
<output name="que_cas_int_picked"/>
<output name="que_wr_cas_ch01_picked"/>
<output name="que_mux_write_en"/>
<output name="que_l2if_send_info"/>
<output name="que_ras_int_picked"/>
<output name="que_b0_data_addr"/>
<output name="que_l2req_valids"/>
<output name="que_b0_addr_picked"/>
<output name="que_b0_id_picked"/>
<output name="que_b0_index_picked"/>
<output name="que_b0_cmd_picked"/>
<output name="que_channel_picked"/>
<output name="que_int_wr_que_inv_info"/>
<output name="que_int_pos"/>
<output name="que_channel_disabled"/>
<output name="que_wr_channel_mux"/>
<output name="que_eight_bank_mode"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dram_addr_gen"/>
<instance name="dram_addr_gen_lo"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="599" cyclo2="577" nCaseStmts="1" nCaseItems="23" nLoops="0" nIfStmts="575" />
<volume nNodes="5016" nStmts="104" nExprs="1738" nInputs="38" nOutputs="69" nParams="0" nAlwaysClocks="133" nBAssign="469" nNBAssign="0" nWAssign="493" nOther="2079" />
</block>
<block name="dram_ucb">
<input name="clk"/>
<input name="rst_l"/>
<input name="clspine_dram_selfrsh"/>
<input name="iob_ucb_data"/>
<input name="iob_ucb_stall"/>
<input name="iob_ucb_vld"/>
<input name="dram_ucb_ack_vld0"/>
<input name="dram_ucb_ack_vld1"/>
<input name="dram_ucb_nack_vld0"/>
<input name="dram_ucb_nack_vld1"/>
<input name="dram_ucb_data0"/>
<input name="dram_ucb_data1"/>
<input name="l2if_err_intr0"/>
<input name="l2if_err_intr1"/>
<input name="l2if_ucb_trig0"/>
<input name="l2if_ucb_trig1"/>
<output name="ucb_dram_rd_req_vld0"/>
<output name="ucb_dram_rd_req_vld1"/>
<output name="ucb_dram_wr_req_vld0"/>
<output name="ucb_dram_wr_req_vld1"/>
<output name="ucb_dram_addr"/>
<output name="ucb_dram_data"/>
<output name="ucb_iob_data"/>
<output name="ucb_iob_stall"/>
<output name="ucb_iob_vld"/>
<output name="ddr_clk_tr"/>
<output name="ucb_l2if_selfrsh"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="ucb_flow_2buf"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffe_ns"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="214" nStmts="0" nExprs="78" nInputs="16" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="19" nOther="117" />
</block>
<block name="dramctl">
<input name="ucb_l2if_selfrsh"/>
<input name="dram_dbginit_l"/>
<input name="sctag_dram_rd_req"/>
<input name="sctag_dram_rd_dummy_req"/>
<input name="sctag_dram_data_vld"/>
<input name="sctag_dram_rd_req_id"/>
<input name="sctag_dram_addr"/>
<input name="sctag_dram_wr_req"/>
<input name="sctag_dram_wr_data"/>
<input name="sctag_dram_data_mecc"/>
<input name="cmp_clk"/>
<input name="dram_clk"/>
<input name="cmp_rst_l"/>
<input name="dram_rst_l"/>
<input name="dram_arst_l"/>
<input name="io_dram_data_valid"/>
<input name="io_dram_data_in"/>
<input name="io_dram_ecc_in"/>
<input name="ucb_dram_rd_req_vld"/>
<input name="ucb_dram_wr_req_vld"/>
<input name="ucb_dram_addr"/>
<input name="ucb_dram_data"/>
<input name="pt_ch_blk_new_openbank"/>
<input name="pt_max_banks_open"/>
<input name="pt_max_time"/>
<input name="dram_dram_rx_sync"/>
<input name="dram_dram_tx_sync"/>
<input name="dram_jbus_rx_sync"/>
<input name="dram_jbus_tx_sync"/>
<input name="ch0_que_ras_int_picked"/>
<input name="ch0_que_b0_data_addr"/>
<input name="ch0_que_channel_picked"/>
<input name="ch1_que_l2req_valids"/>
<input name="ch1_que_b0_addr_picked"/>
<input name="ch1_que_b0_id_picked"/>
<input name="ch1_que_b0_index_picked"/>
<input name="ch1_que_b0_cmd_picked"/>
<input name="ch1_que_int_wr_que_inv_info"/>
<input name="other_que_pos"/>
<input name="ch0_dram_data_val_other_ch"/>
<input name="ch0_dram_sctag_chunk_id"/>
<input name="ch0_dram_sctag_rd_req_id"/>
<input name="ch0_dram_sctag_data"/>
<input name="ch0_dram_sctag_ecc"/>
<input name="ch0_dram_sctag_mecc_err"/>
<input name="ch0_dram_sctag_pa_err"/>
<input name="ch0_dram_sctag_secc_err"/>
<input name="ch0_dp_data_valid_d1"/>
<input name="ch0_err_syn"/>
<input name="ch0_err_loc"/>
<input name="ch1_que_mem_data"/>
<input name="ch1_dp_data_mecc0"/>
<input name="ch1_dp_data_mecc1"/>
<input name="ch1_dp_data_mecc2"/>
<input name="ch1_dp_data_mecc3"/>
<input name="ch1_dp_data_mecc4"/>
<input name="ch1_dp_data_mecc5"/>
<input name="ch1_dp_data_mecc6"/>
<input name="ch1_dp_data_mecc7"/>
<input name="other_channel_disabled"/>
<input name="other_que_channel_disabled"/>
<input name="sehold"/>
<input name="mem_bypass"/>
<input name="ch0_que_cas_int_picked"/>
<input name="ch0_que_wr_cas_ch01_picked"/>
<input name="ch0_que_mux_write_en"/>
<output name="l2if_ucb_trig"/>
<output name="dram_sctag_chunk_id"/>
<output name="dram_sctag_data_vld"/>
<output name="dram_sctag_rd_req_id"/>
<output name="dram_sctag_data"/>
<output name="dram_sctag_mecc_err"/>
<output name="dram_sctag_pa_err"/>
<output name="dram_sctag_secc_err"/>
<output name="dram_sctag_ecc"/>
<output name="dram_sctag_rd_ack"/>
<output name="dram_sctag_wr_ack"/>
<output name="dram_io_data_out"/>
<output name="dram_io_addr"/>
<output name="dram_io_bank"/>
<output name="dram_io_cas_l"/>
<output name="dram_io_cke"/>
<output name="dram_io_cs_l"/>
<output name="dram_io_drive_data"/>
<output name="dram_io_drive_enable"/>
<output name="dram_io_ras_l"/>
<output name="dram_io_write_en_l"/>
<output name="dram_io_pad_enable"/>
<output name="dram_io_clk_enable"/>
<output name="dram_io_ptr_clk_inv"/>
<output name="dram_io_pad_clk_inv"/>
<output name="dram_io_channel_disabled"/>
<output name="dram_ucb_ack_vld"/>
<output name="dram_ucb_nack_vld"/>
<output name="dram_ucb_data"/>
<output name="l2if_err_intr"/>
<output name="dram_local_pt_opened_bank"/>
<output name="que_max_banks_open_valid"/>
<output name="que_max_banks_open"/>
<output name="que_max_time_valid"/>
<output name="dram_sctag_scb_mecc_err"/>
<output name="dram_sctag_scb_secc_err"/>
<output name="que_int_pos"/>
<output name="que_int_wr_que_inv_info"/>
<output name="que_ras_int_picked"/>
<output name="que_b0_data_addr"/>
<output name="que_l2req_valids"/>
<output name="que_b0_addr_picked"/>
<output name="que_b0_id_picked"/>
<output name="que_b0_index_picked"/>
<output name="que_b0_cmd_picked"/>
<output name="que_channel_picked"/>
<output name="dp_data_valid_d1"/>
<output name="dram_data_val_other_ch"/>
<output name="que_mem_data"/>
<output name="dp_data_mecc0"/>
<output name="dp_data_mecc1"/>
<output name="dp_data_mecc2"/>
<output name="dp_data_mecc3"/>
<output name="dp_data_mecc4"/>
<output name="dp_data_mecc5"/>
<output name="dp_data_mecc6"/>
<output name="dp_data_mecc7"/>
<output name="err_syn"/>
<output name="err_loc"/>
<output name="que_channel_disabled"/>
<output name="l2if_channel_disabled"/>
<output name="listen_out"/>
<output name="que_cas_int_picked"/>
<output name="que_wr_cas_ch01_picked"/>
<output name="que_mux_write_en"/>
<instance name="dram_l2if"/>
<instance name="dram_dctl"/>
<instance name="dram_mem"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="665" nStmts="0" nExprs="265" nInputs="66" nOutputs="65" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="400" />
</block>
<block name="bw_clk_cl_efc_jbus">
<input name="gclk"/>
<input name="cluster_cken"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="adbginit_l"/>
<input name="gdbginit_l"/>
<input name="si"/>
<input name="se"/>
<output name="dbginit_l"/>
<output name="cluster_grst_l"/>
<output name="rclk"/>
<output name="so"/>
<instance name="cluster_header"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="efc">
<input name="io_vpp"/>
<input name="vddo"/>
<input name="jbus_gclk"/>
<input name="jbus_arst_l"/>
<input name="jbus_grst_l"/>
<input name="ctu_tst_scanmode"/>
<input name="clk_efc_cken"/>
<input name="global_shift_enable"/>
<input name="ctu_efc_scanin"/>
<input name="jbus_adbginit_l"/>
<input name="jbus_gdbginit_l"/>
<input name="ctu_tst_pre_grst_l"/>
<input name="ctu_tst_scan_disable"/>
<input name="ctu_tst_macrotest"/>
<input name="ctu_tst_short_chain"/>
<input name="ctu_efc_rowaddr"/>
<input name="ctu_efc_coladdr"/>
<input name="io_pgrm_en"/>
<input name="ctu_efc_read_en"/>
<input name="ctu_efc_read_mode"/>
<input name="ctu_efc_read_start"/>
<input name="ctu_efc_fuse_bypass"/>
<input name="ctu_efc_dest_sample"/>
<input name="ctu_efc_data_in"/>
<input name="ctu_efc_updatedr"/>
<input name="ctu_efc_shiftdr"/>
<input name="ctu_efc_capturedr"/>
<input name="tck"/>
<input name="spc7_efc_ifuse_data"/>
<input name="spc7_efc_dfuse_data"/>
<input name="spc6_efc_ifuse_data"/>
<input name="spc6_efc_dfuse_data"/>
<input name="spc5_efc_ifuse_data"/>
<input name="spc5_efc_dfuse_data"/>
<input name="spc4_efc_ifuse_data"/>
<input name="spc4_efc_dfuse_data"/>
<input name="spc3_efc_ifuse_data"/>
<input name="spc3_efc_dfuse_data"/>
<input name="spc2_efc_ifuse_data"/>
<input name="spc2_efc_dfuse_data"/>
<input name="spc1_efc_ifuse_data"/>
<input name="spc1_efc_dfuse_data"/>
<input name="spc0_efc_ifuse_data"/>
<input name="spc0_efc_dfuse_data"/>
<input name="sctag3_efc_fuse_data"/>
<input name="sctag2_efc_fuse_data"/>
<input name="sctag1_efc_fuse_data"/>
<input name="sctag0_efc_fuse_data"/>
<input name="scdata3_efc_fuse_data"/>
<input name="scdata2_efc_fuse_data"/>
<input name="scdata1_efc_fuse_data"/>
<input name="scdata0_efc_fuse_data"/>
<output name="efc_ctu_scanout"/>
<output name="efc_ctu_data_out"/>
<output name="efc_spc1357_fuse_clk1"/>
<output name="efc_spc1357_fuse_clk2"/>
<output name="efc_spc0246_fuse_clk1"/>
<output name="efc_spc0246_fuse_clk2"/>
<output name="efc_spc1357_fuse_data"/>
<output name="efc_spc0246_fuse_data"/>
<output name="efc_spc7_ifuse_ashift"/>
<output name="efc_spc7_ifuse_dshift"/>
<output name="efc_spc7_dfuse_ashift"/>
<output name="efc_spc7_dfuse_dshift"/>
<output name="efc_spc6_ifuse_ashift"/>
<output name="efc_spc6_ifuse_dshift"/>
<output name="efc_spc6_dfuse_ashift"/>
<output name="efc_spc6_dfuse_dshift"/>
<output name="efc_spc5_ifuse_ashift"/>
<output name="efc_spc5_ifuse_dshift"/>
<output name="efc_spc5_dfuse_ashift"/>
<output name="efc_spc5_dfuse_dshift"/>
<output name="efc_spc4_ifuse_ashift"/>
<output name="efc_spc4_ifuse_dshift"/>
<output name="efc_spc4_dfuse_ashift"/>
<output name="efc_spc4_dfuse_dshift"/>
<output name="efc_spc3_ifuse_ashift"/>
<output name="efc_spc3_ifuse_dshift"/>
<output name="efc_spc3_dfuse_ashift"/>
<output name="efc_spc3_dfuse_dshift"/>
<output name="efc_spc2_ifuse_ashift"/>
<output name="efc_spc2_ifuse_dshift"/>
<output name="efc_spc2_dfuse_ashift"/>
<output name="efc_spc2_dfuse_dshift"/>
<output name="efc_spc1_ifuse_ashift"/>
<output name="efc_spc1_ifuse_dshift"/>
<output name="efc_spc1_dfuse_ashift"/>
<output name="efc_spc1_dfuse_dshift"/>
<output name="efc_spc0_ifuse_ashift"/>
<output name="efc_spc0_ifuse_dshift"/>
<output name="efc_spc0_dfuse_ashift"/>
<output name="efc_spc0_dfuse_dshift"/>
<output name="efc_sctag02_fuse_clk1"/>
<output name="efc_sctag02_fuse_clk2"/>
<output name="efc_sctag02_fuse_data"/>
<output name="efc_sctag13_fuse_clk1"/>
<output name="efc_sctag13_fuse_clk2"/>
<output name="efc_sctag13_fuse_data"/>
<output name="efc_sctag3_fuse_ashift"/>
<output name="efc_sctag3_fuse_dshift"/>
<output name="efc_sctag2_fuse_ashift"/>
<output name="efc_sctag2_fuse_dshift"/>
<output name="efc_sctag1_fuse_ashift"/>
<output name="efc_sctag1_fuse_dshift"/>
<output name="efc_sctag0_fuse_ashift"/>
<output name="efc_sctag0_fuse_dshift"/>
<output name="efc_scdata02_fuse_clk1"/>
<output name="efc_scdata02_fuse_clk2"/>
<output name="efc_scdata02_fuse_data"/>
<output name="efc_scdata13_fuse_clk1"/>
<output name="efc_scdata13_fuse_clk2"/>
<output name="efc_scdata13_fuse_data"/>
<output name="efc_scdata3_fuse_ashift"/>
<output name="efc_scdata3_fuse_dshift"/>
<output name="efc_scdata2_fuse_ashift"/>
<output name="efc_scdata2_fuse_dshift"/>
<output name="efc_scdata1_fuse_ashift"/>
<output name="efc_scdata1_fuse_dshift"/>
<output name="efc_scdata0_fuse_ashift"/>
<output name="efc_scdata0_fuse_dshift"/>
<output name="efc_iob_fuse_clk1"/>
<output name="efc_iob_fuse_data"/>
<output name="efc_iob_sernum0_dshift"/>
<output name="efc_iob_sernum1_dshift"/>
<output name="efc_iob_sernum2_dshift"/>
<output name="efc_iob_fusestat_dshift"/>
<output name="efc_iob_coreavail_dshift"/>
<instance name="bw_clk_cl_efc_jbus"/>
<instance name="test_stub_scan"/>
<instance name="bw_r_efa"/>
<instance name="efc_stdc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="473" nStmts="0" nExprs="166" nInputs="52" nOutputs="75" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="307" />
</block>
<block name="bw_efc_latch">
<input name="da"/>
<input name="db"/>
<input name="c"/>
<input name="d"/>
<input name="c"/>
<output name="q"/>
<output name="q"/>
<param name="SIZE"/>
<param name="SIZE"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="bw_u1_scanlg_2x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="10" nInputs="5" nOutputs="2" nParams="2" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="19" />
</block>
<block name="efc_saed">
<input name="async_in"/>
<input name="clk"/>
<output name="rise_det"/>
<output name="fall_det"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="36" nStmts="0" nExprs="12" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="22" />
</block>
<block name="efc_stdc">
<input name="clk"/>
<input name="efc_rst_l"/>
<input name="jbus_arst_l"/>
<input name="testmode_l"/>
<input name="ctu_efc_rowaddr"/>
<input name="ctu_efc_coladdr"/>
<input name="ctu_efc_read_en"/>
<input name="ctu_efc_read_mode"/>
<input name="ctu_efc_read_start"/>
<input name="ctu_efc_fuse_bypass"/>
<input name="ctu_efc_dest_sample"/>
<input name="ctu_efc_data_in"/>
<input name="ctu_efc_updatedr"/>
<input name="ctu_efc_shiftdr"/>
<input name="ctu_efc_capturedr"/>
<input name="tck"/>
<input name="spc7_efc_ifuse_data"/>
<input name="spc7_efc_dfuse_data"/>
<input name="spc6_efc_ifuse_data"/>
<input name="spc6_efc_dfuse_data"/>
<input name="spc5_efc_ifuse_data"/>
<input name="spc5_efc_dfuse_data"/>
<input name="spc4_efc_ifuse_data"/>
<input name="spc4_efc_dfuse_data"/>
<input name="spc3_efc_ifuse_data"/>
<input name="spc3_efc_dfuse_data"/>
<input name="spc2_efc_ifuse_data"/>
<input name="spc2_efc_dfuse_data"/>
<input name="spc1_efc_ifuse_data"/>
<input name="spc1_efc_dfuse_data"/>
<input name="spc0_efc_ifuse_data"/>
<input name="spc0_efc_dfuse_data"/>
<input name="sctag3_efc_fuse_data"/>
<input name="sctag2_efc_fuse_data"/>
<input name="sctag1_efc_fuse_data"/>
<input name="sctag0_efc_fuse_data"/>
<input name="scdata3_efc_fuse_data"/>
<input name="scdata2_efc_fuse_data"/>
<input name="scdata1_efc_fuse_data"/>
<input name="scdata0_efc_fuse_data"/>
<input name="efa_sbc_data"/>
<output name="efc_ctu_data_out"/>
<output name="efc_spc1357_fuse_clk1"/>
<output name="efc_spc1357_fuse_clk2"/>
<output name="efc_spc0246_fuse_clk1"/>
<output name="efc_spc0246_fuse_clk2"/>
<output name="efc_spc1357_fuse_data"/>
<output name="efc_spc0246_fuse_data"/>
<output name="efc_spc7_ifuse_ashift"/>
<output name="efc_spc7_ifuse_dshift"/>
<output name="efc_spc7_dfuse_ashift"/>
<output name="efc_spc7_dfuse_dshift"/>
<output name="efc_spc6_ifuse_ashift"/>
<output name="efc_spc6_ifuse_dshift"/>
<output name="efc_spc6_dfuse_ashift"/>
<output name="efc_spc6_dfuse_dshift"/>
<output name="efc_spc5_ifuse_ashift"/>
<output name="efc_spc5_ifuse_dshift"/>
<output name="efc_spc5_dfuse_ashift"/>
<output name="efc_spc5_dfuse_dshift"/>
<output name="efc_spc4_ifuse_ashift"/>
<output name="efc_spc4_ifuse_dshift"/>
<output name="efc_spc4_dfuse_ashift"/>
<output name="efc_spc4_dfuse_dshift"/>
<output name="efc_spc3_ifuse_ashift"/>
<output name="efc_spc3_ifuse_dshift"/>
<output name="efc_spc3_dfuse_ashift"/>
<output name="efc_spc3_dfuse_dshift"/>
<output name="efc_spc2_ifuse_ashift"/>
<output name="efc_spc2_ifuse_dshift"/>
<output name="efc_spc2_dfuse_ashift"/>
<output name="efc_spc2_dfuse_dshift"/>
<output name="efc_spc1_ifuse_ashift"/>
<output name="efc_spc1_ifuse_dshift"/>
<output name="efc_spc1_dfuse_ashift"/>
<output name="efc_spc1_dfuse_dshift"/>
<output name="efc_spc0_ifuse_ashift"/>
<output name="efc_spc0_ifuse_dshift"/>
<output name="efc_spc0_dfuse_ashift"/>
<output name="efc_spc0_dfuse_dshift"/>
<output name="efc_sctag02_fuse_clk1"/>
<output name="efc_sctag02_fuse_clk2"/>
<output name="efc_sctag02_fuse_data"/>
<output name="efc_sctag13_fuse_clk1"/>
<output name="efc_sctag13_fuse_clk2"/>
<output name="efc_sctag13_fuse_data"/>
<output name="efc_sctag3_fuse_ashift"/>
<output name="efc_sctag3_fuse_dshift"/>
<output name="efc_sctag2_fuse_ashift"/>
<output name="efc_sctag2_fuse_dshift"/>
<output name="efc_sctag1_fuse_ashift"/>
<output name="efc_sctag1_fuse_dshift"/>
<output name="efc_sctag0_fuse_ashift"/>
<output name="efc_sctag0_fuse_dshift"/>
<output name="efc_scdata02_fuse_clk1"/>
<output name="efc_scdata02_fuse_clk2"/>
<output name="efc_scdata02_fuse_data"/>
<output name="efc_scdata13_fuse_clk1"/>
<output name="efc_scdata13_fuse_clk2"/>
<output name="efc_scdata13_fuse_data"/>
<output name="efc_scdata3_fuse_ashift"/>
<output name="efc_scdata3_fuse_dshift"/>
<output name="efc_scdata2_fuse_ashift"/>
<output name="efc_scdata2_fuse_dshift"/>
<output name="efc_scdata1_fuse_ashift"/>
<output name="efc_scdata1_fuse_dshift"/>
<output name="efc_scdata0_fuse_ashift"/>
<output name="efc_scdata0_fuse_dshift"/>
<output name="efc_iob_fuse_clk1"/>
<output name="efc_iob_fuse_data"/>
<output name="efc_iob_sernum0_dshift"/>
<output name="efc_iob_sernum1_dshift"/>
<output name="efc_iob_sernum2_dshift"/>
<output name="efc_iob_fusestat_dshift"/>
<output name="efc_iob_coreavail_dshift"/>
<output name="sbc_efa_read_en"/>
<output name="sbc_efa_word_addr"/>
<output name="sbc_efa_bit_addr"/>
<output name="sbc_efa_margin0_rd"/>
<output name="sbc_efa_margin1_rd"/>
<output name="pwr_ok"/>
<output name="por_n"/>
<output name="sbc_efa_sup_det_rd"/>
<output name="sbc_efa_power_down"/>
<param name="MSEQ_IDLE"/>
<param name="MSEQ_DUMP"/>
<param name="MSEQ_RSLTSHFT"/>
<param name="MSEQ_SGLRD"/>
<param name="MSEQ_BYPASS"/>
<param name="MSEQ_DEST_SMPL"/>
<param name="MSEQ_L2RR_SMPL"/>
<param name="MSEQ_SHIFT"/>
<param name="MRD_IDLE"/>
<param name="MRD_RD_ARRAY"/>
<param name="MRD_ASHIFT"/>
<param name="MRD_DSHIFT"/>
<param name="MRD_RECOVER"/>
<param name="RD_CNT_START"/>
<param name="ASHIFT_CNT_START"/>
<param name="DSHIFT_CNT_START"/>
<param name="RSLTSHIFT_CNT_START"/>
<param name="RECOVER_CNT_START"/>
<instance name="efc_tck"/>
<instance name="efc_saed"/>
<instance name="efc_saed"/>
<instance name="efc_saed"/>
<instance name="efc_saed"/>
<instance name="efc_saed"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="bw_u1_syncff_4x"/>
<instance name="dff_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="bw_efc_latch"/>
<instance name="bw_efc_latch"/>
<instance name="bw_efc_latch"/>
<instance name="bw_efc_latch"/>
<instance name="bw_efc_latch"/>
<instance name="bw_efc_latch"/>
<instance name="bw_efc_latch"/>
<complexity cyclo1="57" cyclo2="37" nCaseStmts="3" nCaseItems="23" nLoops="0" nIfStmts="33" />
<volume nNodes="1339" nStmts="22" nExprs="455" nInputs="41" nOutputs="83" nParams="18" nAlwaysClocks="17" nBAssign="53" nNBAssign="0" nWAssign="117" nOther="675" />
</block>
<block name="efc_tck">
<input name="read_data_ff"/>
<input name="ctu_efc_data_in"/>
<input name="ctu_efc_shiftdr"/>
<input name="ctu_efc_capturedr"/>
<input name="tck"/>
<output name="tck_shft_data_ff"/>
<output name="efc_ctu_data_out"/>
<instance name="dff_ns"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="19" nStmts="0" nExprs="4" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="13" />
</block>
<block name="bw_clk_cl_fpu_cmp">
<input name="si"/>
<input name="se"/>
<input name="adbginit_l"/>
<input name="gdbginit_l"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="cluster_cken"/>
<input name="gclk"/>
<output name="so"/>
<output name="dbginit_l"/>
<output name="cluster_grst_l"/>
<output name="rclk"/>
<instance name="cluster_header"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="fpu">
<input name="pcx_fpio_data_rdy_px2"/>
<input name="pcx_fpio_data_px2"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="gclk"/>
<input name="cluster_cken"/>
<input name="ctu_tst_pre_grst_l"/>
<input name="global_shift_enable"/>
<input name="ctu_tst_scan_disable"/>
<input name="ctu_tst_scanmode"/>
<input name="ctu_tst_macrotest"/>
<input name="ctu_tst_short_chain"/>
<input name="si"/>
<output name="fp_cpx_req_cq"/>
<output name="fp_cpx_data_ca"/>
<output name="so"/>
<instance name="fpu_in"/>
<instance name="bw_r_rf16x160"/>
<instance name="fpu_add"/>
<instance name="fpu_mul"/>
<instance name="fpu_div"/>
<instance name="fpu_out"/>
<instance name="test_stub_scan"/>
<instance name="bw_clk_cl_fpu_cmp"/>
<instance name="fpu_rptr_groups"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="756" nStmts="0" nExprs="362" nInputs="13" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="394" />
</block>
<block name="fpu_add">
<input name="inq_op"/>
<input name="inq_rnd_mode"/>
<input name="inq_id"/>
<input name="inq_fcc"/>
<input name="inq_in1"/>
<input name="inq_in1_50_0_neq_0"/>
<input name="inq_in1_53_32_neq_0"/>
<input name="inq_in1_exp_eq_0"/>
<input name="inq_in1_exp_neq_ffs"/>
<input name="inq_in2"/>
<input name="inq_in2_50_0_neq_0"/>
<input name="inq_in2_53_32_neq_0"/>
<input name="inq_in2_exp_eq_0"/>
<input name="inq_in2_exp_neq_ffs"/>
<input name="inq_add"/>
<input name="add_dest_rdy"/>
<input name="fadd_clken_l"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="rclk"/>
<input name="se_add_exp"/>
<input name="se_add_frac"/>
<input name="si"/>
<output name="add_pipe_active"/>
<output name="a1stg_step"/>
<output name="a6stg_fadd_in"/>
<output name="add_id_out_in"/>
<output name="a6stg_fcmpop"/>
<output name="add_exc_out"/>
<output name="a6stg_dbl_dst"/>
<output name="a6stg_sng_dst"/>
<output name="a6stg_long_dst"/>
<output name="a6stg_int_dst"/>
<output name="add_sign_out"/>
<output name="add_exp_out"/>
<output name="add_frac_out"/>
<output name="add_cc_out"/>
<output name="add_fcc_out"/>
<output name="so"/>
<instance name="fpu_add_ctl"/>
<instance name="fpu_add_exp_dp"/>
<instance name="fpu_add_frac_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="615" nStmts="0" nExprs="286" nInputs="23" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="329" />
</block>
<block name="fpu_add_ctl">
<input name="inq_in1_51"/>
<input name="inq_in1_54"/>
<input name="inq_in1_63"/>
<input name="inq_in1_50_0_neq_0"/>
<input name="inq_in1_53_32_neq_0"/>
<input name="inq_in1_exp_eq_0"/>
<input name="inq_in1_exp_neq_ffs"/>
<input name="inq_in2_51"/>
<input name="inq_in2_54"/>
<input name="inq_in2_63"/>
<input name="inq_in2_50_0_neq_0"/>
<input name="inq_in2_53_32_neq_0"/>
<input name="inq_in2_exp_eq_0"/>
<input name="inq_in2_exp_neq_ffs"/>
<input name="inq_op"/>
<input name="inq_rnd_mode"/>
<input name="inq_id"/>
<input name="inq_fcc"/>
<input name="inq_add"/>
<input name="add_dest_rdy"/>
<input name="a1stg_in2_neq_in1_frac"/>
<input name="a1stg_in2_gt_in1_frac"/>
<input name="a1stg_in2_eq_in1_exp"/>
<input name="a1stg_expadd1"/>
<input name="a2stg_expadd"/>
<input name="a2stg_frac2hi_neq_0"/>
<input name="a2stg_frac2lo_neq_0"/>
<input name="a2stg_exp"/>
<input name="a3stg_fsdtoix_nx"/>
<input name="a3stg_fsdtoi_nx"/>
<input name="a2stg_frac2_63"/>
<input name="a4stg_exp"/>
<input name="add_of_out_cout"/>
<input name="a4stg_frac_neq_0"/>
<input name="a4stg_shl_data_neq_0"/>
<input name="a4stg_frac_dbl_nx"/>
<input name="a4stg_frac_sng_nx"/>
<input name="a1stg_expadd2"/>
<input name="a1stg_expadd4_inv"/>
<input name="a3stg_denorm"/>
<input name="a3stg_denorm_inv"/>
<input name="a4stg_denorm_inv"/>
<input name="a3stg_exp"/>
<input name="a4stg_round"/>
<input name="a3stg_lead0"/>
<input name="a4stg_rnd_frac_40"/>
<input name="a4stg_rnd_frac_39"/>
<input name="a4stg_rnd_frac_11"/>
<input name="a4stg_rnd_frac_10"/>
<input name="a4stg_frac_38_0_nx"/>
<input name="a4stg_frac_9_0_nx"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="add_pipe_active"/>
<output name="a1stg_denorm_sng_in1"/>
<output name="a1stg_denorm_dbl_in1"/>
<output name="a1stg_denorm_sng_in2"/>
<output name="a1stg_denorm_dbl_in2"/>
<output name="a1stg_norm_sng_in1"/>
<output name="a1stg_norm_dbl_in1"/>
<output name="a1stg_norm_sng_in2"/>
<output name="a1stg_norm_dbl_in2"/>
<output name="a1stg_step"/>
<output name="a1stg_stepa"/>
<output name="a1stg_sngop"/>
<output name="a1stg_intlngop"/>
<output name="a1stg_fsdtoix"/>
<output name="a1stg_fstod"/>
<output name="a1stg_fstoi"/>
<output name="a1stg_fstox"/>
<output name="a1stg_fdtoi"/>
<output name="a1stg_fdtox"/>
<output name="a1stg_faddsubs"/>
<output name="a1stg_faddsubd"/>
<output name="a1stg_fdtos"/>
<output name="a2stg_faddsubop"/>
<output name="a2stg_fsdtoix_fdtos"/>
<output name="a2stg_fitos"/>
<output name="a2stg_fitod"/>
<output name="a2stg_fxtos"/>
<output name="a2stg_fxtod"/>
<output name="a3stg_faddsubop"/>
<output name="a3stg_faddsubopa"/>
<output name="a4stg_dblop"/>
<output name="a6stg_fadd_in"/>
<output name="add_id_out_in"/>
<output name="add_fcc_out"/>
<output name="a6stg_dbl_dst"/>
<output name="a6stg_sng_dst"/>
<output name="a6stg_long_dst"/>
<output name="a6stg_int_dst"/>
<output name="a6stg_fcmpop"/>
<output name="a6stg_step"/>
<output name="a3stg_sub_in"/>
<output name="add_sign_out"/>
<output name="add_cc_out"/>
<output name="a4stg_in_of"/>
<output name="add_exc_out"/>
<output name="a2stg_frac1_in_frac1"/>
<output name="a2stg_frac1_in_frac2"/>
<output name="a1stg_2nan_in_inv"/>
<output name="a1stg_faddsubop_inv"/>
<output name="a2stg_frac1_in_qnan"/>
<output name="a2stg_frac1_in_nv"/>
<output name="a2stg_frac1_in_nv_dbl"/>
<output name="a2stg_frac2_in_frac1"/>
<output name="a2stg_frac2_in_qnan"/>
<output name="a2stg_shr_cnt_in"/>
<output name="a2stg_shr_cnt_5_inv_in"/>
<output name="a2stg_shr_frac2_shr_int"/>
<output name="a2stg_shr_frac2_shr_dbl"/>
<output name="a2stg_shr_frac2_shr_sng"/>
<output name="a2stg_shr_frac2_max"/>
<output name="a2stg_sub_step"/>
<output name="a2stg_fracadd_frac2_inv_in"/>
<output name="a2stg_fracadd_frac2_inv_shr1_in"/>
<output name="a2stg_fracadd_frac2"/>
<output name="a2stg_fracadd_cin_in"/>
<output name="a3stg_exp_7ff"/>
<output name="a3stg_exp_ff"/>
<output name="a3stg_exp_add"/>
<output name="a2stg_expdec_neq_0"/>
<output name="a3stg_exp10_0_eq0"/>
<output name="a3stg_exp10_1_eq0"/>
<output name="a3stg_fdtos_inv"/>
<output name="a4stg_fixtos_fxtod_inv"/>
<output name="a4stg_rnd_frac_add_inv"/>
<output name="a4stg_shl_cnt_in"/>
<output name="a4stg_rnd_sng"/>
<output name="a4stg_rnd_dbl"/>
<output name="add_frac_out_rndadd"/>
<output name="add_frac_out_rnd_frac"/>
<output name="add_frac_out_shl"/>
<output name="a4stg_to_0"/>
<output name="add_exp_out_expinc"/>
<output name="add_exp_out_exp"/>
<output name="add_exp_out_exp1"/>
<output name="add_exp_out_expadd"/>
<output name="a4stg_to_0_inv"/>
<output name="so"/>
<param name="FADDS"/>
<param name="FADDD"/>
<param name="FSUBS"/>
<param name="FSUBD"/>
<param name="FCMPS"/>
<param name="FCMPD"/>
<param name="FCMPES"/>
<param name="FCMPED"/>
<param name="FSTOX"/>
<param name="FDTOX"/>
<param name="FSTOI"/>
<param name="FDTOI"/>
<param name="FSTOD"/>
<param name="FDTOS"/>
<param name="FXTOS"/>
<param name="FXTOD"/>
<param name="FITOS"/>
<param name="FITOD"/>
<instance name="dffrl_async"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1660" nStmts="0" nExprs="517" nInputs="56" nOutputs="87" nParams="18" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="227" nOther="916" />
</block>
<block name="fpu_add_exp_dp">
<input name="inq_in1"/>
<input name="inq_in2"/>
<input name="inq_op"/>
<input name="inq_op_7"/>
<input name="a1stg_step"/>
<input name="a1stg_faddsubd"/>
<input name="a1stg_faddsubs"/>
<input name="a1stg_fsdtoix"/>
<input name="a6stg_step"/>
<input name="a1stg_fstod"/>
<input name="a1stg_fdtos"/>
<input name="a1stg_fstoi"/>
<input name="a1stg_fstox"/>
<input name="a1stg_fdtoi"/>
<input name="a1stg_fdtox"/>
<input name="a2stg_fsdtoix_fdtos"/>
<input name="a2stg_faddsubop"/>
<input name="a2stg_fitos"/>
<input name="a2stg_fitod"/>
<input name="a2stg_fxtos"/>
<input name="a2stg_fxtod"/>
<input name="a3stg_exp_7ff"/>
<input name="a3stg_exp_ff"/>
<input name="a3stg_exp_add"/>
<input name="a3stg_inc_exp_inv"/>
<input name="a3stg_same_exp_inv"/>
<input name="a3stg_dec_exp_inv"/>
<input name="a3stg_faddsubop"/>
<input name="a3stg_fdtos_inv"/>
<input name="a4stg_fixtos_fxtod_inv"/>
<input name="a4stg_shl_cnt"/>
<input name="a4stg_denorm_inv"/>
<input name="a4stg_rndadd_cout"/>
<input name="add_exp_out_expinc"/>
<input name="add_exp_out_exp"/>
<input name="add_exp_out_exp1"/>
<input name="a4stg_in_of"/>
<input name="add_exp_out_expadd"/>
<input name="a4stg_dblop"/>
<input name="a4stg_to_0_inv"/>
<input name="fadd_clken_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="a1stg_expadd3_11"/>
<output name="a1stg_expadd1_11_0"/>
<output name="a1stg_expadd4_inv"/>
<output name="a1stg_expadd2_5_0"/>
<output name="a2stg_exp"/>
<output name="a2stg_expadd"/>
<output name="a3stg_exp_10_0"/>
<output name="a4stg_exp_11_0"/>
<output name="add_exp_out"/>
<output name="so"/>
<instance name="clken_buf"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="452" nStmts="0" nExprs="144" nInputs="44" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="36" nOther="272" />
</block>
<block name="fpu_add_frac_dp">
<input name="inq_in1"/>
<input name="inq_in2"/>
<input name="a1stg_step"/>
<input name="a1stg_sngop"/>
<input name="a1stg_expadd3_11"/>
<input name="a1stg_norm_dbl_in1"/>
<input name="a1stg_denorm_dbl_in1"/>
<input name="a1stg_norm_sng_in1"/>
<input name="a1stg_denorm_sng_in1"/>
<input name="a1stg_norm_dbl_in2"/>
<input name="a1stg_denorm_dbl_in2"/>
<input name="a1stg_norm_sng_in2"/>
<input name="a1stg_denorm_sng_in2"/>
<input name="a1stg_intlngop"/>
<input name="a2stg_frac1_in_frac1"/>
<input name="a2stg_frac1_in_frac2"/>
<input name="a1stg_2nan_in_inv"/>
<input name="a1stg_faddsubop_inv"/>
<input name="a2stg_frac1_in_qnan"/>
<input name="a2stg_frac1_in_nv"/>
<input name="a2stg_frac1_in_nv_dbl"/>
<input name="a6stg_step"/>
<input name="a2stg_frac2_in_frac1"/>
<input name="a2stg_frac2_in_qnan"/>
<input name="a2stg_shr_cnt_in"/>
<input name="a2stg_shr_cnt_5_inv_in"/>
<input name="a2stg_shr_frac2_shr_int"/>
<input name="a2stg_shr_frac2_shr_dbl"/>
<input name="a2stg_shr_frac2_shr_sng"/>
<input name="a2stg_shr_frac2_max"/>
<input name="a2stg_expadd_11"/>
<input name="a2stg_sub_step"/>
<input name="a2stg_fracadd_frac2_inv_in"/>
<input name="a2stg_fracadd_frac2_inv_shr1_in"/>
<input name="a2stg_fracadd_frac2"/>
<input name="a2stg_fracadd_cin_in"/>
<input name="a2stg_exp"/>
<input name="a2stg_expdec_neq_0"/>
<input name="a3stg_faddsubopa"/>
<input name="a3stg_sub_in"/>
<input name="a3stg_exp10_0_eq0"/>
<input name="a3stg_exp10_1_eq0"/>
<input name="a3stg_exp_0"/>
<input name="a4stg_rnd_frac_add_inv"/>
<input name="a3stg_fdtos_inv"/>
<input name="a4stg_fixtos_fxtod_inv"/>
<input name="a4stg_rnd_sng"/>
<input name="a4stg_rnd_dbl"/>
<input name="a4stg_shl_cnt_in"/>
<input name="add_frac_out_rndadd"/>
<input name="add_frac_out_rnd_frac"/>
<input name="a4stg_in_of"/>
<input name="add_frac_out_shl"/>
<input name="a4stg_to_0"/>
<input name="fadd_clken_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="a1stg_in2_neq_in1_frac"/>
<output name="a1stg_in2_gt_in1_frac"/>
<output name="a1stg_in2_eq_in1_exp"/>
<output name="a2stg_frac2_63"/>
<output name="a2stg_frac2hi_neq_0"/>
<output name="a2stg_frac2lo_neq_0"/>
<output name="a3stg_fsdtoix_nx"/>
<output name="a3stg_fsdtoi_nx"/>
<output name="a3stg_denorm"/>
<output name="a3stg_denorm_inv"/>
<output name="a3stg_lead0"/>
<output name="a4stg_round"/>
<output name="a4stg_shl_cnt"/>
<output name="a4stg_denorm_inv"/>
<output name="a3stg_inc_exp_inv"/>
<output name="a3stg_same_exp_inv"/>
<output name="a3stg_dec_exp_inv"/>
<output name="a4stg_rnd_frac_40"/>
<output name="a4stg_rnd_frac_39"/>
<output name="a4stg_rnd_frac_11"/>
<output name="a4stg_rnd_frac_10"/>
<output name="a4stg_rndadd_cout"/>
<output name="a4stg_frac_9_0_nx"/>
<output name="a4stg_frac_dbl_nx"/>
<output name="a4stg_frac_38_0_nx"/>
<output name="a4stg_frac_sng_nx"/>
<output name="a4stg_frac_neq_0"/>
<output name="a4stg_shl_data_neq_0"/>
<output name="add_of_out_cout"/>
<output name="add_frac_out"/>
<output name="so"/>
<instance name="clken_buf"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="fpu_in2_gt_in1_frac"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="fpu_denorm_frac"/>
<instance name="fpu_cnt_lead0_64b"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="475" nStmts="0" nExprs="130" nInputs="58" nOutputs="31" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="64" nOther="281" />
</block>
<block name="fpu_cnt_lead0_53b">
<input name="din"/>
<output name="lead0"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl3"/>
<instance name="fpu_cnt_lead0_lvl3"/>
<instance name="fpu_cnt_lead0_lvl3"/>
<instance name="fpu_cnt_lead0_lvl4"/>
<instance name="fpu_cnt_lead0_lvl4"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="381" nStmts="0" nExprs="171" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="11" nOther="199" />
</block>
<block name="fpu_cnt_lead0_64b">
<input name="din"/>
<output name="lead0"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl1"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl2"/>
<instance name="fpu_cnt_lead0_lvl3"/>
<instance name="fpu_cnt_lead0_lvl3"/>
<instance name="fpu_cnt_lead0_lvl3"/>
<instance name="fpu_cnt_lead0_lvl3"/>
<instance name="fpu_cnt_lead0_lvl4"/>
<instance name="fpu_cnt_lead0_lvl4"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="469" nStmts="0" nExprs="214" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="247" />
</block>
<block name="fpu_cnt_lead0_lvl1">
<input name="din"/>
<output name="din_3_0_eq_0"/>
<output name="din_3_2_eq_0"/>
<output name="lead0_4b_0"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="8" nStmts="0" nExprs="0" nInputs="1" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="5" />
</block>
<block name="fpu_cnt_lead0_lvl2">
<input name="din_7_4_eq_0"/>
<input name="din_7_6_eq_0"/>
<input name="lead0_4b_0_hi"/>
<input name="din_3_0_eq_0"/>
<input name="din_3_2_eq_0"/>
<input name="lead0_4b_0_lo"/>
<output name="din_7_0_eq_0"/>
<output name="lead0_8b_1"/>
<output name="lead0_8b_0"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="13" nStmts="0" nExprs="0" nInputs="6" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="10" />
</block>
<block name="fpu_cnt_lead0_lvl3">
<input name="din_15_8_eq_0"/>
<input name="din_15_12_eq_0"/>
<input name="lead0_8b_1_hi"/>
<input name="lead0_8b_0_hi"/>
<input name="din_7_0_eq_0"/>
<input name="din_7_4_eq_0"/>
<input name="lead0_8b_1_lo"/>
<input name="lead0_8b_0_lo"/>
<output name="din_15_0_eq_0"/>
<output name="lead0_16b_2"/>
<output name="lead0_16b_1"/>
<output name="lead0_16b_0"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="17" nStmts="0" nExprs="0" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="13" />
</block>
<block name="fpu_cnt_lead0_lvl4">
<input name="din_31_16_eq_0"/>
<input name="din_31_24_eq_0"/>
<input name="lead0_16b_2_hi"/>
<input name="lead0_16b_1_hi"/>
<input name="lead0_16b_0_hi"/>
<input name="din_15_0_eq_0"/>
<input name="din_15_8_eq_0"/>
<input name="lead0_16b_2_lo"/>
<input name="lead0_16b_1_lo"/>
<input name="lead0_16b_0_lo"/>
<output name="din_31_0_eq_0"/>
<output name="lead0_32b_3"/>
<output name="lead0_32b_2"/>
<output name="lead0_32b_1"/>
<output name="lead0_32b_0"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="21" nStmts="0" nExprs="0" nInputs="10" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="16" />
</block>
<block name="fpu_denorm_3b">
<input name="din1"/>
<input name="din2"/>
<output name="din2_din1_nz"/>
<output name="din2_din1_denorm"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="8" nStmts="0" nExprs="0" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="5" />
</block>
<block name="fpu_denorm_3to1">
<input name="din2_din1_nz_hi"/>
<input name="din2_din1_denorm_hi"/>
<input name="din2_din1_nz_mid"/>
<input name="din2_din1_denorm_mid"/>
<input name="din2_din1_nz_lo"/>
<input name="din2_din1_denorm_lo"/>
<output name="din2_din1_nz"/>
<output name="din2_din1_denorm"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="11" nStmts="0" nExprs="0" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="9" />
</block>
<block name="fpu_denorm_frac">
<input name="din1"/>
<input name="din2"/>
<output name="din2_din1_denorm"/>
<output name="din2_din1_denorm_inv"/>
<output name="din2_din1_denorma"/>
<output name="din2_din1_denorm_inva"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3b"/>
<instance name="fpu_denorm_3to1"/>
<instance name="fpu_denorm_3to1"/>
<instance name="fpu_denorm_3to1"/>
<instance name="fpu_denorm_3to1"/>
<instance name="fpu_denorm_3to1"/>
<instance name="fpu_denorm_3to1"/>
<instance name="fpu_denorm_3to1"/>
<instance name="fpu_denorm_3to1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="309" nStmts="0" nExprs="136" nInputs="2" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="169" />
</block>
<block name="fpu_div">
<input name="inq_op"/>
<input name="inq_rnd_mode"/>
<input name="inq_id"/>
<input name="inq_in1"/>
<input name="inq_in1_53_0_neq_0"/>
<input name="inq_in1_50_0_neq_0"/>
<input name="inq_in1_53_32_neq_0"/>
<input name="inq_in1_exp_eq_0"/>
<input name="inq_in1_exp_neq_ffs"/>
<input name="inq_in2"/>
<input name="inq_in2_53_0_neq_0"/>
<input name="inq_in2_50_0_neq_0"/>
<input name="inq_in2_53_32_neq_0"/>
<input name="inq_in2_exp_eq_0"/>
<input name="inq_in2_exp_neq_ffs"/>
<input name="inq_div"/>
<input name="div_dest_rdy"/>
<input name="fdiv_clken_l"/>
<input name="fdiv_clken_l_div_exp_buf1"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="div_pipe_active"/>
<output name="d1stg_step"/>
<output name="d8stg_fdiv_in"/>
<output name="div_id_out_in"/>
<output name="div_exc_out"/>
<output name="d8stg_fdivd"/>
<output name="d8stg_fdivs"/>
<output name="div_sign_out"/>
<output name="div_exp_outa"/>
<output name="div_frac_outa"/>
<output name="so"/>
<instance name="fpu_div_ctl"/>
<instance name="fpu_div_exp_dp"/>
<instance name="fpu_div_frac_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="445" nStmts="0" nExprs="203" nInputs="24" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="242" />
</block>
<block name="fpu_div_ctl">
<input name="inq_in1_51"/>
<input name="inq_in1_54"/>
<input name="inq_in1_53_0_neq_0"/>
<input name="inq_in1_50_0_neq_0"/>
<input name="inq_in1_53_32_neq_0"/>
<input name="inq_in1_exp_eq_0"/>
<input name="inq_in1_exp_neq_ffs"/>
<input name="inq_in2_51"/>
<input name="inq_in2_54"/>
<input name="inq_in2_53_0_neq_0"/>
<input name="inq_in2_50_0_neq_0"/>
<input name="inq_in2_53_32_neq_0"/>
<input name="inq_in2_exp_eq_0"/>
<input name="inq_in2_exp_neq_ffs"/>
<input name="inq_op"/>
<input name="div_exp1"/>
<input name="div_dest_rdy"/>
<input name="inq_rnd_mode"/>
<input name="inq_id"/>
<input name="inq_in1_63"/>
<input name="inq_in2_63"/>
<input name="inq_div"/>
<input name="div_exp_out"/>
<input name="div_frac_add_52_inva"/>
<input name="div_frac_add_in1_neq_0"/>
<input name="div_frac_out_54"/>
<input name="d6stg_frac_0"/>
<input name="d6stg_frac_1"/>
<input name="d6stg_frac_2"/>
<input name="d6stg_frac_29"/>
<input name="d6stg_frac_30"/>
<input name="d6stg_frac_31"/>
<input name="div_frac_out_53"/>
<input name="div_expadd2_12"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="div_pipe_active"/>
<output name="d1stg_snan_sng_in1"/>
<output name="d1stg_snan_dbl_in1"/>
<output name="d1stg_snan_sng_in2"/>
<output name="d1stg_snan_dbl_in2"/>
<output name="d1stg_step"/>
<output name="d1stg_dblop"/>
<output name="d234stg_fdiv"/>
<output name="d3stg_fdiv"/>
<output name="d4stg_fdiv"/>
<output name="d5stg_fdiva"/>
<output name="d5stg_fdivb"/>
<output name="d5stg_fdivs"/>
<output name="d5stg_fdivd"/>
<output name="d6stg_fdiv"/>
<output name="d6stg_fdivs"/>
<output name="d6stg_fdivd"/>
<output name="d7stg_fdiv"/>
<output name="d7stg_fdivd"/>
<output name="d8stg_fdiv_in"/>
<output name="d8stg_fdivs"/>
<output name="d8stg_fdivd"/>
<output name="div_id_out_in"/>
<output name="div_sign_out"/>
<output name="div_exc_out"/>
<output name="div_norm_frac_in1_dbl_norm"/>
<output name="div_norm_frac_in1_dbl_dnrm"/>
<output name="div_norm_frac_in1_sng_norm"/>
<output name="div_norm_frac_in1_sng_dnrm"/>
<output name="div_norm_frac_in2_dbl_norm"/>
<output name="div_norm_frac_in2_dbl_dnrm"/>
<output name="div_norm_frac_in2_sng_norm"/>
<output name="div_norm_frac_in2_sng_dnrm"/>
<output name="div_norm_inf"/>
<output name="div_norm_qnan"/>
<output name="div_norm_zero"/>
<output name="div_frac_add_in2_load"/>
<output name="d6stg_frac_out_shl1"/>
<output name="d6stg_frac_out_nosh"/>
<output name="div_frac_add_in1_add"/>
<output name="div_frac_add_in1_load"/>
<output name="d7stg_rndup_inv"/>
<output name="d7stg_to_0"/>
<output name="d7stg_to_0_inv"/>
<output name="div_frac_out_add_in1"/>
<output name="div_frac_out_add"/>
<output name="div_frac_out_shl1_dbl"/>
<output name="div_frac_out_shl1_sng"/>
<output name="div_frac_out_of"/>
<output name="div_frac_out_load"/>
<output name="div_expadd1_in1_dbl"/>
<output name="div_expadd1_in1_sng"/>
<output name="div_expadd1_in2_exp_in2_dbl"/>
<output name="div_expadd1_in2_exp_in2_sng"/>
<output name="div_exp1_expadd1"/>
<output name="div_exp1_0835"/>
<output name="div_exp1_0118"/>
<output name="div_exp1_zero"/>
<output name="div_exp1_load"/>
<output name="div_expadd2_in1_exp_out"/>
<output name="div_expadd2_no_decr_inv"/>
<output name="div_expadd2_cin"/>
<output name="div_exp_out_expadd22_inv"/>
<output name="div_exp_out_expadd2"/>
<output name="div_exp_out_of"/>
<output name="div_exp_out_exp_out"/>
<output name="div_exp_out_load"/>
<output name="so"/>
<param name="FDIVS"/>
<param name="FDIVD"/>
<instance name="dffrl_async"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffe"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1403" nStmts="0" nExprs="453" nInputs="39" nOutputs="68" nParams="2" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="155" nOther="795" />
</block>
<block name="fpu_div_exp_dp">
<input name="inq_in1"/>
<input name="inq_in2"/>
<input name="d1stg_step"/>
<input name="d234stg_fdiv"/>
<input name="div_expadd1_in1_dbl"/>
<input name="div_expadd1_in1_sng"/>
<input name="div_expadd1_in2_exp_in2_dbl"/>
<input name="div_expadd1_in2_exp_in2_sng"/>
<input name="d3stg_fdiv"/>
<input name="d4stg_fdiv"/>
<input name="div_shl_cnt"/>
<input name="div_exp1_expadd1"/>
<input name="div_exp1_0835"/>
<input name="div_exp1_0118"/>
<input name="div_exp1_zero"/>
<input name="div_exp1_load"/>
<input name="div_expadd2_in1_exp_out"/>
<input name="d5stg_fdiva"/>
<input name="d5stg_fdivd"/>
<input name="d5stg_fdivs"/>
<input name="d6stg_fdiv"/>
<input name="d7stg_fdiv"/>
<input name="div_expadd2_no_decr_inv"/>
<input name="div_expadd2_cin"/>
<input name="div_exp_out_expadd2"/>
<input name="div_exp_out_expadd22_inv"/>
<input name="div_exp_out_of"/>
<input name="d7stg_to_0_inv"/>
<input name="d7stg_fdivd"/>
<input name="div_exp_out_exp_out"/>
<input name="d7stg_rndup_inv"/>
<input name="div_frac_add_52_inv"/>
<input name="div_exp_out_load"/>
<input name="fdiv_clken_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="div_exp1"/>
<output name="div_expadd2_12"/>
<output name="div_exp_out"/>
<output name="div_exp_outa"/>
<output name="so"/>
<instance name="clken_buf"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="123" nStmts="0" nExprs="28" nInputs="37" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="11" nOther="84" />
</block>
<block name="fpu_div_frac_dp">
<input name="inq_in1"/>
<input name="inq_in2"/>
<input name="d1stg_step"/>
<input name="div_norm_frac_in1_dbl_norm"/>
<input name="div_norm_frac_in1_dbl_dnrm"/>
<input name="div_norm_frac_in1_sng_norm"/>
<input name="div_norm_frac_in1_sng_dnrm"/>
<input name="div_norm_frac_in2_dbl_norm"/>
<input name="div_norm_frac_in2_dbl_dnrm"/>
<input name="div_norm_frac_in2_sng_norm"/>
<input name="div_norm_frac_in2_sng_dnrm"/>
<input name="div_norm_inf"/>
<input name="div_norm_qnan"/>
<input name="d1stg_dblop"/>
<input name="div_norm_zero"/>
<input name="d1stg_snan_dbl_in1"/>
<input name="d1stg_snan_sng_in1"/>
<input name="d1stg_snan_dbl_in2"/>
<input name="d1stg_snan_sng_in2"/>
<input name="d3stg_fdiv"/>
<input name="d6stg_fdiv"/>
<input name="d6stg_fdivd"/>
<input name="d6stg_fdivs"/>
<input name="div_frac_add_in2_load"/>
<input name="d6stg_frac_out_shl1"/>
<input name="d6stg_frac_out_nosh"/>
<input name="d4stg_fdiv"/>
<input name="div_frac_add_in1_add"/>
<input name="div_frac_add_in1_load"/>
<input name="d5stg_fdivb"/>
<input name="div_frac_out_add_in1"/>
<input name="div_frac_out_add"/>
<input name="div_frac_out_shl1_dbl"/>
<input name="div_frac_out_shl1_sng"/>
<input name="div_frac_out_of"/>
<input name="d7stg_to_0"/>
<input name="div_frac_out_load"/>
<input name="fdiv_clken_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="div_shl_cnt"/>
<output name="d6stg_frac_0"/>
<output name="d6stg_frac_1"/>
<output name="d6stg_frac_2"/>
<output name="d6stg_frac_29"/>
<output name="d6stg_frac_30"/>
<output name="d6stg_frac_31"/>
<output name="div_frac_add_in1_neq_0"/>
<output name="div_frac_add_52_inv"/>
<output name="div_frac_add_52_inva"/>
<output name="div_frac_out_54_53"/>
<output name="div_frac_outa"/>
<output name="so"/>
<instance name="clken_buf"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="fpu_cnt_lead0_53b"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="234" nStmts="0" nExprs="63" nInputs="41" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="150" />
</block>
<block name="fpu_in">
<input name="pcx_fpio_data_rdy_px2"/>
<input name="pcx_fpio_data_px2"/>
<input name="a1stg_step"/>
<input name="m1stg_step"/>
<input name="d1stg_step"/>
<input name="add_pipe_active"/>
<input name="mul_pipe_active"/>
<input name="div_pipe_active"/>
<input name="inq_dout"/>
<input name="sehold"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="fadd_clken_l"/>
<output name="fmul_clken_l"/>
<output name="fdiv_clken_l"/>
<output name="inq_add"/>
<output name="inq_mul"/>
<output name="inq_div"/>
<output name="inq_id"/>
<output name="inq_rnd_mode"/>
<output name="inq_fcc"/>
<output name="inq_op"/>
<output name="inq_in1_exp_neq_ffs"/>
<output name="inq_in1_exp_eq_0"/>
<output name="inq_in1_53_0_neq_0"/>
<output name="inq_in1_50_0_neq_0"/>
<output name="inq_in1_53_32_neq_0"/>
<output name="inq_in1"/>
<output name="inq_in2_exp_neq_ffs"/>
<output name="inq_in2_exp_eq_0"/>
<output name="inq_in2_53_0_neq_0"/>
<output name="inq_in2_50_0_neq_0"/>
<output name="inq_in2_53_32_neq_0"/>
<output name="inq_in2"/>
<output name="fp_id_in"/>
<output name="fp_rnd_mode_in"/>
<output name="fp_fcc_in"/>
<output name="fp_op_in"/>
<output name="fp_src1_in"/>
<output name="fp_src2_in"/>
<output name="inq_rdaddr"/>
<output name="inq_wraddr"/>
<output name="inq_read_en"/>
<output name="inq_we"/>
<output name="so"/>
<instance name="fpu_in_ctl"/>
<instance name="fpu_in_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="187" nStmts="0" nExprs="68" nInputs="15" nOutputs="33" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="119" />
</block>
<block name="fpu_in2_gt_in1_2b">
<input name="din1"/>
<input name="din2"/>
<output name="din2_neq_din1"/>
<output name="din2_gt_din1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="8" nStmts="0" nExprs="0" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="5" />
</block>
<block name="fpu_in2_gt_in1_3b">
<input name="din1"/>
<input name="din2"/>
<output name="din2_neq_din1"/>
<output name="din2_gt_din1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="8" nStmts="0" nExprs="0" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="5" />
</block>
<block name="fpu_in2_gt_in1_3to1">
<input name="din2_neq_din1_hi"/>
<input name="din2_gt_din1_hi"/>
<input name="din2_neq_din1_mid"/>
<input name="din2_gt_din1_mid"/>
<input name="din2_neq_din1_lo"/>
<input name="din2_gt_din1_lo"/>
<output name="din2_neq_din1"/>
<output name="din2_gt_din1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="11" nStmts="0" nExprs="0" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="9" />
</block>
<block name="fpu_in2_gt_in1_frac">
<input name="din1"/>
<input name="din2"/>
<input name="sngop"/>
<input name="expadd11"/>
<input name="expeq"/>
<output name="din2_neq_din1"/>
<output name="din2_gt_din1"/>
<output name="din2_gt1_din1"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_2b"/>
<instance name="fpu_in2_gt_in1_2b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3b"/>
<instance name="fpu_in2_gt_in1_3to1"/>
<instance name="fpu_in2_gt_in1_3to1"/>
<instance name="fpu_in2_gt_in1_3to1"/>
<instance name="fpu_in2_gt_in1_3to1"/>
<instance name="fpu_in2_gt_in1_3to1"/>
<instance name="fpu_in2_gt_in1_3to1"/>
<instance name="fpu_in2_gt_in1_3to1"/>
<instance name="fpu_in2_gt_in1_3to1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="319" nStmts="0" nExprs="140" nInputs="5" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="176" />
</block>
<block name="fpu_in_ctl">
<input name="pcx_fpio_data_rdy_px2"/>
<input name="pcx_fpio_data_px2"/>
<input name="fp_op_in"/>
<input name="fp_op_in_7in"/>
<input name="a1stg_step"/>
<input name="m1stg_step"/>
<input name="d1stg_step"/>
<input name="add_pipe_active"/>
<input name="mul_pipe_active"/>
<input name="div_pipe_active"/>
<input name="sehold"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="fp_data_rdy"/>
<output name="fadd_clken_l"/>
<output name="fmul_clken_l"/>
<output name="fdiv_clken_l"/>
<output name="inq_we"/>
<output name="inq_wraddr"/>
<output name="inq_read_en"/>
<output name="inq_rdaddr"/>
<output name="inq_bp"/>
<output name="inq_bp_inv"/>
<output name="inq_fwrd"/>
<output name="inq_fwrd_inv"/>
<output name="inq_add"/>
<output name="inq_mul"/>
<output name="inq_div"/>
<output name="so"/>
<instance name="dffrl_async"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="643" nStmts="0" nExprs="223" nInputs="16" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="59" nOther="361" />
</block>
<block name="fpu_in_dp">
<input name="fp_data_rdy"/>
<input name="fpio_data_px2_116_112"/>
<input name="fpio_data_px2_79_72"/>
<input name="fpio_data_px2_67_0"/>
<input name="inq_fwrd"/>
<input name="inq_fwrd_inv"/>
<input name="inq_bp"/>
<input name="inq_bp_inv"/>
<input name="inq_dout"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="fp_op_in_7in"/>
<output name="inq_id"/>
<output name="inq_rnd_mode"/>
<output name="inq_fcc"/>
<output name="inq_op"/>
<output name="inq_in1_exp_neq_ffs"/>
<output name="inq_in1_exp_eq_0"/>
<output name="inq_in1_53_0_neq_0"/>
<output name="inq_in1_50_0_neq_0"/>
<output name="inq_in1_53_32_neq_0"/>
<output name="inq_in1"/>
<output name="inq_in2_exp_neq_ffs"/>
<output name="inq_in2_exp_eq_0"/>
<output name="inq_in2_53_0_neq_0"/>
<output name="inq_in2_50_0_neq_0"/>
<output name="inq_in2_53_32_neq_0"/>
<output name="inq_in2"/>
<output name="fp_id_in"/>
<output name="fp_rnd_mode_in"/>
<output name="fp_fcc_in"/>
<output name="fp_op_in"/>
<output name="fp_src1_in"/>
<output name="fp_src2_in"/>
<output name="so"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="167" nStmts="0" nExprs="40" nInputs="12" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="99" />
</block>
<block name="fpu_mul">
<input name="inq_op"/>
<input name="inq_rnd_mode"/>
<input name="inq_id"/>
<input name="inq_in1"/>
<input name="inq_in1_53_0_neq_0"/>
<input name="inq_in1_50_0_neq_0"/>
<input name="inq_in1_53_32_neq_0"/>
<input name="inq_in1_exp_eq_0"/>
<input name="inq_in1_exp_neq_ffs"/>
<input name="inq_in2"/>
<input name="inq_in2_53_0_neq_0"/>
<input name="inq_in2_50_0_neq_0"/>
<input name="inq_in2_53_32_neq_0"/>
<input name="inq_in2_exp_eq_0"/>
<input name="inq_in2_exp_neq_ffs"/>
<input name="inq_mul"/>
<input name="mul_dest_rdy"/>
<input name="mul_dest_rdya"/>
<input name="fmul_clken_l"/>
<input name="fmul_clken_l_buf1"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="rclk"/>
<input name="se_mul"/>
<input name="se_mul64"/>
<input name="si"/>
<output name="mul_pipe_active"/>
<output name="m1stg_step"/>
<output name="m6stg_fmul_in"/>
<output name="m6stg_id_in"/>
<output name="mul_exc_out"/>
<output name="m6stg_fmul_dbl_dst"/>
<output name="m6stg_fmuls"/>
<output name="mul_sign_out"/>
<output name="mul_exp_out"/>
<output name="mul_frac_out"/>
<output name="so"/>
<instance name="fpu_mul_ctl"/>
<instance name="fpu_mul_exp_dp"/>
<instance name="fpu_mul_frac_dp"/>
<instance name="mul64"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="440" nStmts="0" nExprs="199" nInputs="26" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="241" />
</block>
<block name="fpu_mul_ctl">
<input name="inq_in1_51"/>
<input name="inq_in1_54"/>
<input name="inq_in1_53_0_neq_0"/>
<input name="inq_in1_50_0_neq_0"/>
<input name="inq_in1_53_32_neq_0"/>
<input name="inq_in1_exp_eq_0"/>
<input name="inq_in1_exp_neq_ffs"/>
<input name="inq_in2_51"/>
<input name="inq_in2_54"/>
<input name="inq_in2_53_0_neq_0"/>
<input name="inq_in2_50_0_neq_0"/>
<input name="inq_in2_53_32_neq_0"/>
<input name="inq_in2_exp_eq_0"/>
<input name="inq_in2_exp_neq_ffs"/>
<input name="inq_op"/>
<input name="inq_mul"/>
<input name="inq_rnd_mode"/>
<input name="inq_id"/>
<input name="inq_in1_63"/>
<input name="inq_in2_63"/>
<input name="mul_dest_rdy"/>
<input name="mul_dest_rdya"/>
<input name="m5stg_exp"/>
<input name="m5stg_fracadd_cout"/>
<input name="m5stg_frac_neq_0"/>
<input name="m5stg_frac_dbl_nx"/>
<input name="m5stg_frac_sng_nx"/>
<input name="m1stg_ld0_1"/>
<input name="m1stg_ld0_2"/>
<input name="m3stg_exp"/>
<input name="m3stg_expadd_eq_0"/>
<input name="m3stg_expadd_lte_0_inv"/>
<input name="m3stg_ld0_inv"/>
<input name="m4stg_exp"/>
<input name="m4stg_frac_105"/>
<input name="m5stg_frac"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="mul_pipe_active"/>
<output name="m1stg_snan_sng_in1"/>
<output name="m1stg_snan_dbl_in1"/>
<output name="m1stg_snan_sng_in2"/>
<output name="m1stg_snan_dbl_in2"/>
<output name="m1stg_step"/>
<output name="m1stg_sngop"/>
<output name="m1stg_dblop"/>
<output name="m1stg_dblop_inv"/>
<output name="m1stg_fmul"/>
<output name="m1stg_fsmuld"/>
<output name="m2stg_fmuls"/>
<output name="m2stg_fmuld"/>
<output name="m2stg_fsmuld"/>
<output name="m5stg_fmuls"/>
<output name="m5stg_fmuld"/>
<output name="m5stg_fmulda"/>
<output name="m6stg_fmul_in"/>
<output name="m6stg_id_in"/>
<output name="m6stg_fmul_dbl_dst"/>
<output name="m6stg_fmuls"/>
<output name="m6stg_step"/>
<output name="mul_sign_out"/>
<output name="m5stg_in_of"/>
<output name="mul_exc_out"/>
<output name="m2stg_frac1_dbl_norm"/>
<output name="m2stg_frac1_dbl_dnrm"/>
<output name="m2stg_frac1_sng_norm"/>
<output name="m2stg_frac1_sng_dnrm"/>
<output name="m2stg_frac1_inf"/>
<output name="m2stg_frac2_dbl_norm"/>
<output name="m2stg_frac2_dbl_dnrm"/>
<output name="m2stg_frac2_sng_norm"/>
<output name="m2stg_frac2_sng_dnrm"/>
<output name="m2stg_frac2_inf"/>
<output name="m1stg_inf_zero_in"/>
<output name="m1stg_inf_zero_in_dbl"/>
<output name="m2stg_exp_expadd"/>
<output name="m2stg_exp_0bff"/>
<output name="m2stg_exp_017f"/>
<output name="m2stg_exp_04ff"/>
<output name="m2stg_exp_zero"/>
<output name="m3bstg_ld0_inv"/>
<output name="m4stg_sh_cnt_in"/>
<output name="m4stg_inc_exp_54"/>
<output name="m4stg_inc_exp_55"/>
<output name="m4stg_inc_exp_105"/>
<output name="m4stg_left_shift_step"/>
<output name="m4stg_right_shift_step"/>
<output name="m5stg_to_0"/>
<output name="m5stg_to_0_inv"/>
<output name="mul_frac_out_fracadd"/>
<output name="mul_frac_out_frac"/>
<output name="mul_exp_out_exp_plus1"/>
<output name="mul_exp_out_exp"/>
<output name="mula_rst_l"/>
<output name="so"/>
<param name="FMULS"/>
<param name="FMULD"/>
<param name="FSMULD"/>
<instance name="dffrl_async"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1588" nStmts="0" nExprs="547" nInputs="41" nOutputs="57" nParams="3" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="125" nOther="916" />
</block>
<block name="fpu_mul_exp_dp">
<input name="inq_in1"/>
<input name="inq_in2"/>
<input name="m6stg_step"/>
<input name="m1stg_dblop"/>
<input name="m1stg_sngop"/>
<input name="m2stg_exp_expadd"/>
<input name="m2stg_exp_0bff"/>
<input name="m2stg_exp_017f"/>
<input name="m2stg_exp_04ff"/>
<input name="m2stg_exp_zero"/>
<input name="m1stg_fsmuld"/>
<input name="m2stg_fmuld"/>
<input name="m2stg_fmuls"/>
<input name="m2stg_fsmuld"/>
<input name="m3stg_ld0_inv"/>
<input name="m4stg_inc_exp_54"/>
<input name="m4stg_inc_exp_55"/>
<input name="m4stg_inc_exp_105"/>
<input name="m5stg_fracadd_cout"/>
<input name="mul_exp_out_exp_plus1"/>
<input name="mul_exp_out_exp"/>
<input name="m5stg_in_of"/>
<input name="m5stg_fmuld"/>
<input name="m5stg_to_0_inv"/>
<input name="m4stg_shl_54"/>
<input name="m4stg_shl_55"/>
<input name="fmul_clken_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="m3stg_exp"/>
<output name="m3stg_expadd_eq_0"/>
<output name="m3stg_expadd_lte_0_inv"/>
<output name="m4stg_exp"/>
<output name="m5stg_exp"/>
<output name="mul_exp_out"/>
<output name="so"/>
<instance name="clken_buf"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="253" nStmts="0" nExprs="78" nInputs="30" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="19" nOther="156" />
</block>
<block name="fpu_mul_frac_dp">
<input name="inq_in1"/>
<input name="inq_in2"/>
<input name="m6stg_step"/>
<input name="m2stg_frac1_dbl_norm"/>
<input name="m2stg_frac1_dbl_dnrm"/>
<input name="m2stg_frac1_sng_norm"/>
<input name="m2stg_frac1_sng_dnrm"/>
<input name="m2stg_frac1_inf"/>
<input name="m1stg_snan_dbl_in1"/>
<input name="m1stg_snan_sng_in1"/>
<input name="m2stg_frac2_dbl_norm"/>
<input name="m2stg_frac2_dbl_dnrm"/>
<input name="m2stg_frac2_sng_norm"/>
<input name="m2stg_frac2_sng_dnrm"/>
<input name="m2stg_frac2_inf"/>
<input name="m1stg_snan_dbl_in2"/>
<input name="m1stg_snan_sng_in2"/>
<input name="m1stg_inf_zero_in"/>
<input name="m1stg_inf_zero_in_dbl"/>
<input name="m1stg_dblop"/>
<input name="m1stg_dblop_inv"/>
<input name="m4stg_frac"/>
<input name="m4stg_sh_cnt_in"/>
<input name="m3bstg_ld0_inv"/>
<input name="m4stg_left_shift_step"/>
<input name="m4stg_right_shift_step"/>
<input name="m5stg_fmuls"/>
<input name="m5stg_fmulda"/>
<input name="mul_frac_out_fracadd"/>
<input name="mul_frac_out_frac"/>
<input name="m5stg_in_of"/>
<input name="m5stg_to_0"/>
<input name="fmul_clken_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="m2stg_frac1_array_in"/>
<output name="m2stg_frac2_array_in"/>
<output name="m1stg_ld0_1"/>
<output name="m1stg_ld0_2"/>
<output name="m4stg_frac_105"/>
<output name="m3stg_ld0_inv"/>
<output name="m4stg_shl_54"/>
<output name="m4stg_shl_55"/>
<output name="m5stg_frac_32_0"/>
<output name="m5stg_frac_dbl_nx"/>
<output name="m5stg_frac_sng_nx"/>
<output name="m5stg_frac_neq_0"/>
<output name="m5stg_fracadd_cout"/>
<output name="mul_frac_out"/>
<output name="so"/>
<instance name="clken_buf"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="fpu_cnt_lead0_53b"/>
<instance name="fpu_cnt_lead0_53b"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="211" nStmts="0" nExprs="52" nInputs="36" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="131" />
</block>
<block name="fpu_out">
<input name="d8stg_fdiv_in"/>
<input name="m6stg_fmul_in"/>
<input name="a6stg_fadd_in"/>
<input name="div_id_out_in"/>
<input name="m6stg_id_in"/>
<input name="add_id_out_in"/>
<input name="div_exc_out"/>
<input name="d8stg_fdivd"/>
<input name="d8stg_fdivs"/>
<input name="div_sign_out"/>
<input name="div_exp_out"/>
<input name="div_frac_out"/>
<input name="mul_exc_out"/>
<input name="m6stg_fmul_dbl_dst"/>
<input name="m6stg_fmuls"/>
<input name="mul_sign_out"/>
<input name="mul_exp_out"/>
<input name="mul_frac_out"/>
<input name="add_exc_out"/>
<input name="a6stg_fcmpop"/>
<input name="add_cc_out"/>
<input name="add_fcc_out"/>
<input name="a6stg_dbl_dst"/>
<input name="a6stg_sng_dst"/>
<input name="a6stg_long_dst"/>
<input name="a6stg_int_dst"/>
<input name="add_sign_out"/>
<input name="add_exp_out"/>
<input name="add_frac_out"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="fp_cpx_req_cq"/>
<output name="add_dest_rdy"/>
<output name="mul_dest_rdy"/>
<output name="div_dest_rdy"/>
<output name="fp_cpx_data_ca"/>
<output name="so"/>
<instance name="fpu_out_ctl"/>
<instance name="fpu_out_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="139" nStmts="0" nExprs="48" nInputs="34" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="91" />
</block>
<block name="fpu_out_ctl">
<input name="d8stg_fdiv_in"/>
<input name="m6stg_fmul_in"/>
<input name="a6stg_fadd_in"/>
<input name="div_id_out_in"/>
<input name="m6stg_id_in"/>
<input name="add_id_out_in"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="fp_cpx_req_cq"/>
<output name="req_thread"/>
<output name="dest_rdy"/>
<output name="add_dest_rdy"/>
<output name="mul_dest_rdy"/>
<output name="div_dest_rdy"/>
<output name="so"/>
<instance name="dffrl_async"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="131" nStmts="0" nExprs="40" nInputs="11" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="83" />
</block>
<block name="fpu_out_dp">
<input name="dest_rdy"/>
<input name="req_thread"/>
<input name="div_exc_out"/>
<input name="d8stg_fdivd"/>
<input name="d8stg_fdivs"/>
<input name="div_sign_out"/>
<input name="div_exp_out"/>
<input name="div_frac_out"/>
<input name="mul_exc_out"/>
<input name="m6stg_fmul_dbl_dst"/>
<input name="m6stg_fmuls"/>
<input name="mul_sign_out"/>
<input name="mul_exp_out"/>
<input name="mul_frac_out"/>
<input name="add_exc_out"/>
<input name="a6stg_fcmpop"/>
<input name="add_cc_out"/>
<input name="add_fcc_out"/>
<input name="a6stg_dbl_dst"/>
<input name="a6stg_sng_dst"/>
<input name="a6stg_long_dst"/>
<input name="a6stg_int_dst"/>
<input name="add_sign_out"/>
<input name="add_exp_out"/>
<input name="add_frac_out"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="fp_cpx_data_ca"/>
<output name="so"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="73" nStmts="0" nExprs="14" nInputs="28" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="52" />
</block>
<block name="fpu_rptr_groups">
<input name="inq_in1"/>
<input name="inq_in2"/>
<input name="inq_id"/>
<input name="inq_op"/>
<input name="inq_rnd_mode"/>
<input name="inq_in1_50_0_neq_0"/>
<input name="inq_in1_53_0_neq_0"/>
<input name="inq_in1_53_32_neq_0"/>
<input name="inq_in1_exp_eq_0"/>
<input name="inq_in1_exp_neq_ffs"/>
<input name="inq_in2_50_0_neq_0"/>
<input name="inq_in2_53_0_neq_0"/>
<input name="inq_in2_53_32_neq_0"/>
<input name="inq_in2_exp_eq_0"/>
<input name="inq_in2_exp_neq_ffs"/>
<input name="ctu_tst_macrotest"/>
<input name="ctu_tst_pre_grst_l"/>
<input name="ctu_tst_scan_disable"/>
<input name="ctu_tst_scanmode"/>
<input name="ctu_tst_short_chain"/>
<input name="global_shift_enable"/>
<input name="grst_l"/>
<input name="cluster_cken"/>
<input name="se"/>
<input name="arst_l"/>
<input name="fpu_grst_l"/>
<input name="fmul_clken_l"/>
<input name="fdiv_clken_l"/>
<input name="scan_manual_6"/>
<input name="si"/>
<input name="so_unbuf"/>
<input name="pcx_fpio_data_px2"/>
<input name="pcx_fpio_data_rdy_px2"/>
<input name="fp_cpx_req_cq"/>
<input name="fp_cpx_data_ca"/>
<input name="inq_sram_din_unbuf"/>
<output name="inq_in1_add_buf1"/>
<output name="inq_in1_mul_buf1"/>
<output name="inq_in1_div_buf1"/>
<output name="inq_in2_add_buf1"/>
<output name="inq_in2_mul_buf1"/>
<output name="inq_in2_div_buf1"/>
<output name="inq_id_add_buf1"/>
<output name="inq_id_mul_buf1"/>
<output name="inq_id_div_buf1"/>
<output name="inq_op_add_buf1"/>
<output name="inq_op_mul_buf1"/>
<output name="inq_op_div_buf1"/>
<output name="inq_rnd_mode_add_buf1"/>
<output name="inq_rnd_mode_mul_buf1"/>
<output name="inq_rnd_mode_div_buf1"/>
<output name="inq_in1_50_0_neq_0_add_buf1"/>
<output name="inq_in1_50_0_neq_0_mul_buf1"/>
<output name="inq_in1_50_0_neq_0_div_buf1"/>
<output name="inq_in1_53_0_neq_0_add_buf1"/>
<output name="inq_in1_53_0_neq_0_mul_buf1"/>
<output name="inq_in1_53_0_neq_0_div_buf1"/>
<output name="inq_in1_53_32_neq_0_add_buf1"/>
<output name="inq_in1_53_32_neq_0_mul_buf1"/>
<output name="inq_in1_53_32_neq_0_div_buf1"/>
<output name="inq_in1_exp_eq_0_add_buf1"/>
<output name="inq_in1_exp_eq_0_mul_buf1"/>
<output name="inq_in1_exp_eq_0_div_buf1"/>
<output name="inq_in1_exp_neq_ffs_add_buf1"/>
<output name="inq_in1_exp_neq_ffs_mul_buf1"/>
<output name="inq_in1_exp_neq_ffs_div_buf1"/>
<output name="inq_in2_50_0_neq_0_add_buf1"/>
<output name="inq_in2_50_0_neq_0_mul_buf1"/>
<output name="inq_in2_50_0_neq_0_div_buf1"/>
<output name="inq_in2_53_0_neq_0_add_buf1"/>
<output name="inq_in2_53_0_neq_0_mul_buf1"/>
<output name="inq_in2_53_0_neq_0_div_buf1"/>
<output name="inq_in2_53_32_neq_0_add_buf1"/>
<output name="inq_in2_53_32_neq_0_mul_buf1"/>
<output name="inq_in2_53_32_neq_0_div_buf1"/>
<output name="inq_in2_exp_eq_0_add_buf1"/>
<output name="inq_in2_exp_eq_0_mul_buf1"/>
<output name="inq_in2_exp_eq_0_div_buf1"/>
<output name="inq_in2_exp_neq_ffs_add_buf1"/>
<output name="inq_in2_exp_neq_ffs_mul_buf1"/>
<output name="inq_in2_exp_neq_ffs_div_buf1"/>
<output name="ctu_tst_macrotest_buf1"/>
<output name="ctu_tst_pre_grst_l_buf1"/>
<output name="ctu_tst_scan_disable_buf1"/>
<output name="ctu_tst_scanmode_buf1"/>
<output name="ctu_tst_short_chain_buf1"/>
<output name="global_shift_enable_buf1"/>
<output name="grst_l_buf1"/>
<output name="cluster_cken_buf1"/>
<output name="se_add_exp_buf2"/>
<output name="se_add_frac_buf2"/>
<output name="se_out_buf2"/>
<output name="se_mul64_buf2"/>
<output name="se_cluster_header_buf2"/>
<output name="se_in_buf3"/>
<output name="se_mul_buf4"/>
<output name="se_div_buf5"/>
<output name="arst_l_div_buf2"/>
<output name="arst_l_mul_buf2"/>
<output name="arst_l_cluster_header_buf2"/>
<output name="arst_l_in_buf3"/>
<output name="arst_l_out_buf3"/>
<output name="arst_l_add_buf4"/>
<output name="fpu_grst_l_mul_buf1"/>
<output name="fpu_grst_l_in_buf2"/>
<output name="fpu_grst_l_add_buf3"/>
<output name="fmul_clken_l_buf1"/>
<output name="fdiv_clken_l_div_exp_buf1"/>
<output name="fdiv_clken_l_div_frac_buf1"/>
<output name="scan_manual_6_buf1"/>
<output name="si_buf1"/>
<output name="so"/>
<output name="pcx_fpio_data_px2_buf1"/>
<output name="pcx_fpio_data_rdy_px2_buf1"/>
<output name="fp_cpx_req_cq_buf1"/>
<output name="fp_cpx_data_ca_buf1"/>
<output name="inq_sram_din_buf1"/>
<instance name="fpu_bufrpt_grp32"/>
<instance name="fpu_bufrpt_grp32"/>
<instance name="fpu_bufrpt_grp32"/>
<instance name="fpu_bufrpt_grp32"/>
<instance name="fpu_bufrpt_grp64"/>
<instance name="fpu_bufrpt_grp32"/>
<instance name="fpu_bufrpt_grp32"/>
<instance name="fpu_bufrpt_grp32"/>
<instance name="fpu_bufrpt_grp32"/>
<instance name="fpu_bufrpt_grp64"/>
<instance name="fpu_bufrpt_grp32"/>
<instance name="fpu_bufrpt_grp32"/>
<instance name="fpu_bufrpt_grp32"/>
<instance name="fpu_bufrpt_grp4"/>
<instance name="fpu_bufrpt_grp4"/>
<instance name="fpu_bufrpt_grp4"/>
<instance name="fpu_bufrpt_grp4"/>
<instance name="fpu_bufrpt_grp4"/>
<instance name="fpu_bufrpt_grp4"/>
<instance name="fpu_bufrpt_grp4"/>
<instance name="fpu_bufrpt_grp4"/>
<instance name="fpu_bufrpt_grp4"/>
<instance name="fpu_bufrpt_grp4"/>
<instance name="fpu_bufrpt_grp4"/>
<instance name="fpu_rptr_pcx_fpio_grp16"/>
<instance name="fpu_rptr_pcx_fpio_grp16"/>
<instance name="fpu_rptr_pcx_fpio_grp16"/>
<instance name="fpu_rptr_pcx_fpio_grp16"/>
<instance name="fpu_rptr_pcx_fpio_grp16"/>
<instance name="fpu_rptr_pcx_fpio_grp16"/>
<instance name="fpu_rptr_pcx_fpio_grp16"/>
<instance name="fpu_rptr_pcx_fpio_grp16"/>
<instance name="fpu_rptr_fp_cpx_grp16"/>
<instance name="fpu_rptr_fp_cpx_grp16"/>
<instance name="fpu_rptr_fp_cpx_grp16"/>
<instance name="fpu_rptr_fp_cpx_grp16"/>
<instance name="fpu_rptr_fp_cpx_grp16"/>
<instance name="fpu_rptr_fp_cpx_grp16"/>
<instance name="fpu_rptr_fp_cpx_grp16"/>
<instance name="fpu_rptr_fp_cpx_grp16"/>
<instance name="fpu_rptr_fp_cpx_grp16"/>
<instance name="fpu_rptr_fp_cpx_grp16"/>
<instance name="fpu_rptr_inq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="333" nStmts="0" nExprs="86" nInputs="36" nOutputs="81" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="247" />
</block>
<block name="fpu_bufrpt_grp32">
<input name="in"/>
<input name="in"/>
<output name="out"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="8" nStmts="0" nExprs="0" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="6" />
</block>
<block name="fpu_rptr_inq">
<input name="in"/>
<input name="in"/>
<input name="in"/>
<input name="in"/>
<output name="out"/>
<output name="out"/>
<output name="out"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="16" nStmts="0" nExprs="0" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="12" />
</block>
<block name="c2i">
<input name="bounce_ucb_buf_acpt"/>
<input name="clk"/>
<input name="clk_iob_stall"/>
<input name="cpu_buf_dout_hi"/>
<input name="cpu_buf_dout_lo"/>
<input name="cpu_clk"/>
<input name="cpu_rst_l"/>
<input name="dram02_iob_stall"/>
<input name="dram13_iob_stall"/>
<input name="int_buf_hit_hwm"/>
<input name="io_buf_avail"/>
<input name="io_mondo_data0_din_s"/>
<input name="io_mondo_data1_din_s"/>
<input name="io_mondo_data_wr_addr_s"/>
<input name="io_mondo_data_wr_s"/>
<input name="io_mondo_source_din_s"/>
<input name="iob_int_ucb_buf_acpt"/>
<input name="iob_man_ucb_buf_acpt"/>
<input name="jbi_iob_pio_stall"/>
<input name="jbi_iob_spi_stall"/>
<input name="mondo_busy_dout"/>
<input name="mondo_data0_dout_hi"/>
<input name="mondo_data0_dout_lo"/>
<input name="mondo_data1_dout_hi"/>
<input name="mondo_data1_dout_lo"/>
<input name="mondo_source_dout"/>
<input name="pcx_iob_data_px2"/>
<input name="pcx_iob_data_rdy_px2"/>
<input name="rd_nack_ucb_buf_acpt"/>
<input name="rst_l"/>
<input name="rx_sync"/>
<input name="tap_iob_data"/>
<input name="tap_iob_vld"/>
<input name="tap_mondo_acc_addr_s"/>
<input name="tap_mondo_acc_seq_s"/>
<input name="tap_mondo_din_s"/>
<input name="tap_mondo_wr_s"/>
<input name="tx_sync"/>
<output name="bounce_ucb_sel"/>
<output name="c2i_packet_is_rd_req"/>
<output name="c2i_packet_is_wr_req"/>
<output name="c2i_rd_nack_packet"/>
<output name="cpu_buf_din_hi"/>
<output name="cpu_buf_din_lo"/>
<output name="cpu_buf_head_ptr"/>
<output name="cpu_buf_rd_l"/>
<output name="cpu_buf_tail_ptr"/>
<output name="cpu_buf_wr_l"/>
<output name="cpu_mondo_wr_d2"/>
<output name="int_buf_din_raw"/>
<output name="iob_clk_data"/>
<output name="iob_clk_vld"/>
<output name="iob_dram02_data"/>
<output name="iob_dram02_vld"/>
<output name="iob_dram13_data"/>
<output name="iob_dram13_vld"/>
<output name="iob_int_ucb_sel"/>
<output name="iob_jbi_pio_data"/>
<output name="iob_jbi_pio_vld"/>
<output name="iob_jbi_spi_data"/>
<output name="iob_jbi_spi_vld"/>
<output name="iob_man_ucb_sel"/>
<output name="iob_pcx_stall_pq"/>
<output name="iob_tap_stall"/>
<output name="mondo_busy_addr_p0"/>
<output name="mondo_busy_addr_p1"/>
<output name="mondo_busy_addr_p2"/>
<output name="mondo_busy_din_p1"/>
<output name="mondo_busy_din_p2"/>
<output name="mondo_busy_wr_p1"/>
<output name="mondo_busy_wr_p2"/>
<output name="mondo_data0_din_hi"/>
<output name="mondo_data0_din_lo"/>
<output name="mondo_data0_wr_hi_l"/>
<output name="mondo_data0_wr_lo_l"/>
<output name="mondo_data1_din_hi"/>
<output name="mondo_data1_din_lo"/>
<output name="mondo_data1_wr_hi_l"/>
<output name="mondo_data1_wr_lo_l"/>
<output name="mondo_data_addr_p0"/>
<output name="mondo_data_addr_p1"/>
<output name="mondo_source_din"/>
<output name="mondo_source_wr_l"/>
<output name="rd_nack_ucb_sel"/>
<output name="srvc_wr_ack"/>
<output name="tap_mondo_acc_addr_invld_d2_f"/>
<output name="tap_mondo_acc_seq_d2_f"/>
<output name="tap_mondo_dout_d2_f"/>
<output name="ucb_buf_acpt"/>
<output name="wr_ack_io_buf_din"/>
<output name="cpu_mondo_rd_d2"/>
<output name="c2i_packet"/>
<output name="c2i_packet_vld"/>
<instance name="c2i_fctrl"/>
<instance name="c2i_fdp"/>
<instance name="c2i_sctrl"/>
<instance name="c2i_sdp"/>
<instance name="ucb_bus_in"/>
<instance name="c2i_buf"/>
<instance name="c2i_buf"/>
<instance name="c2i_buf"/>
<instance name="c2i_buf"/>
<instance name="c2i_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="508" nStmts="0" nExprs="202" nInputs="38" nOutputs="55" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="306" />
</block>
<block name="c2i_buf">
<input name="rst_l"/>
<input name="clk"/>
<input name="c2i_packet_vld"/>
<input name="ucb_sel"/>
<input name="c2i_packet"/>
<input name="ucb_iob_stall"/>
<output name="ucb_buf_acpt"/>
<output name="iob_ucb_vld"/>
<output name="iob_ucb_data"/>
<param name="REG_WIDTH"/>
<param name="IOB_UCB_WIDTH"/>
<instance name="dbl_buf"/>
<instance name="ucb_bus_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="57" nStmts="0" nExprs="20" nInputs="6" nOutputs="3" nParams="2" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="32" />
</block>
<block name="c2i_fctrl">
<input name="cpu_rst_l"/>
<input name="cpu_clk"/>
<input name="tx_sync"/>
<input name="rx_sync"/>
<input name="pcx_iob_data_rdy_px2"/>
<input name="pcx_iob_vld"/>
<input name="pcx_iob_req"/>
<input name="pcx_iob_addr"/>
<input name="pcx_iob_cputhr"/>
<input name="cpu_buf_head_s"/>
<input name="int_buf_hit_hwm"/>
<input name="io_mondo_data_wr_s"/>
<input name="io_mondo_data_wr_addr_s"/>
<input name="tap_mondo_acc_addr_s"/>
<input name="tap_mondo_acc_seq_s"/>
<input name="tap_mondo_wr_s"/>
<output name="iob_pcx_stall_pq"/>
<output name="io_mondo_data_wr"/>
<output name="mondo_data_bypass_d1"/>
<output name="mondo_addr_creg_mdata0_dec_d1"/>
<output name="mondo_addr_creg_mdata1_dec_d1"/>
<output name="mondo_addr_creg_mbusy_dec_d1"/>
<output name="cpu_mondo_rd_d1"/>
<output name="tap_mondo_rd_d1"/>
<output name="cpu_mondo_rd_d2"/>
<output name="cpu_mondo_addr_invld_d2"/>
<output name="mondo_data_addr_p0_d1"/>
<output name="cpu_buf_tail_f"/>
<output name="cpu_mondo_wr_d2"/>
<output name="tap_mondo_acc_addr_invld_d2_f"/>
<output name="tap_mondo_acc_seq_d2_f"/>
<output name="mondo_data_addr_p0"/>
<output name="mondo_data_addr_p1"/>
<output name="mondo_data0_wr_lo_l"/>
<output name="mondo_data0_wr_hi_l"/>
<output name="mondo_data1_wr_lo_l"/>
<output name="mondo_data1_wr_hi_l"/>
<output name="mondo_source_wr_l"/>
<output name="mondo_busy_addr_p0"/>
<output name="mondo_busy_addr_p1"/>
<output name="mondo_busy_addr_p2"/>
<output name="mondo_busy_wr_p1"/>
<output name="mondo_busy_wr_p2"/>
<output name="cpu_buf_wr_l"/>
<output name="cpu_buf_tail_ptr"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="iobdg_int_mondo_addr_dec"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="iobdg_int_mondo_addr_dec"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="484" nStmts="0" nExprs="185" nInputs="16" nOutputs="29" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="34" nOther="265" />
</block>
<block name="c2i_fdp">
<input name="cpu_clk"/>
<input name="tx_sync"/>
<input name="rx_sync"/>
<input name="pcx_iob_data_px2"/>
<input name="io_mondo_data_wr"/>
<input name="mondo_data_bypass_d1"/>
<input name="mondo_addr_creg_mdata0_dec_d1"/>
<input name="mondo_addr_creg_mdata1_dec_d1"/>
<input name="mondo_addr_creg_mbusy_dec_d1"/>
<input name="cpu_mondo_rd_d1"/>
<input name="tap_mondo_rd_d1"/>
<input name="cpu_mondo_rd_d2"/>
<input name="cpu_mondo_addr_invld_d2"/>
<input name="mondo_data_addr_p0_d1"/>
<input name="io_mondo_data0_din_s"/>
<input name="io_mondo_data1_din_s"/>
<input name="io_mondo_source_din_s"/>
<input name="tap_mondo_din_s"/>
<input name="mondo_data0_dout_lo"/>
<input name="mondo_data0_dout_hi"/>
<input name="mondo_data1_dout_lo"/>
<input name="mondo_data1_dout_hi"/>
<input name="mondo_source_dout"/>
<input name="mondo_busy_dout"/>
<output name="pcx_iob_vld"/>
<output name="pcx_iob_req"/>
<output name="pcx_iob_addr"/>
<output name="pcx_iob_cputhr"/>
<output name="int_buf_din_raw"/>
<output name="tap_mondo_dout_d2_f"/>
<output name="mondo_data0_din_lo"/>
<output name="mondo_data0_din_hi"/>
<output name="mondo_data1_din_lo"/>
<output name="mondo_data1_din_hi"/>
<output name="mondo_source_din"/>
<output name="mondo_busy_din_p1"/>
<output name="mondo_busy_din_p2"/>
<output name="cpu_buf_din_lo"/>
<output name="cpu_buf_din_hi"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="250" nStmts="0" nExprs="83" nInputs="24" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="25" nOther="142" />
</block>
<block name="c2i_sctrl">
<input name="rst_l"/>
<input name="clk"/>
<input name="tap_iob_packet_vld"/>
<input name="pcx_packet"/>
<input name="tap_packet"/>
<input name="c2i_packet_addr"/>
<input name="cpu_buf_tail_f"/>
<input name="io_buf_avail"/>
<input name="jbi_ucb_buf_acpt"/>
<input name="clk_ucb_buf_acpt"/>
<input name="dram0_ucb_buf_acpt"/>
<input name="dram1_ucb_buf_acpt"/>
<input name="iob_man_ucb_buf_acpt"/>
<input name="iob_int_ucb_buf_acpt"/>
<input name="spi_ucb_buf_acpt"/>
<input name="bounce_ucb_buf_acpt"/>
<input name="rd_nack_ucb_buf_acpt"/>
<output name="iob_tap_busy"/>
<output name="cpu_buf_rd"/>
<output name="tap_sel"/>
<output name="cpu_packet_is_req"/>
<output name="cpu_packet_type"/>
<output name="cpu_buf_head_s"/>
<output name="srvc_wr_ack"/>
<output name="cpu_buf_head_ptr"/>
<output name="cpu_buf_rd_l"/>
<output name="c2i_packet_vld"/>
<output name="c2i_packet_is_rd_req"/>
<output name="c2i_packet_is_wr_req"/>
<output name="jbi_ucb_sel"/>
<output name="clk_ucb_sel"/>
<output name="dram0_ucb_sel"/>
<output name="dram1_ucb_sel"/>
<output name="iob_man_ucb_sel"/>
<output name="iob_int_ucb_sel"/>
<output name="spi_ucb_sel"/>
<output name="bounce_ucb_sel"/>
<output name="rd_nack_ucb_sel"/>
<output name="ucb_buf_acpt"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="16" cyclo2="11" nCaseStmts="2" nCaseItems="7" nLoops="0" nIfStmts="8" />
<volume nNodes="185" nStmts="2" nExprs="29" nInputs="17" nOutputs="22" nParams="0" nAlwaysClocks="2" nBAssign="37" nNBAssign="0" nWAssign="41" nOther="74" />
</block>
<block name="c2i_sdp">
<input name="clk"/>
<input name="tap_iob_packet"/>
<input name="cpu_buf_dout_lo"/>
<input name="cpu_buf_dout_hi"/>
<input name="cpu_buf_rd"/>
<input name="tap_sel"/>
<input name="cpu_packet_is_req"/>
<input name="cpu_packet_type"/>
<output name="pcx_packet"/>
<output name="tap_packet"/>
<output name="c2i_packet_addr"/>
<output name="c2i_packet"/>
<output name="c2i_rd_nack_packet"/>
<output name="wr_ack_io_buf_din"/>
<instance name="dffe_ns"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="36" nStmts="0" nExprs="5" nInputs="8" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="21" />
</block>
<block name="iobdg_1r1w_rf16x160">
<input name="byte_wen"/>
<input name="din"/>
<input name="rd_adr"/>
<input name="rd_clk"/>
<input name="read_en"/>
<input name="reset_l"/>
<input name="rst_tri_en"/>
<input name="se"/>
<input name="sehold"/>
<input name="si_r"/>
<input name="si_w"/>
<input name="word_wen"/>
<input name="wr_adr"/>
<input name="wr_clk"/>
<input name="wr_en"/>
<input name="testmux_sel"/>
<output name="so_r"/>
<output name="so_w"/>
<output name="dout"/>
<instance name="bw_r_rf16x160"/>
<instance name="dff_ns"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="67" nStmts="0" nExprs="22" nInputs="16" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="44" />
</block>
<block name="iobdg_1r1w_rf32">
<input name="rd_clk"/>
<input name="wr_clk"/>
<input name="rd_a"/>
<input name="wr_a"/>
<input name="din"/>
<input name="wen_l"/>
<output name="dout"/>
<param name="REG_WIDTH"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="34" cyclo2="2" nCaseStmts="1" nCaseItems="33" nLoops="0" nIfStmts="0" />
<volume nNodes="533" nStmts="1" nExprs="209" nInputs="6" nOutputs="1" nParams="1" nAlwaysClocks="33" nBAssign="33" nNBAssign="0" nWAssign="2" nOther="255" />
</block>
<block name="iobdg_1r1w_rf4">
<input name="rd_clk"/>
<input name="wr_clk"/>
<input name="rd_a"/>
<input name="wr_a"/>
<input name="din"/>
<input name="wen_l"/>
<output name="dout"/>
<param name="REG_WIDTH"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="6" cyclo2="2" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="0" />
<volume nNodes="113" nStmts="1" nExprs="41" nInputs="6" nOutputs="1" nParams="1" nAlwaysClocks="5" nBAssign="5" nNBAssign="0" nWAssign="2" nOther="59" />
</block>
<block name="iobdg_1r2w_vec">
<input name="clk"/>
<input name="rst_l"/>
<input name="tx_en"/>
<input name="rd_a"/>
<input name="wr1_a"/>
<input name="wr2_a"/>
<input name="din1"/>
<input name="din2"/>
<input name="wen1"/>
<input name="wen2"/>
<output name="dout"/>
<output name="dout_vec"/>
<param name="WIDTH"/>
<param name="INDEX"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="3" />
<volume nNodes="115" nStmts="1" nExprs="38" nInputs="10" nOutputs="2" nParams="2" nAlwaysClocks="6" nBAssign="3" nNBAssign="0" nWAssign="6" nOther="61" />
</block>
<block name="iobdg_asi_dec">
<input name="ucb_packet"/>
<output name="asi_ctrl"/>
<output name="asi_addr"/>
<complexity cyclo1="8" cyclo2="2" nCaseStmts="1" nCaseItems="7" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="1" nExprs="7" nInputs="1" nOutputs="2" nParams="0" nAlwaysClocks="1" nBAssign="7" nNBAssign="0" nWAssign="2" nOther="13" />
</block>
<block name="iobdg_efuse_reg">
<input name="arst_l"/>
<input name="fuse_clk"/>
<input name="data_in"/>
<input name="shift_en"/>
<output name="fuse_reg"/>
<param name="REG_WIDTH"/>
<instance name="dffsl_async_ns"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="18" nStmts="0" nExprs="5" nInputs="4" nOutputs="1" nParams="1" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="12" />
</block>
<block name="iobdg_findfirst">
<input name="vec_in"/>
<output name="vec_out"/>
<param name="VEC_WIDTH"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="0" />
<volume nNodes="15" nStmts="1" nExprs="1" nInputs="1" nOutputs="1" nParams="1" nAlwaysClocks="2" nBAssign="6" nNBAssign="0" nWAssign="0" nOther="5" />
</block>
<block name="iobdg_int_mondo_addr_dec">
<input name="addr_in"/>
<input name="thr_id_in"/>
<output name="creg_mdata0_dec"/>
<output name="creg_mdata1_dec"/>
<output name="creg_mbusy_dec"/>
<output name="mondo_data_addr"/>
<output name="addr_invld"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="20" nStmts="0" nExprs="0" nInputs="2" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="8" />
</block>
<block name="iobdg_jbus_mondo_buf">
<input name="rst_l"/>
<input name="clk"/>
<input name="jbi_iob_vld"/>
<input name="jbi_iob_data"/>
<input name="rd_mondo_buf"/>
<output name="mondo_vld"/>
<output name="mondo_data0"/>
<output name="mondo_data1"/>
<output name="mondo_target"/>
<output name="mondo_source"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="45" nStmts="0" nExprs="12" nInputs="5" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="25" />
</block>
<block name="i2c">
<input name="bounce_ack_packet"/>
<input name="bounce_ack_vld"/>
<input name="clk"/>
<input name="clk_iob_data"/>
<input name="clk_iob_vld"/>
<input name="cpu_clk"/>
<input name="cpu_intctrl_acc"/>
<input name="cpu_intman_acc"/>
<input name="cpu_mondo_rd_d2"/>
<input name="cpu_mondo_wr_d2"/>
<input name="cpu_rst_l"/>
<input name="cpx_iob_grant_cx2"/>
<input name="creg_intctrl_mask"/>
<input name="creg_jintv_vec"/>
<input name="dram02_iob_data"/>
<input name="dram02_iob_vld"/>
<input name="dram13_iob_data"/>
<input name="dram13_iob_vld"/>
<input name="first_availcore"/>
<input name="int_buf_dout_raw"/>
<input name="int_cpu_dout_raw"/>
<input name="int_vec_dout_raw"/>
<input name="io_buf_dout_raw"/>
<input name="iob_int_ack_packet"/>
<input name="iob_int_ack_vld"/>
<input name="iob_man_ack_packet"/>
<input name="iob_man_ack_vld"/>
<input name="iob_man_int_packet"/>
<input name="iob_man_int_vld"/>
<input name="jbi_iob_mondo_data"/>
<input name="jbi_iob_mondo_vld"/>
<input name="jbi_iob_pio_data"/>
<input name="jbi_iob_pio_vld"/>
<input name="jbi_iob_spi_data"/>
<input name="jbi_iob_spi_vld"/>
<input name="mondo_busy_vec_f"/>
<input name="rd_nack_packet"/>
<input name="rd_nack_vld"/>
<input name="rst_l"/>
<input name="rx_sync"/>
<input name="srvc_wr_ack"/>
<input name="tap_iob_stall"/>
<input name="tx_sync"/>
<input name="wr_ack_io_buf_din"/>
<output name="bounce_ack_rd"/>
<output name="int_buf_head_ptr"/>
<output name="int_buf_hit_hwm"/>
<output name="int_buf_tail_ptr"/>
<output name="int_buf_wr"/>
<output name="int_srvcd"/>
<output name="io_buf_avail"/>
<output name="io_buf_din_raw"/>
<output name="io_buf_head_ptr"/>
<output name="io_buf_tail_ptr"/>
<output name="io_buf_wr"/>
<output name="io_intman_addr"/>
<output name="io_mondo_data0_din_s"/>
<output name="io_mondo_data1_din_s"/>
<output name="io_mondo_data_wr_addr_s"/>
<output name="io_mondo_data_wr_s"/>
<output name="io_mondo_source_din_s"/>
<output name="iob_clk_stall"/>
<output name="iob_cpx_data_ca"/>
<output name="iob_cpx_req_cq"/>
<output name="iob_dram02_stall"/>
<output name="iob_dram13_stall"/>
<output name="iob_int_ack_rd"/>
<output name="iob_jbi_mondo_ack"/>
<output name="iob_jbi_mondo_nack"/>
<output name="iob_jbi_pio_stall"/>
<output name="iob_jbi_spi_stall"/>
<output name="iob_man_ack_rd"/>
<output name="iob_man_int_rd"/>
<output name="iob_tap_data"/>
<output name="iob_tap_vld"/>
<output name="rd_nack_rd"/>
<output name="int_srvcd_d1"/>
<instance name="i2c_fctrl"/>
<instance name="i2c_fdp"/>
<instance name="i2c_sctrl"/>
<instance name="i2c_sdp"/>
<instance name="ucb_bus_out"/>
<instance name="i2c_buf"/>
<instance name="i2c_buf"/>
<instance name="i2c_buf"/>
<instance name="i2c_buf"/>
<instance name="i2c_buf"/>
<instance name="iobdg_jbus_mondo_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="539" nStmts="0" nExprs="225" nInputs="44" nOutputs="33" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="314" />
</block>
<block name="i2c_buf">
<input name="rst_l"/>
<input name="clk"/>
<input name="ucb_iob_vld"/>
<input name="ucb_iob_data"/>
<input name="rd_req_ack_dbl_buf"/>
<input name="rd_int_dbl_buf"/>
<output name="iob_ucb_stall"/>
<output name="req_ack_obj"/>
<output name="req_ack_vld"/>
<output name="int_obj"/>
<output name="int_vld"/>
<param name="UCB_IOB_WIDTH"/>
<param name="REG_WIDTH"/>
<param name="REQ_ACK_BUF_WIDTH"/>
<param name="INT_BUF_WIDTH"/>
<instance name="ucb_bus_in"/>
<instance name="dbl_buf"/>
<instance name="dbl_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="77" nStmts="0" nExprs="28" nInputs="6" nOutputs="5" nParams="4" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="43" />
</block>
<block name="i2c_cpx_cnt">
<input name="rst_l"/>
<input name="clk"/>
<input name="iob_cpx_req_next"/>
<input name="cpx_iob_grant"/>
<output name="cpx_buf_full"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="5" cyclo2="2" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="0" />
<volume nNodes="43" nStmts="1" nExprs="10" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="5" nBAssign="4" nNBAssign="0" nWAssign="5" nOther="18" />
</block>
<block name="i2c_fctrl">
<input name="cpu_rst_l"/>
<input name="cpu_clk"/>
<input name="tx_sync"/>
<input name="rx_sync"/>
<input name="cpx_iob_grant_cx2"/>
<input name="int_buf_cpx_req"/>
<input name="io_buf_cpx_req"/>
<input name="iob_cpx_req_next"/>
<input name="cpu_mondo_rd_d2"/>
<input name="cpu_mondo_wr_d2"/>
<input name="io_buf_tail_s"/>
<output name="int_buf_sel_next"/>
<output name="io_buf_sel_next"/>
<output name="int_buf_rd"/>
<output name="io_buf_rd"/>
<output name="int_buf_hit_hwm"/>
<output name="io_buf_head_f"/>
<output name="int_buf_wr"/>
<output name="int_buf_tail_ptr"/>
<output name="int_buf_head_ptr"/>
<output name="io_buf_head_ptr"/>
<instance name="dffrl_ns"/>
<instance name="i2c_cpx_cnt"/>
<instance name="i2c_cpx_cnt"/>
<instance name="i2c_cpx_cnt"/>
<instance name="i2c_cpx_cnt"/>
<instance name="i2c_cpx_cnt"/>
<instance name="i2c_cpx_cnt"/>
<instance name="i2c_cpx_cnt"/>
<instance name="i2c_cpx_cnt"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="244" nStmts="0" nExprs="91" nInputs="11" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="131" />
</block>
<block name="i2c_fdp">
<input name="cpu_clk"/>
<input name="rx_sync"/>
<input name="int_buf_sel_next"/>
<input name="io_buf_sel_next"/>
<input name="int_buf_rd"/>
<input name="io_buf_rd"/>
<input name="int_buf_dout_raw"/>
<input name="io_buf_dout_raw"/>
<output name="iob_cpx_req_cq"/>
<output name="iob_cpx_data_ca"/>
<output name="int_buf_cpx_req"/>
<output name="io_buf_cpx_req"/>
<output name="iob_cpx_req_next"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="69" nStmts="0" nExprs="22" nInputs="8" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="41" />
</block>
<block name="i2c_sctrl">
<input name="rst_l"/>
<input name="clk"/>
<input name="jbi_mondo_vld"/>
<input name="jbi_mondo_target"/>
<input name="spi_int_vld"/>
<input name="iob_man_int_vld"/>
<input name="dram1_int_vld"/>
<input name="dram0_int_vld"/>
<input name="clk_int_vld"/>
<input name="jbi_int_vld"/>
<input name="rd_nack_vld"/>
<input name="bounce_ack_vld"/>
<input name="spi_ack_vld"/>
<input name="iob_int_ack_vld"/>
<input name="iob_man_ack_vld"/>
<input name="dram1_ack_vld"/>
<input name="dram0_ack_vld"/>
<input name="clk_ack_vld"/>
<input name="jbi_ack_vld"/>
<input name="ack_packet_d1"/>
<input name="io_buf_head_f"/>
<input name="mondo_busy_vec_f"/>
<input name="srvc_wr_ack"/>
<input name="cpu_intman_acc"/>
<input name="cpu_intctrl_acc"/>
<input name="creg_intctrl_mask"/>
<input name="tap_iob_busy"/>
<output name="jbi_mondo_rd"/>
<output name="jbi_int_rd"/>
<output name="clk_int_rd"/>
<output name="dram0_int_rd"/>
<output name="dram1_int_rd"/>
<output name="iob_man_int_rd"/>
<output name="spi_int_rd"/>
<output name="jbi_ack_rd"/>
<output name="clk_ack_rd"/>
<output name="dram0_ack_rd"/>
<output name="dram1_ack_rd"/>
<output name="iob_man_ack_rd"/>
<output name="iob_int_ack_rd"/>
<output name="spi_ack_rd"/>
<output name="bounce_ack_rd"/>
<output name="rd_nack_rd"/>
<output name="int_sel"/>
<output name="ack_sel"/>
<output name="mondo_srvcd_d1"/>
<output name="int_srvcd_d1"/>
<output name="ack_srvcd_d1"/>
<output name="io_buf_tail_s"/>
<output name="io_mondo_data_wr_s"/>
<output name="io_buf_avail"/>
<output name="int_srvcd"/>
<output name="io_buf_wr"/>
<output name="io_buf_tail_ptr"/>
<output name="iob_tap_packet_vld"/>
<output name="iob_jbi_mondo_ack"/>
<output name="iob_jbi_mondo_nack"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="6" />
<volume nNodes="282" nStmts="2" nExprs="73" nInputs="27" nOutputs="30" nParams="0" nAlwaysClocks="2" nBAssign="16" nNBAssign="0" nWAssign="42" nOther="147" />
</block>
<block name="i2c_sdp">
<input name="clk"/>
<input name="jbi_mondo_data0"/>
<input name="jbi_mondo_data1"/>
<input name="jbi_mondo_target"/>
<input name="jbi_mondo_source"/>
<input name="jbi_int_packet"/>
<input name="clk_int_packet"/>
<input name="dram0_int_packet"/>
<input name="dram1_int_packet"/>
<input name="iob_man_int_packet"/>
<input name="spi_int_packet"/>
<input name="jbi_ack_packet"/>
<input name="clk_ack_packet"/>
<input name="dram0_ack_packet"/>
<input name="dram1_ack_packet"/>
<input name="iob_man_ack_packet"/>
<input name="iob_int_ack_packet"/>
<input name="spi_ack_packet"/>
<input name="bounce_ack_packet"/>
<input name="rd_nack_packet"/>
<input name="int_vec_dout_raw"/>
<input name="int_cpu_dout_raw"/>
<input name="int_sel"/>
<input name="ack_sel"/>
<input name="mondo_srvcd_d1"/>
<input name="int_srvcd_d1"/>
<input name="ack_srvcd_d1"/>
<input name="wr_ack_io_buf_din"/>
<input name="creg_jintv_vec"/>
<input name="first_availcore"/>
<output name="io_mondo_data_wr_addr_s"/>
<output name="io_mondo_data0_din_s"/>
<output name="io_mondo_data1_din_s"/>
<output name="io_mondo_source_din_s"/>
<output name="io_intman_addr"/>
<output name="ack_packet_d1"/>
<output name="io_buf_din_raw"/>
<output name="iob_tap_packet"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="iobdg_asi_dec"/>
<complexity cyclo1="34" cyclo2="13" nCaseStmts="3" nCaseItems="24" nLoops="0" nIfStmts="9" />
<volume nNodes="230" nStmts="3" nExprs="53" nInputs="30" nOutputs="8" nParams="0" nAlwaysClocks="18" nBAssign="26" nNBAssign="0" nWAssign="27" nOther="103" />
</block>
<block name="iobdg_ctrl">
<input name="rst_l"/>
<input name="arst_l"/>
<input name="clk"/>
<input name="sehold"/>
<input name="tap_mondo_acc_addr_invld_d2_f"/>
<input name="tap_mondo_acc_seq_d2_f"/>
<input name="tap_mondo_dout_d2_f"/>
<input name="iob_man_ucb_sel"/>
<input name="iob_int_ucb_sel"/>
<input name="bounce_ucb_sel"/>
<input name="c2i_packet_vld"/>
<input name="c2i_packet_is_rd_req"/>
<input name="c2i_packet_is_wr_req"/>
<input name="c2i_packet"/>
<input name="rd_nack_ucb_sel"/>
<input name="c2i_rd_nack_packet"/>
<input name="iob_man_int_rd"/>
<input name="iob_man_ack_rd"/>
<input name="iob_int_ack_rd"/>
<input name="bounce_ack_rd"/>
<input name="rd_nack_rd"/>
<input name="io_intman_addr"/>
<input name="int_srvcd"/>
<input name="int_srvcd_d1"/>
<input name="clspine_iob_resetstat_wr"/>
<input name="clspine_iob_resetstat"/>
<input name="ctu_iob_wake_thr"/>
<input name="fuse_clk"/>
<input name="efc_iob_fuse_data"/>
<input name="efc_iob_coreavail_dshift"/>
<input name="efc_iob_sernum0_dshift"/>
<input name="efc_iob_sernum1_dshift"/>
<input name="efc_iob_sernum2_dshift"/>
<input name="efc_iob_fusestat_dshift"/>
<input name="io_temp_trig"/>
<input name="int_vec_dout_raw"/>
<input name="int_cpu_dout_raw"/>
<input name="l2_vis_armin"/>
<output name="tap_mondo_acc_addr_s"/>
<output name="tap_mondo_acc_seq_s"/>
<output name="tap_mondo_wr_s"/>
<output name="tap_mondo_din_s"/>
<output name="iob_man_ucb_buf_acpt"/>
<output name="iob_int_ucb_buf_acpt"/>
<output name="bounce_ucb_buf_acpt"/>
<output name="rd_nack_ucb_buf_acpt"/>
<output name="iob_man_int_vld"/>
<output name="iob_man_int_packet"/>
<output name="iob_man_ack_vld"/>
<output name="iob_man_ack_packet"/>
<output name="iob_int_ack_vld"/>
<output name="iob_int_ack_packet"/>
<output name="bounce_ack_vld"/>
<output name="bounce_ack_packet"/>
<output name="rd_nack_vld"/>
<output name="rd_nack_packet"/>
<output name="cpu_intman_acc"/>
<output name="cpu_intctrl_acc"/>
<output name="creg_intctrl_mask"/>
<output name="creg_jintv_vec"/>
<output name="first_availcore"/>
<output name="iob_ctu_coreavail"/>
<output name="int_vec_addr"/>
<output name="int_vec_din_raw"/>
<output name="int_vec_wr_l"/>
<output name="int_cpu_addr"/>
<output name="int_cpu_din_raw"/>
<output name="int_cpu_wr_l"/>
<output name="creg_dbg_l2_vis_ctrl"/>
<output name="creg_dbg_l2_vis_maska_s"/>
<output name="creg_dbg_l2_vis_maskb_s"/>
<output name="creg_dbg_l2_vis_cmpa_s"/>
<output name="creg_dbg_l2_vis_cmpb_s"/>
<output name="creg_dbg_l2_vis_trig_delay_s"/>
<output name="creg_dbg_iob_vis_ctrl"/>
<output name="creg_dbg_enet_ctrl"/>
<output name="creg_dbg_enet_idleval"/>
<output name="creg_dbg_jbus_ctrl"/>
<output name="creg_dbg_jbus_lo_mask0"/>
<output name="creg_dbg_jbus_lo_mask1"/>
<output name="creg_dbg_jbus_lo_cmp0"/>
<output name="creg_dbg_jbus_lo_cmp1"/>
<output name="creg_dbg_jbus_lo_cnt0"/>
<output name="creg_dbg_jbus_lo_cnt1"/>
<output name="creg_dbg_jbus_hi_mask0"/>
<output name="creg_dbg_jbus_hi_mask1"/>
<output name="creg_dbg_jbus_hi_cmp0"/>
<output name="creg_dbg_jbus_hi_cmp1"/>
<output name="creg_dbg_jbus_hi_cnt0"/>
<output name="creg_dbg_jbus_hi_cnt1"/>
<output name="creg_margin_16x65"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dbl_buf"/>
<instance name="dbl_buf"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="iobdg_efuse_reg"/>
<instance name="iobdg_efuse_reg"/>
<instance name="iobdg_efuse_reg"/>
<instance name="iobdg_efuse_reg"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrle_ns"/>
<instance name="iobdg_efuse_reg"/>
<instance name="dffrl_ns"/>
<instance name="iobdg_findfirst"/>
<instance name="dffe_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffsl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrl_ns"/>
<instance name="dbl_buf"/>
<instance name="dbl_buf"/>
<complexity cyclo1="27" cyclo2="24" nCaseStmts="1" nCaseItems="4" nLoops="2" nIfStmts="20" />
<volume nNodes="1093" nStmts="3" nExprs="365" nInputs="38" nOutputs="53" nParams="0" nAlwaysClocks="2" nBAssign="10" nNBAssign="0" nWAssign="188" nOther="525" />
</block>
<block name="iobdg_dbg">
<input name="c2i_packet"/>
<input name="clk"/>
<input name="clk_iob_data"/>
<input name="clk_iob_stall"/>
<input name="clk_iob_vld"/>
<input name="cpu_clk"/>
<input name="cpu_rst_l"/>
<input name="creg_dbg_enet_ctrl"/>
<input name="creg_dbg_enet_idleval"/>
<input name="creg_dbg_iob_vis_ctrl"/>
<input name="creg_dbg_jbus_ctrl"/>
<input name="creg_dbg_jbus_hi_cmp0"/>
<input name="creg_dbg_jbus_hi_cmp1"/>
<input name="creg_dbg_jbus_hi_cnt0"/>
<input name="creg_dbg_jbus_hi_cnt1"/>
<input name="creg_dbg_jbus_hi_mask0"/>
<input name="creg_dbg_jbus_hi_mask1"/>
<input name="creg_dbg_jbus_lo_cmp0"/>
<input name="creg_dbg_jbus_lo_cmp1"/>
<input name="creg_dbg_jbus_lo_cnt0"/>
<input name="creg_dbg_jbus_lo_cnt1"/>
<input name="creg_dbg_jbus_lo_mask0"/>
<input name="creg_dbg_jbus_lo_mask1"/>
<input name="creg_dbg_l2_vis_cmpa_s"/>
<input name="creg_dbg_l2_vis_cmpb_s"/>
<input name="creg_dbg_l2_vis_ctrl"/>
<input name="creg_dbg_l2_vis_maska_s"/>
<input name="creg_dbg_l2_vis_maskb_s"/>
<input name="creg_dbg_l2_vis_trig_delay_s"/>
<input name="dbg_en_01"/>
<input name="dbg_en_23"/>
<input name="dram02_iob_data"/>
<input name="dram02_iob_stall"/>
<input name="dram02_iob_vld"/>
<input name="dram13_iob_data"/>
<input name="dram13_iob_stall"/>
<input name="dram13_iob_vld"/>
<input name="io_trigin"/>
<input name="iob_clk_data"/>
<input name="iob_clk_stall"/>
<input name="iob_clk_vld"/>
<input name="iob_dram02_data"/>
<input name="iob_dram02_stall"/>
<input name="iob_dram02_vld"/>
<input name="iob_dram13_data"/>
<input name="iob_dram13_stall"/>
<input name="iob_dram13_vld"/>
<input name="iob_jbi_pio_data"/>
<input name="iob_jbi_pio_stall"/>
<input name="iob_jbi_pio_vld"/>
<input name="iob_jbi_spi_data"/>
<input name="iob_jbi_spi_stall"/>
<input name="iob_jbi_spi_vld"/>
<input name="iob_tap_data"/>
<input name="iob_tap_stall"/>
<input name="iob_tap_vld"/>
<input name="jbi_iob_pio_data"/>
<input name="jbi_iob_pio_stall"/>
<input name="jbi_iob_pio_vld"/>
<input name="jbi_iob_spi_data"/>
<input name="jbi_iob_spi_stall"/>
<input name="jbi_iob_spi_vld"/>
<input name="l2_dbgbus_01"/>
<input name="l2_dbgbus_23"/>
<input name="l2_vis_buf_dout_hi"/>
<input name="l2_vis_buf_dout_lo"/>
<input name="rst_l"/>
<input name="rx_sync"/>
<input name="tap_iob_data"/>
<input name="tap_iob_stall"/>
<input name="tap_iob_vld"/>
<input name="tx_sync"/>
<input name="ucb_buf_acpt"/>
<output name="iob_clk_l2_tr"/>
<output name="iob_clk_tr"/>
<output name="iob_io_dbg_ck_n"/>
<output name="iob_io_dbg_ck_p"/>
<output name="iob_io_dbg_data"/>
<output name="iob_io_dbg_en"/>
<output name="iob_jbi_dbg_hi_data"/>
<output name="iob_jbi_dbg_hi_vld"/>
<output name="iob_jbi_dbg_lo_data"/>
<output name="iob_jbi_dbg_lo_vld"/>
<output name="l2_vis_armin"/>
<output name="l2_vis_buf_din_hi"/>
<output name="l2_vis_buf_din_lo"/>
<output name="l2_vis_buf_head_ptr"/>
<output name="l2_vis_buf_rd_hi_l"/>
<output name="l2_vis_buf_rd_lo_l"/>
<output name="l2_vis_buf_tail_ptr"/>
<output name="l2_vis_buf_wr_hi_l"/>
<output name="l2_vis_buf_wr_lo_l"/>
<instance name="iobdg_dbg_iob"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="iobdg_dbg_l2"/>
<instance name="iobdg_dbg_porta"/>
<instance name="iobdg_dbg_portb"/>
<instance name="iobdg_dbg_portb"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="390" nStmts="0" nExprs="143" nInputs="73" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="243" />
</block>
<block name="iobdg_dbg_iob">
<input name="rst_l"/>
<input name="clk"/>
<input name="c2i_packet"/>
<input name="ucb_buf_acpt"/>
<input name="creg_dbg_iob_vis_ctrl"/>
<input name="iob_clk_vld"/>
<input name="iob_clk_data"/>
<input name="clk_iob_stall"/>
<input name="iob_dram02_vld"/>
<input name="iob_dram02_data"/>
<input name="dram02_iob_stall"/>
<input name="iob_dram13_vld"/>
<input name="iob_dram13_data"/>
<input name="dram13_iob_stall"/>
<input name="iob_jbi_pio_vld"/>
<input name="iob_jbi_pio_data"/>
<input name="jbi_iob_pio_stall"/>
<input name="iob_jbi_spi_vld"/>
<input name="iob_jbi_spi_data"/>
<input name="jbi_iob_spi_stall"/>
<input name="iob_tap_vld"/>
<input name="iob_tap_data"/>
<input name="tap_iob_stall"/>
<input name="clk_iob_vld"/>
<input name="clk_iob_data"/>
<input name="iob_clk_stall"/>
<input name="dram02_iob_vld"/>
<input name="dram02_iob_data"/>
<input name="iob_dram02_stall"/>
<input name="dram13_iob_vld"/>
<input name="dram13_iob_data"/>
<input name="iob_dram13_stall"/>
<input name="jbi_iob_pio_vld"/>
<input name="jbi_iob_pio_data"/>
<input name="iob_jbi_pio_stall"/>
<input name="jbi_iob_spi_vld"/>
<input name="jbi_iob_spi_data"/>
<input name="iob_jbi_spi_stall"/>
<input name="tap_iob_vld"/>
<input name="tap_iob_data"/>
<input name="iob_tap_stall"/>
<output name="iob_dbg_bus"/>
<output name="iob_jbi_pio_data_d1"/>
<output name="jbi_iob_pio_data_d1"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="12" cyclo2="3" nCaseStmts="2" nCaseItems="11" nLoops="0" nIfStmts="0" />
<volume nNodes="472" nStmts="2" nExprs="163" nInputs="41" nOutputs="3" nParams="0" nAlwaysClocks="43" nBAssign="11" nNBAssign="0" nWAssign="3" nOther="250" />
</block>
<block name="iobdg_dbg_l2">
<input name="cpu_rst_l"/>
<input name="rst_l"/>
<input name="cpu_clk"/>
<input name="clk"/>
<input name="tx_sync"/>
<input name="rx_sync"/>
<input name="l2_dbgbus_01"/>
<input name="l2_dbgbus_23"/>
<input name="dbg_en_01"/>
<input name="dbg_en_23"/>
<input name="creg_dbg_l2_vis_ctrl"/>
<input name="creg_dbg_l2_vis_maska_s"/>
<input name="creg_dbg_l2_vis_cmpa_s"/>
<input name="creg_dbg_l2_vis_maskb_s"/>
<input name="creg_dbg_l2_vis_cmpb_s"/>
<input name="creg_dbg_l2_vis_trig_delay_s"/>
<input name="l2_vis_buf_dout_lo"/>
<input name="l2_vis_buf_dout_hi"/>
<output name="l2_dbg_vld"/>
<output name="l2_dbg_tstamp"/>
<output name="l2_dbg_data"/>
<output name="iob_clk_l2_tr"/>
<output name="l2_vis_buf_wr_lo_l"/>
<output name="l2_vis_buf_wr_hi_l"/>
<output name="l2_vis_buf_rd_lo_l"/>
<output name="l2_vis_buf_rd_hi_l"/>
<output name="l2_vis_buf_tail_ptr"/>
<output name="l2_vis_buf_head_ptr"/>
<output name="l2_vis_buf_din_lo"/>
<output name="l2_vis_buf_din_hi"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="369" nStmts="0" nExprs="135" nInputs="18" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="41" nOther="193" />
</block>
<block name="iobdg_dbg_porta">
<input name="rst_l"/>
<input name="clk"/>
<input name="src0_data"/>
<input name="src1_data"/>
<input name="src2_data"/>
<input name="src3_data"/>
<input name="src4_data"/>
<input name="src0_vld"/>
<input name="src1_vld"/>
<input name="src2_vld"/>
<input name="src3_vld"/>
<input name="src4_vld"/>
<input name="creg_dbg_enet_ctrl"/>
<input name="creg_dbg_enet_idleval"/>
<input name="io_trigin"/>
<output name="iob_io_dbg_data"/>
<output name="iob_io_dbg_en"/>
<output name="iob_io_dbg_ck_p"/>
<output name="iob_io_dbg_ck_n"/>
<output name="l2_vis_armin"/>
<output name="iob_clk_tr"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="8" cyclo2="3" nCaseStmts="1" nCaseItems="6" nLoops="0" nIfStmts="1" />
<volume nNodes="138" nStmts="1" nExprs="38" nInputs="15" nOutputs="6" nParams="0" nAlwaysClocks="11" nBAssign="6" nNBAssign="0" nWAssign="13" nOther="69" />
</block>
<block name="iobdg_dbg_portb">
<input name="rst_l"/>
<input name="clk"/>
<input name="src0_data"/>
<input name="src2_data"/>
<input name="src3_data"/>
<input name="src4_data"/>
<input name="src0_vld"/>
<input name="src2_vld"/>
<input name="src3_vld"/>
<input name="src4_vld"/>
<input name="i_am_hi"/>
<input name="creg_dbg_jbus_ctrl"/>
<input name="creg_dbg_jbus_mask0"/>
<input name="creg_dbg_jbus_cmp0"/>
<input name="creg_dbg_jbus_cnt0"/>
<input name="creg_dbg_jbus_mask1"/>
<input name="creg_dbg_jbus_cmp1"/>
<input name="creg_dbg_jbus_cnt1"/>
<output name="dbg_data"/>
<output name="dbg_vld"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="11" cyclo2="6" nCaseStmts="1" nCaseItems="6" nLoops="0" nIfStmts="4" />
<volume nNodes="119" nStmts="1" nExprs="26" nInputs="18" nOutputs="2" nParams="0" nAlwaysClocks="9" nBAssign="6" nNBAssign="0" nWAssign="24" nOther="53" />
</block>
<block name="bw_clk_cl_iobdg_cmp">
<input name="adbginit_l"/>
<input name="arst_l"/>
<input name="cluster_cken"/>
<input name="gclk"/>
<input name="gdbginit_l"/>
<input name="grst_l"/>
<input name="se"/>
<input name="si"/>
<output name="cluster_grst_l"/>
<output name="dbginit_l"/>
<output name="rclk"/>
<output name="so"/>
<instance name="cluster_header"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="bw_clk_cl_iobdg_jbus">
<input name="adbginit_l"/>
<input name="arst_l"/>
<input name="cluster_cken"/>
<input name="gclk"/>
<input name="gdbginit_l"/>
<input name="grst_l"/>
<input name="se"/>
<input name="si"/>
<output name="cluster_grst_l"/>
<output name="dbginit_l"/>
<output name="rclk"/>
<output name="so"/>
<instance name="cluster_header"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="iobdg">
<input name="clk_iob_cmp_cken"/>
<input name="clk_iob_data"/>
<input name="clk_iob_jbus_cken"/>
<input name="clk_iob_stall"/>
<input name="clk_iob_vld"/>
<input name="clspine_iob_resetstat"/>
<input name="clspine_iob_resetstat_wr"/>
<input name="clspine_jbus_rx_sync"/>
<input name="clspine_jbus_tx_sync"/>
<input name="cmp_adbginit_l"/>
<input name="cmp_arst_l"/>
<input name="cmp_gclk"/>
<input name="cmp_gdbginit_l"/>
<input name="cmp_grst_l"/>
<input name="cpx_iob_grant_cx2"/>
<input name="ctu_iob_wake_thr"/>
<input name="ctu_tst_macrotest"/>
<input name="ctu_tst_pre_grst_l"/>
<input name="ctu_tst_scan_disable"/>
<input name="ctu_tst_scanmode"/>
<input name="ctu_tst_short_chain"/>
<input name="dbg_en_01"/>
<input name="dbg_en_23"/>
<input name="dram02_iob_data"/>
<input name="dram02_iob_stall"/>
<input name="dram02_iob_vld"/>
<input name="dram13_iob_data"/>
<input name="dram13_iob_stall"/>
<input name="dram13_iob_vld"/>
<input name="efc_iob_coreavail_dshift"/>
<input name="efc_iob_fuse_data"/>
<input name="efc_iob_fusestat_dshift"/>
<input name="efc_iob_sernum0_dshift"/>
<input name="efc_iob_sernum1_dshift"/>
<input name="efc_iob_sernum2_dshift"/>
<input name="global_shift_enable"/>
<input name="io_temp_trig"/>
<input name="io_trigin"/>
<input name="jbi_iob_mondo_data"/>
<input name="jbi_iob_mondo_vld"/>
<input name="jbi_iob_pio_data"/>
<input name="jbi_iob_pio_stall"/>
<input name="jbi_iob_pio_vld"/>
<input name="jbi_iob_spi_data"/>
<input name="jbi_iob_spi_stall"/>
<input name="jbi_iob_spi_vld"/>
<input name="jbus_adbginit_l"/>
<input name="jbus_arst_l"/>
<input name="jbus_gclk"/>
<input name="jbus_gdbginit_l"/>
<input name="jbus_grst_l"/>
<input name="l2_dbgbus_01"/>
<input name="l2_dbgbus_23"/>
<input name="pcx_iob_data_px2"/>
<input name="pcx_iob_data_rdy_px2"/>
<input name="tap_iob_data"/>
<input name="tap_iob_stall"/>
<input name="tap_iob_vld"/>
<input name="efc_iob_fuse_clk1"/>
<input name="iob_scanin"/>
<output name="iob_clk_l2_tr"/>
<output name="iob_clk_tr"/>
<output name="iob_cpx_data_ca"/>
<output name="iob_cpx_req_cq"/>
<output name="iob_ctu_coreavail"/>
<output name="iob_io_dbg_ck_n"/>
<output name="iob_io_dbg_ck_p"/>
<output name="iob_io_dbg_data"/>
<output name="iob_io_dbg_en"/>
<output name="iob_jbi_dbg_hi_data"/>
<output name="iob_jbi_dbg_hi_vld"/>
<output name="iob_jbi_dbg_lo_data"/>
<output name="iob_jbi_dbg_lo_vld"/>
<output name="iob_jbi_mondo_ack"/>
<output name="iob_jbi_mondo_nack"/>
<output name="iob_pcx_stall_pq"/>
<output name="iob_clk_data"/>
<output name="iob_clk_stall"/>
<output name="iob_clk_vld"/>
<output name="iob_dram02_data"/>
<output name="iob_dram02_stall"/>
<output name="iob_dram02_vld"/>
<output name="iob_dram13_data"/>
<output name="iob_dram13_stall"/>
<output name="iob_dram13_vld"/>
<output name="iob_jbi_pio_data"/>
<output name="iob_jbi_pio_stall"/>
<output name="iob_jbi_pio_vld"/>
<output name="iob_jbi_spi_data"/>
<output name="iob_jbi_spi_stall"/>
<output name="iob_jbi_spi_vld"/>
<output name="iob_tap_data"/>
<output name="iob_tap_stall"/>
<output name="iob_tap_vld"/>
<output name="iob_scanout"/>
<instance name="bw_clk_cl_iobdg_cmp"/>
<instance name="dffrl_async_ns"/>
<instance name="bw_clk_cl_iobdg_jbus"/>
<instance name="cluster_header_sync"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="test_stub_scan"/>
<instance name="c2i"/>
<instance name="i2c"/>
<instance name="iobdg_ctrl"/>
<instance name="iobdg_dbg"/>
<instance name="bw_rf_16x65"/>
<instance name="bw_rf_16x65"/>
<instance name="iobdg_1r1w_rf16x160"/>
<instance name="iobdg_1r1w_rf16x160"/>
<instance name="iobdg_1r1w_rf4"/>
<instance name="iobdg_1r1w_rf4"/>
<instance name="bw_rf_16x65"/>
<instance name="bw_rf_16x65"/>
<instance name="bw_rf_16x65"/>
<instance name="bw_rf_16x65"/>
<instance name="iobdg_1r1w_rf32"/>
<instance name="iobdg_1r2w_vec"/>
<instance name="bw_rf_16x65"/>
<instance name="bw_rf_16x65"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="1339" nStmts="0" nExprs="584" nInputs="60" nOutputs="35" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="754" />
</block>
<block name="jbi_1r1w_16x10">
<input name="rd_a"/>
<input name="wr_a"/>
<input name="di"/>
<input name="rd_clk"/>
<input name="wr_clk"/>
<input name="csn_wr"/>
<output name="do"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<complexity cyclo1="18" cyclo2="2" nCaseStmts="1" nCaseItems="17" nLoops="0" nIfStmts="0" />
<volume nNodes="273" nStmts="1" nExprs="97" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="17" nBAssign="17" nNBAssign="0" nWAssign="18" nOther="123" />
</block>
<block name="jbi_1r1w_16x160">
<input name="wrclk"/>
<input name="wr_en"/>
<input name="wr_adr"/>
<input name="din"/>
<input name="rdclk"/>
<input name="read_en"/>
<input name="rd_adr"/>
<input name="rst_l"/>
<input name="hold"/>
<input name="testmux_sel"/>
<input name="rst_tri_en"/>
<output name="dout"/>
<instance name="bw_r_rf16x160"/>
<instance name="dff_ns"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="59" nStmts="0" nExprs="20" nInputs="11" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="37" />
</block>
<block name="jbi_csr">
<input name="ncio_csr_read_addr"/>
<input name="ncio_csr_write"/>
<input name="ncio_csr_write_addr"/>
<input name="ncio_csr_write_data"/>
<input name="mout_port_4_present"/>
<input name="mout_port_5_present"/>
<input name="min_csr_inject_input_done"/>
<input name="mout_csr_inject_output_done"/>
<input name="min_csr_err_apar"/>
<input name="min_csr_err_adtype"/>
<input name="min_csr_err_dpar_wr"/>
<input name="min_csr_err_dpar_rd"/>
<input name="min_csr_err_dpar_o"/>
<input name="min_csr_err_rep_ue"/>
<input name="min_csr_err_illegal"/>
<input name="min_csr_err_unsupp"/>
<input name="min_csr_err_nonex_wr"/>
<input name="min_csr_err_nonex_rd"/>
<input name="min_csr_err_err_cycle"/>
<input name="min_csr_err_unexp_dr"/>
<input name="min_csr_err_unmap_wr"/>
<input name="ncio_csr_err_intr_to"/>
<input name="min_csr_err_l2_to0"/>
<input name="min_csr_err_l2_to1"/>
<input name="min_csr_err_l2_to2"/>
<input name="min_csr_err_l2_to3"/>
<input name="mout_csr_err_cpar"/>
<input name="mout_csr_err_arb_to"/>
<input name="mout_csr_err_fatal"/>
<input name="mout_csr_err_read_to"/>
<input name="min_csr_write_log_addr"/>
<input name="min_csr_log_addr_owner"/>
<input name="min_csr_log_addr_adtype"/>
<input name="min_csr_log_addr_ttype"/>
<input name="min_csr_log_addr_addr"/>
<input name="min_csr_log_ctl_owner"/>
<input name="min_csr_log_ctl_parity"/>
<input name="min_csr_log_ctl_adtype0"/>
<input name="min_csr_log_ctl_adtype1"/>
<input name="min_csr_log_ctl_adtype2"/>
<input name="min_csr_log_ctl_adtype3"/>
<input name="min_csr_log_ctl_adtype4"/>
<input name="min_csr_log_ctl_adtype5"/>
<input name="min_csr_log_ctl_adtype6"/>
<input name="min_csr_log_data0"/>
<input name="min_csr_log_data1"/>
<input name="mout_csr_jbi_log_par_jpar"/>
<input name="mout_csr_jbi_log_par_jpack5"/>
<input name="mout_csr_jbi_log_par_jpack4"/>
<input name="mout_csr_jbi_log_par_jpack1"/>
<input name="mout_csr_jbi_log_par_jpack0"/>
<input name="mout_csr_jbi_log_par_jreq"/>
<input name="jbi_log_arb_myreq"/>
<input name="jbi_log_arb_reqtype"/>
<input name="jbi_log_arb_aok"/>
<input name="jbi_log_arb_dok"/>
<input name="jbi_log_arb_jreq"/>
<input name="min_csr_perf_dma_rd_in"/>
<input name="min_csr_perf_dma_rd_latency"/>
<input name="min_csr_perf_dma_wr"/>
<input name="min_csr_perf_dma_wr8"/>
<input name="min_csr_perf_blk_q0"/>
<input name="min_csr_perf_blk_q1"/>
<input name="min_csr_perf_blk_q2"/>
<input name="min_csr_perf_blk_q3"/>
<input name="ncio_csr_perf_pio_rd_out"/>
<input name="ncio_csr_perf_pio_wr"/>
<input name="ncio_csr_perf_pio_rd_latency"/>
<input name="mout_perf_aok_off"/>
<input name="mout_perf_dok_off"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="ctu_jbi_fst_rst_l"/>
<input name="sehold"/>
<output name="csr_csr_read_data"/>
<output name="csr_jbi_config_port_pres"/>
<output name="jbi_io_config_dtl"/>
<output name="csr_jbi_config_arb_mode"/>
<output name="csr_jbi_config2_iq_high"/>
<output name="csr_jbi_config2_iq_low"/>
<output name="csr_jbi_config2_max_rd"/>
<output name="csr_jbi_config2_max_wris"/>
<output name="csr_jbi_config2_max_wr"/>
<output name="csr_jbi_config2_ord_wr"/>
<output name="csr_jbi_config2_ord_int"/>
<output name="csr_jbi_config2_ord_pio"/>
<output name="csr_jbi_config2_ord_rd"/>
<output name="csr_jbi_config2_max_pio"/>
<output name="csr_16x65array_margin"/>
<output name="csr_16x81array_margin"/>
<output name="csr_jbi_debug_info_enb"/>
<output name="csr_jbi_debug_arb_tstamp_wrap"/>
<output name="csr_jbi_debug_arb_alternate"/>
<output name="csr_jbi_debug_arb_hi_water"/>
<output name="csr_jbi_debug_arb_lo_water"/>
<output name="csr_jbi_debug_arb_data_arb"/>
<output name="csr_jbi_debug_arb_aggr_arb"/>
<output name="csr_jbi_debug_arb_max_wait"/>
<output name="csr_jbi_debug_arb_alternate_set_l"/>
<output name="csr_jbi_err_inject_output"/>
<output name="csr_jbi_err_inject_input"/>
<output name="csr_jbi_err_inject_errtype"/>
<output name="csr_jbi_err_inject_xormask"/>
<output name="csr_jbi_err_inject_count"/>
<output name="csr_jbi_error_config_fe_enb"/>
<output name="csr_jbi_error_config_erren"/>
<output name="csr_jbi_error_config_sigen"/>
<output name="csr_jbi_log_enb_apar"/>
<output name="csr_jbi_log_enb_dpar_wr"/>
<output name="csr_jbi_log_enb_dpar_rd"/>
<output name="csr_jbi_log_enb_dpar_o"/>
<output name="csr_jbi_log_enb_rep_ue"/>
<output name="csr_jbi_log_enb_nonex_rd"/>
<output name="csr_jbi_log_enb_read_to"/>
<output name="csr_jbi_log_enb_err_cycle"/>
<output name="csr_jbi_log_enb_unexp_dr"/>
<output name="csr_int_req"/>
<output name="csr_dok_on"/>
<output name="csr_jbi_l2_timeout_timeval"/>
<output name="csr_jbi_arb_timeout_timeval"/>
<output name="csr_jbi_trans_timeout_timeval"/>
<output name="csr_jbi_intr_timeout_timeval"/>
<output name="csr_jbi_intr_timeout_rst_l"/>
<output name="csr_jbi_memsize_size"/>
<output name="jbi_clk_tr"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<complexity cyclo1="66" cyclo2="11" nCaseStmts="5" nCaseItems="60" nLoops="0" nIfStmts="5" />
<volume nNodes="3063" nStmts="9" nExprs="1196" nInputs="74" nOutputs="51" nParams="0" nAlwaysClocks="64" nBAssign="66" nNBAssign="0" nWAssign="192" nOther="1536" />
</block>
<block name="jbi_dbg">
<input name="clk"/>
<input name="rst_l"/>
<input name="dbg_rst_l"/>
<input name="hold"/>
<input name="testmux_sel"/>
<input name="scan_en"/>
<input name="csr_16x65array_margin"/>
<input name="csr_jbi_debug_arb_max_wait"/>
<input name="csr_jbi_debug_arb_hi_water"/>
<input name="csr_jbi_debug_arb_lo_water"/>
<input name="csr_jbi_debug_arb_data_arb"/>
<input name="csr_jbi_debug_arb_tstamp_wrap"/>
<input name="csr_jbi_debug_arb_alternate"/>
<input name="csr_jbi_debug_arb_alternate_set_l"/>
<input name="iob_jbi_dbg_hi_data"/>
<input name="iob_jbi_dbg_hi_vld"/>
<input name="iob_jbi_dbg_lo_data"/>
<input name="iob_jbi_dbg_lo_vld"/>
<input name="mout_dbg_pop"/>
<output name="dbg_req_transparent"/>
<output name="dbg_req_arbitrate"/>
<output name="dbg_req_priority"/>
<output name="dbg_data"/>
<instance name="jbi_dbg_ctl"/>
<instance name="jbi_dbg_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="122" nStmts="0" nExprs="48" nInputs="19" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="74" />
</block>
<block name="jbi_dbg_buf">
<input name="clk"/>
<input name="hold"/>
<input name="testmux_sel"/>
<input name="scan_en"/>
<input name="csr_16x65array_margin"/>
<input name="dbgq_hi_raddr"/>
<input name="dbgq_lo_raddr"/>
<input name="dbgq_hi_waddr"/>
<input name="dbgq_lo_waddr"/>
<input name="dbgq_hi_csn_wr"/>
<input name="dbgq_lo_csn_wr"/>
<input name="dbgq_hi_csn_rd"/>
<input name="dbgq_lo_csn_rd"/>
<input name="dbgq_hi_wdata"/>
<input name="dbgq_lo_wdata"/>
<output name="dbgq_hi_rdata"/>
<output name="dbgq_lo_rdata"/>
<instance name="bw_rf_16x65"/>
<instance name="bw_rf_16x65"/>
<instance name="dff_ns"/>
<instance name="bw_rf_16x65"/>
<instance name="bw_rf_16x65"/>
<instance name="dff_ns"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="204" nStmts="2" nExprs="74" nInputs="15" nOutputs="2" nParams="0" nAlwaysClocks="6" nBAssign="4" nNBAssign="0" nWAssign="6" nOther="112" />
</block>
<block name="jbi_dbg_ctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="dbg_rst_l"/>
<input name="iob_jbi_dbg_hi_vld"/>
<input name="iob_jbi_dbg_hi_data"/>
<input name="iob_jbi_dbg_lo_vld"/>
<input name="iob_jbi_dbg_lo_data"/>
<input name="csr_jbi_debug_arb_max_wait"/>
<input name="csr_jbi_debug_arb_hi_water"/>
<input name="csr_jbi_debug_arb_lo_water"/>
<input name="csr_jbi_debug_arb_data_arb"/>
<input name="csr_jbi_debug_arb_tstamp_wrap"/>
<input name="csr_jbi_debug_arb_alternate"/>
<input name="csr_jbi_debug_arb_alternate_set_l"/>
<input name="mout_dbg_pop"/>
<input name="dbgq_hi_rdata"/>
<input name="dbgq_lo_rdata"/>
<output name="dbg_req_transparent"/>
<output name="dbg_req_arbitrate"/>
<output name="dbg_req_priority"/>
<output name="dbg_data"/>
<output name="dbgq_hi_raddr"/>
<output name="dbgq_hi_waddr"/>
<output name="dbgq_hi_csn_wr"/>
<output name="dbgq_hi_csn_rd"/>
<output name="dbgq_hi_wdata"/>
<output name="dbgq_lo_raddr"/>
<output name="dbgq_lo_waddr"/>
<output name="dbgq_lo_csn_wr"/>
<output name="dbgq_lo_csn_rd"/>
<output name="dbgq_lo_wdata"/>
<instance name="jbi_dbg_ctl_qctl"/>
<instance name="jbi_dbg_ctl_qctl"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffsl_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="240" nStmts="5" nExprs="70" nInputs="17" nOutputs="14" nParams="0" nAlwaysClocks="10" nBAssign="6" nNBAssign="0" nWAssign="31" nOther="118" />
</block>
<block name="jbi_dbg_ctl_qctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="pop"/>
<input name="push"/>
<input name="overflow"/>
<output name="prev_overflow"/>
<output name="empty"/>
<output name="full"/>
<output name="level"/>
<output name="waddr"/>
<output name="raddr"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="8" cyclo2="5" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="3" />
<volume nNodes="120" nStmts="6" nExprs="33" nInputs="5" nOutputs="6" nParams="0" nAlwaysClocks="10" nBAssign="8" nNBAssign="0" nWAssign="7" nOther="56" />
</block>
<block name="jbi_min">
<input name="clk"/>
<input name="rst_l"/>
<input name="arst_l"/>
<input name="testmux_sel"/>
<input name="rst_tri_en"/>
<input name="cpu_clk"/>
<input name="cpu_rst_l"/>
<input name="cpu_tx_en"/>
<input name="cpu_rx_en"/>
<input name="hold"/>
<input name="csr_16x65array_margin"/>
<input name="csr_jbi_config_port_pres"/>
<input name="csr_jbi_error_config_erren"/>
<input name="csr_jbi_log_enb_apar"/>
<input name="csr_jbi_log_enb_dpar_wr"/>
<input name="csr_jbi_log_enb_dpar_rd"/>
<input name="csr_jbi_log_enb_rep_ue"/>
<input name="csr_jbi_log_enb_nonex_rd"/>
<input name="csr_jbi_log_enb_err_cycle"/>
<input name="csr_jbi_log_enb_dpar_o"/>
<input name="csr_jbi_log_enb_unexp_dr"/>
<input name="csr_jbi_config2_iq_high"/>
<input name="csr_jbi_config2_iq_low"/>
<input name="csr_jbi_config2_max_rd"/>
<input name="csr_jbi_config2_max_wr"/>
<input name="csr_jbi_config2_ord_rd"/>
<input name="csr_jbi_config2_ord_wr"/>
<input name="csr_jbi_memsize_size"/>
<input name="csr_jbi_config2_max_wris"/>
<input name="csr_jbi_l2_timeout_timeval"/>
<input name="csr_jbi_err_inject_input"/>
<input name="csr_jbi_err_inject_output"/>
<input name="csr_jbi_err_inject_errtype"/>
<input name="csr_jbi_err_inject_xormask"/>
<input name="csr_jbi_err_inject_count"/>
<input name="sctag0_jbi_iq_dequeue"/>
<input name="sctag0_jbi_wib_dequeue"/>
<input name="sctag1_jbi_iq_dequeue"/>
<input name="sctag1_jbi_wib_dequeue"/>
<input name="sctag2_jbi_iq_dequeue"/>
<input name="sctag2_jbi_wib_dequeue"/>
<input name="sctag3_jbi_iq_dequeue"/>
<input name="sctag3_jbi_wib_dequeue"/>
<input name="io_jbi_j_adtype"/>
<input name="io_jbi_j_ad"/>
<input name="io_jbi_j_adp"/>
<input name="mout_dsbl_sampling"/>
<input name="mout_scb0_jbus_wr_ack"/>
<input name="mout_scb1_jbus_wr_ack"/>
<input name="mout_scb2_jbus_wr_ack"/>
<input name="mout_scb3_jbus_wr_ack"/>
<input name="mout_scb0_jbus_rd_ack"/>
<input name="mout_scb1_jbus_rd_ack"/>
<input name="mout_scb2_jbus_rd_ack"/>
<input name="mout_scb3_jbus_rd_ack"/>
<input name="mout_trans_valid"/>
<input name="mout_min_inject_err_done"/>
<input name="mout_min_jbus_owner"/>
<output name="min_csr_inject_input_done"/>
<output name="min_csr_err_apar"/>
<output name="min_csr_err_adtype"/>
<output name="min_csr_err_dpar_wr"/>
<output name="min_csr_err_dpar_rd"/>
<output name="min_csr_err_dpar_o"/>
<output name="min_csr_err_rep_ue"/>
<output name="min_csr_err_illegal"/>
<output name="min_csr_err_unsupp"/>
<output name="min_csr_err_nonex_wr"/>
<output name="min_csr_err_nonex_rd"/>
<output name="min_csr_err_unmap_wr"/>
<output name="min_csr_err_err_cycle"/>
<output name="min_csr_err_unexp_dr"/>
<output name="min_csr_err_l2_to0"/>
<output name="min_csr_err_l2_to1"/>
<output name="min_csr_err_l2_to2"/>
<output name="min_csr_err_l2_to3"/>
<output name="min_csr_write_log_addr"/>
<output name="min_csr_log_addr_owner"/>
<output name="min_csr_log_addr_adtype"/>
<output name="min_csr_log_addr_ttype"/>
<output name="min_csr_log_addr_addr"/>
<output name="min_csr_log_data0"/>
<output name="min_csr_log_data1"/>
<output name="min_csr_log_ctl_owner"/>
<output name="min_csr_log_ctl_parity"/>
<output name="min_csr_log_ctl_adtype0"/>
<output name="min_csr_log_ctl_adtype1"/>
<output name="min_csr_log_ctl_adtype2"/>
<output name="min_csr_log_ctl_adtype3"/>
<output name="min_csr_log_ctl_adtype4"/>
<output name="min_csr_log_ctl_adtype5"/>
<output name="min_csr_log_ctl_adtype6"/>
<output name="min_csr_perf_dma_rd_in"/>
<output name="min_csr_perf_dma_wr"/>
<output name="min_csr_perf_dma_rd_latency"/>
<output name="min_csr_perf_dma_wr8"/>
<output name="min_csr_perf_blk_q0"/>
<output name="min_csr_perf_blk_q1"/>
<output name="min_csr_perf_blk_q2"/>
<output name="min_csr_perf_blk_q3"/>
<output name="jbi_sctag0_req"/>
<output name="jbi_scbuf0_ecc"/>
<output name="jbi_sctag0_req_vld"/>
<output name="jbi_sctag1_req"/>
<output name="jbi_scbuf1_ecc"/>
<output name="jbi_sctag1_req_vld"/>
<output name="jbi_sctag2_req"/>
<output name="jbi_scbuf2_ecc"/>
<output name="jbi_sctag2_req_vld"/>
<output name="jbi_sctag3_req"/>
<output name="jbi_scbuf3_ecc"/>
<output name="jbi_sctag3_req_vld"/>
<output name="min_mout_inject_err"/>
<output name="min_trans_jid"/>
<output name="min_snp_launch"/>
<output name="min_free"/>
<output name="min_free_jid"/>
<output name="min_aok_on"/>
<output name="min_aok_off"/>
<output name="min_j_ad_ff"/>
<output name="min_pio_rtrn_push"/>
<output name="min_pio_data_err"/>
<output name="min_mondo_hdr_push"/>
<output name="min_mondo_data_push"/>
<output name="min_mondo_data_err"/>
<output name="min_oldest_wri_tag"/>
<output name="min_pre_wri_tag"/>
<instance name="dffsl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffsl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffsl_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="jbi_min_parse"/>
<instance name="jbi_min_wdq"/>
<instance name="jbi_min_wrtrk"/>
<instance name="jbi_min_rq"/>
<instance name="jbi_min_rq"/>
<instance name="jbi_min_rq"/>
<instance name="jbi_min_rq"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="892" nStmts="6" nExprs="361" nInputs="58" nOutputs="69" nParams="0" nAlwaysClocks="10" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="515" />
</block>
<block name="jbi_min_parse">
<input name="clk"/>
<input name="rst_l"/>
<input name="io_jbi_j_ad"/>
<input name="io_jbi_j_adtype"/>
<input name="io_jbi_j_adp"/>
<input name="mout_dsbl_sampling"/>
<input name="mout_scb0_jbus_rd_ack"/>
<input name="mout_scb1_jbus_rd_ack"/>
<input name="mout_scb2_jbus_rd_ack"/>
<input name="mout_scb3_jbus_rd_ack"/>
<input name="mout_trans_valid"/>
<input name="mout_min_inject_err_done"/>
<input name="mout_min_jbus_owner"/>
<input name="csr_jbi_config_port_pres"/>
<input name="csr_jbi_error_config_erren"/>
<input name="csr_jbi_log_enb_apar"/>
<input name="csr_jbi_log_enb_dpar_wr"/>
<input name="csr_jbi_log_enb_dpar_rd"/>
<input name="csr_jbi_log_enb_dpar_o"/>
<input name="csr_jbi_log_enb_rep_ue"/>
<input name="csr_jbi_log_enb_nonex_rd"/>
<input name="csr_jbi_log_enb_err_cycle"/>
<input name="csr_jbi_log_enb_unexp_dr"/>
<input name="csr_jbi_memsize_size"/>
<input name="csr_jbi_err_inject_output"/>
<input name="csr_jbi_err_inject_input"/>
<input name="csr_jbi_err_inject_errtype"/>
<input name="csr_jbi_err_inject_xormask"/>
<input name="csr_jbi_err_inject_count"/>
<output name="min_j_ad_ff"/>
<output name="io_jbi_j_adtype_ff"/>
<output name="min_trans_jid"/>
<output name="min_snp_launch"/>
<output name="min_free"/>
<output name="min_free_jid"/>
<output name="min_mout_inject_err"/>
<output name="min_pio_rtrn_push"/>
<output name="min_pio_data_err"/>
<output name="min_mondo_hdr_push"/>
<output name="min_mondo_data_push"/>
<output name="min_mondo_data_err"/>
<output name="parse_wdq_push"/>
<output name="parse_sctag_req"/>
<output name="parse_hdr"/>
<output name="parse_rw"/>
<output name="parse_subline_req"/>
<output name="parse_install_mode"/>
<output name="parse_data_err"/>
<output name="parse_err_nonex_rd"/>
<output name="parse_wrm"/>
<output name="min_csr_err_apar"/>
<output name="min_csr_err_adtype"/>
<output name="min_csr_err_dpar_wr"/>
<output name="min_csr_err_dpar_rd"/>
<output name="min_csr_err_dpar_o"/>
<output name="min_csr_err_rep_ue"/>
<output name="min_csr_err_illegal"/>
<output name="min_csr_err_unsupp"/>
<output name="min_csr_err_nonex_wr"/>
<output name="min_csr_err_nonex_rd"/>
<output name="min_csr_err_unmap_wr"/>
<output name="min_csr_err_err_cycle"/>
<output name="min_csr_err_unexp_dr"/>
<output name="min_csr_write_log_addr"/>
<output name="min_csr_log_addr_owner"/>
<output name="min_csr_log_addr_adtype"/>
<output name="min_csr_log_addr_ttype"/>
<output name="min_csr_log_addr_addr"/>
<output name="min_csr_log_data0"/>
<output name="min_csr_log_data1"/>
<output name="min_csr_log_ctl_owner"/>
<output name="min_csr_log_ctl_parity"/>
<output name="min_csr_log_ctl_adtype0"/>
<output name="min_csr_log_ctl_adtype1"/>
<output name="min_csr_log_ctl_adtype2"/>
<output name="min_csr_log_ctl_adtype3"/>
<output name="min_csr_log_ctl_adtype4"/>
<output name="min_csr_log_ctl_adtype5"/>
<output name="min_csr_log_ctl_adtype6"/>
<output name="min_csr_inject_input_done"/>
<output name="min_csr_perf_dma_rd_in"/>
<output name="min_csr_perf_dma_wr"/>
<output name="min_csr_perf_dma_rd_latency"/>
<param name="ADTYPE_AD"/>
<param name="ADTYPE_WR_D0"/>
<param name="ADTYPE_WR_D1"/>
<param name="ADTYPE_WR_D2"/>
<param name="ADTYPE_WR_D3"/>
<param name="ADTYPE_SUBWR_D"/>
<param name="ADTYPE_RTRN_D1"/>
<param name="ADTYPE_RTRN_D2"/>
<param name="ADTYPE_RTRN_D3"/>
<param name="ADTYPE_SM_WIDTH"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="31" cyclo2="16" nCaseStmts="3" nCaseItems="18" nLoops="0" nIfStmts="12" />
<volume nNodes="676" nStmts="19" nExprs="191" nInputs="29" nOutputs="54" nParams="10" nAlwaysClocks="30" nBAssign="34" nNBAssign="0" nWAssign="95" nOther="307" />
</block>
<block name="jbi_min_rq">
<input name="arst_l"/>
<input name="clk"/>
<input name="cpu_clk"/>
<input name="cpu_rst_l"/>
<input name="cpu_rx_en"/>
<input name="cpu_tx_en"/>
<input name="csr_16x65array_margin"/>
<input name="csr_jbi_config2_max_rd"/>
<input name="csr_jbi_config2_max_wr"/>
<input name="csr_jbi_config2_max_wris"/>
<input name="csr_jbi_l2_timeout_timeval"/>
<input name="hold"/>
<input name="mout_scb_jbus_rd_ack"/>
<input name="mout_scb_jbus_wr_ack"/>
<input name="rst_l"/>
<input name="rst_tri_en"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<input name="testmux_sel"/>
<input name="wdq_rdq_push"/>
<input name="wdq_rdq_wdata"/>
<input name="wdq_rhq_push"/>
<input name="wdq_rhq_wdata"/>
<input name="wdq_rq_tag_byps"/>
<input name="wrtrk_new_wri_tag"/>
<input name="wrtrk_oldest_wri_tag"/>
<output name="jbi_scbuf_ecc"/>
<output name="jbi_sctag_req"/>
<output name="jbi_sctag_req_vld"/>
<output name="min_csr_err_l2_to"/>
<output name="min_csr_perf_blk_q"/>
<output name="rdq_full"/>
<output name="rhq_full"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="jbi_min_rq_issue"/>
<instance name="jbi_min_rq_rhq_ctl"/>
<instance name="jbi_min_rq_rhq_buf"/>
<instance name="jbi_min_rq_tag"/>
<instance name="jbi_min_rq_rdq_ctl"/>
<instance name="jbi_min_rq_rdq_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="242" nStmts="0" nExprs="99" nInputs="26" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="143" />
</block>
<block name="jbi_min_rq_issue">
<input name="clk"/>
<input name="rst_l"/>
<input name="cpu_clk"/>
<input name="cpu_rst_l"/>
<input name="cpu_rx_en"/>
<input name="csr_jbi_config2_max_wris"/>
<input name="rhq_drdy"/>
<input name="rhq_rdata"/>
<input name="rdq_rdata"/>
<input name="biq_drdy"/>
<input name="biq_rdata_data"/>
<input name="biq_rdata_ecc"/>
<input name="sctag_jbi_iq_dequeue"/>
<input name="sctag_jbi_wib_dequeue"/>
<output name="issue_rhq_pop"/>
<output name="issue_rdq_pop"/>
<output name="rhq_rdata_rw"/>
<output name="issue_biq_data_pop"/>
<output name="issue_biq_hdr_pop"/>
<output name="jbi_sctag_req_vld"/>
<output name="jbi_sctag_req"/>
<output name="jbi_scbuf_ecc"/>
<param name="POP_IDLE"/>
<param name="POP_HDR0"/>
<param name="POP_HDR1"/>
<param name="POP_WRI_D"/>
<param name="POP_WRM_D0"/>
<param name="POP_WRM_D1"/>
<param name="POP_RD_WAIT0"/>
<param name="POP_RD_WAIT1"/>
<param name="POP_IDLE_BIT"/>
<param name="POP_HDR0_BIT"/>
<param name="POP_HDR1_BIT"/>
<param name="POP_WRI_D_BIT"/>
<param name="POP_WRM_D0_BIT"/>
<param name="POP_WRM_D1_BIT"/>
<param name="POP_SM_WIDTH"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffsl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="37" cyclo2="19" nCaseStmts="4" nCaseItems="22" nLoops="0" nIfStmts="14" />
<volume nNodes="492" nStmts="28" nExprs="151" nInputs="14" nOutputs="8" nParams="15" nAlwaysClocks="45" nBAssign="44" nNBAssign="0" nWAssign="21" nOther="203" />
</block>
<block name="jbi_min_rq_rdq_buf">
<input name="clk"/>
<input name="cpu_clk"/>
<input name="arst_l"/>
<input name="hold"/>
<input name="rst_tri_en"/>
<input name="rdq_wr_en"/>
<input name="rdq_rd_en"/>
<input name="rdq_waddr"/>
<input name="rdq_raddr"/>
<input name="wdq_rdq_wdata"/>
<output name="rdq_rdata"/>
<instance name="jbi_1r1w_16x160"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="37" nStmts="0" nExprs="12" nInputs="10" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="25" />
</block>
<block name="jbi_min_rq_rdq_ctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="cpu_clk"/>
<input name="cpu_rst_l"/>
<input name="cpu_tx_en"/>
<input name="cpu_rx_en"/>
<input name="wdq_rdq_push"/>
<input name="issue_rdq_pop"/>
<output name="rdq_full"/>
<output name="rdq_wr_en"/>
<output name="rdq_rd_en"/>
<output name="rdq_waddr"/>
<output name="rdq_raddr"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="153" nStmts="8" nExprs="46" nInputs="8" nOutputs="5" nParams="0" nAlwaysClocks="10" nBAssign="4" nNBAssign="0" nWAssign="9" nOther="76" />
</block>
<block name="jbi_min_rq_rhq_buf">
<input name="clk"/>
<input name="cpu_clk"/>
<input name="hold"/>
<input name="csr_16x65array_margin"/>
<input name="testmux_sel"/>
<input name="rhq_csn_wr"/>
<input name="rhq_csn_rd"/>
<input name="rhq_waddr"/>
<input name="rhq_raddr"/>
<input name="wdq_rhq_wdata"/>
<output name="rhq_rdata"/>
<instance name="bw_rf_16x65"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="40" nStmts="0" nExprs="12" nInputs="10" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="28" />
</block>
<block name="jbi_min_rq_rhq_ctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="cpu_clk"/>
<input name="cpu_rst_l"/>
<input name="cpu_tx_en"/>
<input name="cpu_rx_en"/>
<input name="csr_jbi_l2_timeout_timeval"/>
<input name="csr_jbi_config2_max_rd"/>
<input name="csr_jbi_config2_max_wr"/>
<input name="wdq_rhq_push"/>
<input name="issue_rhq_pop"/>
<input name="rhq_rdata_rw"/>
<input name="rhq_rdata_tag_byps"/>
<input name="mout_scb_jbus_rd_ack"/>
<input name="mout_scb_jbus_wr_ack"/>
<output name="min_csr_err_l2_to"/>
<output name="min_csr_perf_blk_q"/>
<output name="rhq_full"/>
<output name="rhq_drdy"/>
<output name="rhq_csn_wr"/>
<output name="rhq_csn_rd"/>
<output name="rhq_waddr"/>
<output name="rhq_raddr"/>
<output name="rhq_tag_raddr"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="17" cyclo2="11" nCaseStmts="2" nCaseItems="8" nLoops="0" nIfStmts="8" />
<volume nNodes="451" nStmts="14" nExprs="157" nInputs="15" nOutputs="9" nParams="0" nAlwaysClocks="25" nBAssign="18" nNBAssign="0" nWAssign="19" nOther="218" />
</block>
<block name="jbi_min_rq_tag">
<input name="clk"/>
<input name="rst_l"/>
<input name="cpu_clk"/>
<input name="cpu_rst_l"/>
<input name="cpu_rx_en"/>
<input name="wrtrk_oldest_wri_tag"/>
<input name="raddr"/>
<input name="tag_byps_in"/>
<input name="tag_in"/>
<input name="csn_wr"/>
<input name="waddr"/>
<output name="c_tag_byps_out"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="jbi_min_rq_tag_slice"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="18" cyclo2="2" nCaseStmts="1" nCaseItems="17" nLoops="0" nIfStmts="0" />
<volume nNodes="436" nStmts="1" nExprs="173" nInputs="11" nOutputs="1" nParams="0" nAlwaysClocks="17" nBAssign="17" nNBAssign="0" nWAssign="16" nOther="212" />
</block>
<block name="jbi_min_rq_tag_slice">
<input name="cpu_clk"/>
<input name="cpu_rst_l"/>
<input name="wrtrk_oldest_wri_tag"/>
<input name="c_tag_byps_in"/>
<input name="c_tag_in"/>
<input name="tag_cs_wr"/>
<output name="tag_byps_ff"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="52" nStmts="2" nExprs="13" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="6" nBAssign="4" nNBAssign="0" nWAssign="2" nOther="25" />
</block>
<block name="jbi_min_wdq">
<input name="arst_l"/>
<input name="clk"/>
<input name="csr_jbi_config2_iq_high"/>
<input name="csr_jbi_config2_iq_low"/>
<input name="csr_jbi_config2_ord_rd"/>
<input name="csr_jbi_config2_ord_wr"/>
<input name="hold"/>
<input name="io_jbi_j_adtype_ff"/>
<input name="parse_data_err"/>
<input name="parse_err_nonex_rd"/>
<input name="parse_hdr"/>
<input name="parse_install_mode"/>
<input name="parse_rw"/>
<input name="parse_sctag_req"/>
<input name="parse_subline_req"/>
<input name="parse_wdq_push"/>
<input name="rdq0_full"/>
<input name="rdq1_full"/>
<input name="rdq2_full"/>
<input name="rdq3_full"/>
<input name="rhq0_full"/>
<input name="rhq1_full"/>
<input name="rhq2_full"/>
<input name="rhq3_full"/>
<input name="rst_l"/>
<input name="rst_tri_en"/>
<input name="testmux_sel"/>
<input name="io_jbi_j_ad_ff"/>
<output name="min_aok_off"/>
<output name="min_aok_on"/>
<output name="min_csr_perf_dma_wr8"/>
<output name="wdq_rdq0_push"/>
<output name="wdq_rdq1_push"/>
<output name="wdq_rdq2_push"/>
<output name="wdq_rdq3_push"/>
<output name="wdq_rdq_wdata"/>
<output name="wdq_rhq0_push"/>
<output name="wdq_rhq1_push"/>
<output name="wdq_rhq2_push"/>
<output name="wdq_rhq3_push"/>
<output name="wdq_rhq_wdata"/>
<output name="wdq_rq_tag_byps"/>
<output name="wdq_wr_vld"/>
<instance name="jbi_min_wdq_ctl"/>
<instance name="jbi_min_wdq_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="174" nStmts="0" nExprs="64" nInputs="28" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="110" />
</block>
<block name="jbi_min_wdq_buf">
<input name="clk"/>
<input name="arst_l"/>
<input name="testmux_sel"/>
<input name="hold"/>
<input name="rst_tri_en"/>
<input name="wdq_wr_en"/>
<input name="wdq_rd_en"/>
<input name="wdq_waddr"/>
<input name="wdq_raddr"/>
<input name="wdq_wdata"/>
<input name="wdq_wdata_ecc0"/>
<input name="wdq_wdata_ecc1"/>
<input name="wdq_wdata_ecc2"/>
<input name="wdq_wdata_ecc3"/>
<output name="wdq_rdata"/>
<instance name="jbi_1r1w_16x160"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="41" nStmts="0" nExprs="12" nInputs="14" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="29" />
</block>
<block name="jbi_min_wdq_ctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr_jbi_config2_iq_high"/>
<input name="csr_jbi_config2_iq_low"/>
<input name="csr_jbi_config2_ord_wr"/>
<input name="csr_jbi_config2_ord_rd"/>
<input name="io_jbi_j_ad_ff"/>
<input name="io_jbi_j_adtype_ff"/>
<input name="parse_wdq_push"/>
<input name="parse_sctag_req"/>
<input name="parse_hdr"/>
<input name="parse_rw"/>
<input name="parse_subline_req"/>
<input name="parse_install_mode"/>
<input name="parse_data_err"/>
<input name="parse_err_nonex_rd"/>
<input name="rdq0_full"/>
<input name="rdq1_full"/>
<input name="rdq2_full"/>
<input name="rdq3_full"/>
<input name="wdq_rdata"/>
<input name="rhq0_full"/>
<input name="rhq1_full"/>
<input name="rhq2_full"/>
<input name="rhq3_full"/>
<output name="min_csr_perf_dma_wr8"/>
<output name="wdq_wr_en"/>
<output name="wdq_wdata"/>
<output name="wdq_wdata_ecc0"/>
<output name="wdq_wdata_ecc1"/>
<output name="wdq_wdata_ecc2"/>
<output name="wdq_wdata_ecc3"/>
<output name="wdq_waddr"/>
<output name="wdq_rd_en"/>
<output name="wdq_raddr"/>
<output name="wdq_rdq0_push"/>
<output name="wdq_rdq1_push"/>
<output name="wdq_rdq2_push"/>
<output name="wdq_rdq3_push"/>
<output name="wdq_rdq_wdata"/>
<output name="wdq_rhq0_push"/>
<output name="wdq_rhq1_push"/>
<output name="wdq_rhq2_push"/>
<output name="wdq_rhq3_push"/>
<output name="wdq_rhq_wdata"/>
<output name="wdq_rq_tag_byps"/>
<output name="wdq_wr_vld"/>
<output name="min_aok_on"/>
<output name="min_aok_off"/>
<param name="POP_HDR"/>
<param name="POP_WRI"/>
<param name="POP_WRM"/>
<param name="POP_HDR_BIT"/>
<param name="POP_WRI_BIT"/>
<param name="POP_WRM_BIT"/>
<param name="POP_SM_WIDTH"/>
<instance name="zzecc_sctag_pgen_32b"/>
<instance name="zzecc_sctag_pgen_32b"/>
<instance name="zzecc_sctag_pgen_32b"/>
<instance name="zzecc_sctag_pgen_32b"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="120" cyclo2="69" nCaseStmts="11" nCaseItems="62" nLoops="0" nIfStmts="57" />
<volume nNodes="838" nStmts="74" nExprs="207" nInputs="25" nOutputs="24" nParams="7" nAlwaysClocks="86" nBAssign="133" nNBAssign="0" nWAssign="66" nOther="272" />
</block>
<block name="jbi_min_wrtrk">
<input name="clk"/>
<input name="rst_l"/>
<input name="cpu_clk"/>
<input name="cpu_rst_l"/>
<input name="io_jbi_j_ad_ff"/>
<input name="parse_wdq_push"/>
<input name="parse_hdr"/>
<input name="parse_rw"/>
<input name="parse_wrm"/>
<input name="parse_subline_req"/>
<input name="wdq_wr_vld"/>
<input name="mout_scb0_jbus_wr_ack"/>
<input name="mout_scb1_jbus_wr_ack"/>
<input name="mout_scb2_jbus_wr_ack"/>
<input name="mout_scb3_jbus_wr_ack"/>
<output name="min_oldest_wri_tag"/>
<output name="min_pre_wri_tag"/>
<output name="wrtrk_new_wri_tag"/>
<output name="wrtrk_rq0_oldest_wri_tag"/>
<output name="wrtrk_rq1_oldest_wri_tag"/>
<output name="wrtrk_rq2_oldest_wri_tag"/>
<output name="wrtrk_rq3_oldest_wri_tag"/>
<instance name="jbi_min_wrtrk_ptag_sum"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="108" nStmts="5" nExprs="22" nInputs="15" nOutputs="7" nParams="0" nAlwaysClocks="13" nBAssign="9" nNBAssign="0" nWAssign="7" nOther="52" />
</block>
<block name="jbi_min_wrtrk_ptag_sum">
<input name="io_jbi_j_ad_ff"/>
<output name="pre_tag_incr"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<instance name="DW01_add"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="463" nStmts="0" nExprs="186" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="220" />
</block>
<block name="dffsle_ns">
<input name="din"/>
<input name="en"/>
<input name="set_l"/>
<input name="clk"/>
<output name="q"/>
<param name="SIZE"/>
<instance name="dffe_ns"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="20" nStmts="0" nExprs="5" nInputs="4" nOutputs="1" nParams="1" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="12" />
</block>
<block name="jbi_aok_dok_tracking">
<input name="j_pack0_m1"/>
<input name="j_pack1_m1"/>
<input name="j_pack4_p1"/>
<input name="j_pack5_p1"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="ok_send_data_pkt_to_4"/>
<output name="ok_send_data_pkt_to_5"/>
<output name="ok_send_address_pkt"/>
<output name="jbi_log_arb_aok"/>
<output name="jbi_log_arb_dok"/>
<output name="mout_csr_err_fatal"/>
<output name="mout_perf_aok_off"/>
<output name="mout_perf_dok_off"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="srffrl_ns"/>
<instance name="srffrl_ns"/>
<instance name="srffrl_ns"/>
<instance name="srffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="srffrl_ns"/>
<instance name="srffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="181" nStmts="0" nExprs="56" nInputs="6" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="42" nOther="83" />
</block>
<block name="jbi_int_arb">
<input name="sct0rdq_data1_4"/>
<input name="sct0rdq_trans_count"/>
<input name="sct0rdq_ue_err"/>
<input name="sct0rdq_unmapped_error"/>
<input name="sct1rdq_data1_4"/>
<input name="sct1rdq_trans_count"/>
<input name="sct1rdq_ue_err"/>
<input name="sct1rdq_unmapped_error"/>
<input name="sct2rdq_data1_4"/>
<input name="sct2rdq_trans_count"/>
<input name="sct2rdq_ue_err"/>
<input name="sct2rdq_unmapped_error"/>
<input name="sct3rdq_data1_4"/>
<input name="sct3rdq_trans_count"/>
<input name="sct3rdq_ue_err"/>
<input name="sct3rdq_unmapped_error"/>
<input name="piorqq_req"/>
<input name="piorqq_req_rw"/>
<input name="piorqq_req_dest"/>
<input name="pioackq_req"/>
<input name="pioackq_ack_nack"/>
<input name="dbg_req_transparent"/>
<input name="dbg_req_arbitrate"/>
<input name="dbg_req_priority"/>
<input name="int_granted"/>
<input name="parked_on_us"/>
<input name="ok_send_address_pkt"/>
<input name="ok_send_data_pkt_to_4"/>
<input name="ok_send_data_pkt_to_5"/>
<input name="csr_jbi_debug_arb_aggr_arb"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="sct0rdq_dec_count"/>
<output name="sct1rdq_dec_count"/>
<output name="sct2rdq_dec_count"/>
<output name="sct3rdq_dec_count"/>
<output name="piorqq_req_adv"/>
<output name="pioackq_req_adv"/>
<output name="dbg_req_adv"/>
<output name="int_req"/>
<output name="have_trans_waiting"/>
<output name="int_requestors"/>
<output name="int_req_type"/>
<output name="jbi_log_arb_myreq"/>
<output name="jbi_log_arb_reqtype"/>
<instance name="dffrle_ns"/>
<instance name="dffsle_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="39" cyclo2="24" nCaseStmts="3" nCaseItems="18" nLoops="0" nIfStmts="20" />
<volume nNodes="230" nStmts="9" nExprs="43" nInputs="32" nOutputs="13" nParams="0" nAlwaysClocks="22" nBAssign="18" nNBAssign="0" nWAssign="37" nOther="101" />
</block>
<block name="jbi_j_pack_out_gen">
<input name="min_snp_launch"/>
<input name="send_aok_off"/>
<input name="send_aok_on"/>
<input name="send_dok_off"/>
<input name="send_dok_on"/>
<input name="dok_fatal_req_csr"/>
<input name="dok_fatal_req_sctag"/>
<input name="csr_jbi_error_config_fe_enb"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="cclk"/>
<input name="crst_l"/>
<input name="tx_en_local_m1"/>
<output name="jbi_io_j_pack0"/>
<output name="jbi_io_j_pack0_en"/>
<output name="jbi_io_j_pack1"/>
<output name="jbi_io_j_pack1_en"/>
<param name="IDLE"/>
<param name="DOK_FATAL2"/>
<param name="DOK_FATAL3"/>
<param name="DOK_FATAL4"/>
<param name="DOK_X"/>
<param name="JBI_P_X"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="jbi_snoop_out_queue"/>
<instance name="dff_ns"/>
<instance name="srffrl_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="19" cyclo2="9" nCaseStmts="1" nCaseItems="11" nLoops="0" nIfStmts="7" />
<volume nNodes="190" nStmts="14" nExprs="56" nInputs="13" nOutputs="4" nParams="6" nAlwaysClocks="13" nBAssign="13" nNBAssign="4" nWAssign="11" nOther="79" />
</block>
<block name="jbi_j_par_chk">
<input name="j_par_p1"/>
<input name="j_req4_in_l_p1"/>
<input name="j_req5_in_l_p1"/>
<input name="j_req0_out_l_m1"/>
<input name="j_pack0_m1"/>
<input name="j_pack1_m1"/>
<input name="j_pack4_p1"/>
<input name="j_pack5_p1"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="mout_csr_err_cpar"/>
<output name="mout_csr_jbi_log_par_jpar"/>
<output name="mout_csr_jbi_log_par_jpack0"/>
<output name="mout_csr_jbi_log_par_jpack1"/>
<output name="mout_csr_jbi_log_par_jpack4"/>
<output name="mout_csr_jbi_log_par_jpack5"/>
<output name="mout_csr_jbi_log_par_jreq"/>
<output name="mout_port_4_present"/>
<output name="mout_port_5_present"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="353" nStmts="0" nExprs="122" nInputs="10" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="55" nOther="176" />
</block>
<block name="jbi_jbus_arb">
<input name="csr_jbi_config_arb_mode"/>
<input name="int_req"/>
<input name="multiple_in_progress"/>
<input name="io_jbi_j_req4_in_l"/>
<input name="io_jbi_j_req5_in_l"/>
<input name="stream_break_point"/>
<input name="csr_jbi_arb_timeout_timeval"/>
<input name="have_trans_waiting"/>
<input name="piorqq_req"/>
<input name="int_requestor_piorqq"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="multiple_ok"/>
<output name="parked_on_us"/>
<output name="jbi_io_j_req0_out_l"/>
<output name="jbi_io_j_req0_out_en"/>
<output name="grant"/>
<output name="mout_csr_err_arb_to"/>
<output name="jbi_log_arb_jreq"/>
<output name="mout_min_jbus_owner"/>
<output name="jbi_io_j_adtype_en"/>
<output name="jbi_io_j_ad_en"/>
<output name="jbi_io_j_adp_en"/>
<output name="mout_dsbl_sampling"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffsl_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="136" nStmts="0" nExprs="34" nInputs="12" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="34" nOther="68" />
</block>
<block name="jbi_jid_to_yid">
<input name="trans_jid0"/>
<input name="trans_jid1"/>
<input name="alloc"/>
<input name="alloc_yid"/>
<input name="free0"/>
<input name="free_jid0"/>
<input name="free1"/>
<input name="free_jid1"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="trans_yid0"/>
<output name="trans_valid0"/>
<output name="trans_yid1"/>
<output name="trans_valid1"/>
<output name="alloc_stall"/>
<output name="alloc_jid"/>
<instance name="jbi_jid_to_yid_table"/>
<instance name="jbi_jid_to_yid_pool"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="74" nStmts="3" nExprs="24" nInputs="10" nOutputs="6" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="45" />
</block>
<block name="jbi_jid_to_yid_pool">
<input name="remove"/>
<input name="add0"/>
<input name="add_jid0"/>
<input name="add1"/>
<input name="add_jid1"/>
<input name="trans_jid0"/>
<input name="trans_jid1"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="jid_is_avail"/>
<output name="jid"/>
<output name="trans_valid0"/>
<output name="trans_valid1"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="83" cyclo2="37" nCaseStmts="3" nCaseItems="49" nLoops="0" nIfStmts="33" />
<volume nNodes="417" nStmts="6" nExprs="139" nInputs="9" nOutputs="4" nParams="0" nAlwaysClocks="6" nBAssign="49" nNBAssign="0" nWAssign="41" nOther="176" />
</block>
<block name="jbi_jid_to_yid_table">
<input name="trans_jid0"/>
<input name="trans_jid1"/>
<input name="alloc"/>
<input name="alloc_jid"/>
<input name="alloc_yid"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="trans_yid0"/>
<output name="trans_yid1"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="33" cyclo2="3" nCaseStmts="2" nCaseItems="32" nLoops="0" nIfStmts="0" />
<volume nNodes="388" nStmts="2" nExprs="130" nInputs="7" nOutputs="2" nParams="0" nAlwaysClocks="34" nBAssign="32" nNBAssign="0" nWAssign="32" nOther="158" />
</block>
<block name="jbi_mout">
<input name="scbuf0_jbi_data"/>
<input name="scbuf0_jbi_ctag_vld"/>
<input name="scbuf0_jbi_ue_err"/>
<input name="sctag0_jbi_por_req_buf"/>
<input name="scbuf1_jbi_data"/>
<input name="scbuf1_jbi_ctag_vld"/>
<input name="scbuf1_jbi_ue_err"/>
<input name="sctag1_jbi_por_req_buf"/>
<input name="scbuf2_jbi_data"/>
<input name="scbuf2_jbi_ctag_vld"/>
<input name="scbuf2_jbi_ue_err"/>
<input name="sctag2_jbi_por_req_buf"/>
<input name="scbuf3_jbi_data"/>
<input name="scbuf3_jbi_ctag_vld"/>
<input name="scbuf3_jbi_ue_err"/>
<input name="sctag3_jbi_por_req_buf"/>
<input name="ncio_pio_req"/>
<input name="ncio_pio_req_rw"/>
<input name="ncio_pio_req_dest"/>
<input name="ncio_pio_ad"/>
<input name="ncio_pio_ue"/>
<input name="ncio_pio_be"/>
<input name="ncio_yid"/>
<input name="ncio_mondo_req"/>
<input name="ncio_mondo_ack"/>
<input name="ncio_mondo_agnt_id"/>
<input name="ncio_mondo_cpu_id"/>
<input name="ncio_prqq_level"/>
<input name="ncio_makq_level"/>
<input name="io_jbi_j_pack4"/>
<input name="io_jbi_j_pack5"/>
<input name="io_jbi_j_req4_in_l"/>
<input name="io_jbi_j_req5_in_l"/>
<input name="io_jbi_j_par"/>
<input name="min_free"/>
<input name="min_free_jid"/>
<input name="min_trans_jid"/>
<input name="min_aok_on"/>
<input name="min_aok_off"/>
<input name="min_snp_launch"/>
<input name="ncio_mout_nack_pop"/>
<input name="min_mout_inject_err"/>
<input name="csr_jbi_config_arb_mode"/>
<input name="csr_jbi_arb_timeout_timeval"/>
<input name="csr_jbi_trans_timeout_timeval"/>
<input name="csr_jbi_err_inject_errtype"/>
<input name="csr_jbi_err_inject_xormask"/>
<input name="csr_jbi_debug_info_enb"/>
<input name="csr_dok_on"/>
<input name="csr_jbi_debug_arb_aggr_arb"/>
<input name="csr_jbi_error_config_fe_enb"/>
<input name="csr_jbi_log_enb_read_to"/>
<input name="dbg_req_transparent"/>
<input name="dbg_req_arbitrate"/>
<input name="dbg_req_priority"/>
<input name="dbg_data"/>
<input name="testmux_sel"/>
<input name="hold"/>
<input name="rst_tri_en"/>
<input name="cclk"/>
<input name="crst_l"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="tx_en_local_m1"/>
<input name="arst_l"/>
<output name="mout_pio_req_adv"/>
<output name="mout_pio_pop"/>
<output name="mout_mondo_pop"/>
<output name="jbi_io_j_adtype"/>
<output name="jbi_io_j_adtype_en"/>
<output name="jbi_io_j_ad"/>
<output name="jbi_io_j_ad_en"/>
<output name="jbi_io_j_adp"/>
<output name="jbi_io_j_adp_en"/>
<output name="jbi_io_j_req0_out_l"/>
<output name="jbi_io_j_req0_out_en"/>
<output name="jbi_io_j_pack0"/>
<output name="jbi_io_j_pack0_en"/>
<output name="jbi_io_j_pack1"/>
<output name="jbi_io_j_pack1_en"/>
<output name="mout_dsbl_sampling"/>
<output name="mout_trans_yid"/>
<output name="mout_trans_valid"/>
<output name="mout_scb0_jbus_wr_ack"/>
<output name="mout_scb1_jbus_wr_ack"/>
<output name="mout_scb2_jbus_wr_ack"/>
<output name="mout_scb3_jbus_wr_ack"/>
<output name="mout_scb0_jbus_rd_ack"/>
<output name="mout_scb1_jbus_rd_ack"/>
<output name="mout_scb2_jbus_rd_ack"/>
<output name="mout_scb3_jbus_rd_ack"/>
<output name="mout_nack"/>
<output name="mout_nack_buf_id"/>
<output name="mout_nack_thr_id"/>
<output name="mout_min_inject_err_done"/>
<output name="mout_csr_inject_output_done"/>
<output name="mout_min_jbus_owner"/>
<output name="mout_port_4_present"/>
<output name="mout_port_5_present"/>
<output name="mout_csr_err_cpar"/>
<output name="mout_csr_jbi_log_par_jpar"/>
<output name="mout_csr_jbi_log_par_jpack0"/>
<output name="mout_csr_jbi_log_par_jpack1"/>
<output name="mout_csr_jbi_log_par_jpack4"/>
<output name="mout_csr_jbi_log_par_jpack5"/>
<output name="mout_csr_jbi_log_par_jreq"/>
<output name="mout_csr_err_arb_to"/>
<output name="jbi_log_arb_myreq"/>
<output name="jbi_log_arb_reqtype"/>
<output name="jbi_log_arb_aok"/>
<output name="jbi_log_arb_dok"/>
<output name="jbi_log_arb_jreq"/>
<output name="mout_csr_err_fatal"/>
<output name="mout_csr_err_read_to"/>
<output name="mout_perf_aok_off"/>
<output name="mout_perf_dok_off"/>
<output name="mout_dbg_pop"/>
<instance name="jbi_sct_out_queues"/>
<instance name="jbi_sct_out_queues"/>
<instance name="jbi_sct_out_queues"/>
<instance name="jbi_sct_out_queues"/>
<instance name="jbi_jid_to_yid"/>
<instance name="jbi_int_arb"/>
<instance name="jbi_jbus_arb"/>
<instance name="jbi_pktout_ctlr"/>
<instance name="jbi_pktout_asm"/>
<instance name="jbi_aok_dok_tracking"/>
<instance name="jbi_j_pack_out_gen"/>
<instance name="jbi_mout_csr"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="748" nStmts="0" nExprs="307" nInputs="65" nOutputs="52" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="441" />
</block>
<block name="jbi_mout_csr">
<input name="alloc"/>
<input name="unused_jid"/>
<input name="min_free"/>
<input name="min_free_jid"/>
<input name="trans_timeout_timeval"/>
<input name="ncio_mout_nack_pop"/>
<input name="csr_jbi_log_enb_read_to"/>
<input name="j_par"/>
<input name="j_req4_in_l_p1"/>
<input name="j_req5_in_l_p1"/>
<input name="j_req0_out_l_m1"/>
<input name="j_pack0_m1"/>
<input name="j_pack1_m1"/>
<input name="j_pack4_p1"/>
<input name="j_pack5_p1"/>
<input name="min_mout_inject_err"/>
<input name="jbi_err_inject_xormask"/>
<input name="jbi_err_inject_errtype"/>
<input name="jbus_out_addr_cycle"/>
<input name="jbus_out_data_cycle"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="mout_port_4_present"/>
<output name="mout_port_5_present"/>
<output name="mout_csr_err_read_to"/>
<output name="mout_nack"/>
<output name="nack_error_id"/>
<output name="mout_csr_err_cpar"/>
<output name="mout_csr_jbi_log_par_jpar"/>
<output name="mout_csr_jbi_log_par_jpack0"/>
<output name="mout_csr_jbi_log_par_jpack1"/>
<output name="mout_csr_jbi_log_par_jpack4"/>
<output name="mout_csr_jbi_log_par_jpack5"/>
<output name="mout_csr_jbi_log_par_jreq"/>
<output name="inj_err_j_ad"/>
<output name="mout_min_inject_err_done"/>
<output name="mout_csr_inject_output_done"/>
<instance name="jbi_ncrd_timeout"/>
<instance name="jbi_j_par_chk"/>
<instance name="srffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="136" nStmts="0" nExprs="42" nInputs="22" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="85" />
</block>
<block name="jbi_ncrd_timeout">
<input name="ncrd_sent"/>
<input name="ncrd_id"/>
<input name="rtn_data_seen"/>
<input name="rtn_data_id"/>
<input name="ncio_mout_nack_pop"/>
<input name="csr_jbi_log_enb_read_to"/>
<input name="trans_timeout_timeval"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="mout_nack"/>
<output name="nack_error_id"/>
<output name="mout_csr_err_read_to"/>
<instance name="dffrl_ns"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="jbi_timer"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="294" nStmts="0" nExprs="125" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="157" />
</block>
<block name="jbi_pktout_asm">
<input name="sel_j_adbus"/>
<input name="sel_queue"/>
<input name="sct0rdq_install_state"/>
<input name="sct0rdq_unmapped_error"/>
<input name="sct0rdq_jid"/>
<input name="sct0rdq_data"/>
<input name="sct0rdq_ue_err"/>
<input name="sct1rdq_install_state"/>
<input name="sct1rdq_unmapped_error"/>
<input name="sct1rdq_jid"/>
<input name="sct1rdq_data"/>
<input name="sct1rdq_ue_err"/>
<input name="sct2rdq_install_state"/>
<input name="sct2rdq_unmapped_error"/>
<input name="sct2rdq_jid"/>
<input name="sct2rdq_data"/>
<input name="sct2rdq_ue_err"/>
<input name="sct3rdq_install_state"/>
<input name="sct3rdq_unmapped_error"/>
<input name="sct3rdq_jid"/>
<input name="sct3rdq_data"/>
<input name="sct3rdq_ue_err"/>
<input name="ncio_pio_ue"/>
<input name="ncio_pio_be"/>
<input name="ncio_pio_ad"/>
<input name="ncio_mondo_agnt_id"/>
<input name="ncio_mondo_cpu_id"/>
<input name="dbg_data"/>
<input name="unused_jid"/>
<input name="inj_err_j_ad"/>
<input name="csr_jbi_debug_info_enb"/>
<input name="thread_id"/>
<input name="sct0rdq_trans_count"/>
<input name="sct1rdq_trans_count"/>
<input name="sct2rdq_trans_count"/>
<input name="sct3rdq_trans_count"/>
<input name="ncio_prqq_level"/>
<input name="ncio_makq_level"/>
<input name="clk"/>
<output name="jbi_io_j_adtype"/>
<output name="jbi_io_j_ad"/>
<output name="jbi_io_j_adp"/>
<instance name="jbi_pktout_mux"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="128" nStmts="0" nExprs="42" nInputs="39" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="86" />
</block>
<block name="jbi_pktout_ctlr">
<input name="grant"/>
<input name="multiple_ok"/>
<input name="int_req_type"/>
<input name="int_requestors"/>
<input name="ok_send_address_pkt"/>
<input name="ok_send_data_pkt_to_4"/>
<input name="ok_send_data_pkt_to_5"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="multiple_in_progress"/>
<output name="stream_break_point"/>
<output name="int_granted"/>
<output name="sct0rdq_dequeue"/>
<output name="sct1rdq_dequeue"/>
<output name="sct2rdq_dequeue"/>
<output name="sct3rdq_dequeue"/>
<output name="piorqq_dequeue"/>
<output name="pioackq_dequeue"/>
<output name="dbg_dequeue"/>
<output name="mout_scb0_jbus_rd_ack"/>
<output name="mout_scb1_jbus_rd_ack"/>
<output name="mout_scb2_jbus_rd_ack"/>
<output name="mout_scb3_jbus_rd_ack"/>
<output name="jbus_out_addr_cycle"/>
<output name="jbus_out_data_cycle"/>
<output name="alloc"/>
<output name="sel_j_adbus"/>
<output name="sel_queue"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="42" cyclo2="7" nCaseStmts="2" nCaseItems="37" nLoops="0" nIfStmts="4" />
<volume nNodes="231" nStmts="11" nExprs="55" nInputs="9" nOutputs="19" nParams="0" nAlwaysClocks="22" nBAssign="37" nNBAssign="0" nWAssign="13" nOther="93" />
</block>
<block name="jbi_pktout_mux">
<input name="sel_queue"/>
<input name="sel_j_adbus"/>
<input name="sct0rdq_install_state"/>
<input name="sct0rdq_unmapped_error"/>
<input name="sct0rdq_jid"/>
<input name="sct0rdq_data"/>
<input name="sct0rdq_ue_err"/>
<input name="sct1rdq_install_state"/>
<input name="sct1rdq_unmapped_error"/>
<input name="sct1rdq_jid"/>
<input name="sct1rdq_data"/>
<input name="sct1rdq_ue_err"/>
<input name="sct2rdq_install_state"/>
<input name="sct2rdq_unmapped_error"/>
<input name="sct2rdq_jid"/>
<input name="sct2rdq_data"/>
<input name="sct2rdq_ue_err"/>
<input name="sct3rdq_install_state"/>
<input name="sct3rdq_unmapped_error"/>
<input name="sct3rdq_jid"/>
<input name="sct3rdq_data"/>
<input name="sct3rdq_ue_err"/>
<input name="ncio_pio_ue"/>
<input name="ncio_pio_be"/>
<input name="ncio_pio_ad"/>
<input name="ncio_mondo_agnt_id"/>
<input name="ncio_mondo_cpu_id"/>
<input name="dbg_data"/>
<input name="unused_jid"/>
<input name="inj_err_j_ad"/>
<input name="csr_jbi_debug_info_enb"/>
<input name="thread_id"/>
<input name="sct0rdq_trans_count"/>
<input name="sct1rdq_trans_count"/>
<input name="sct2rdq_trans_count"/>
<input name="sct3rdq_trans_count"/>
<input name="ncio_prqq_level"/>
<input name="ncio_makq_level"/>
<input name="clk"/>
<output name="jbi_io_j_adtype"/>
<output name="jbi_io_j_ad"/>
<output name="jbi_io_j_adp"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="48" cyclo2="17" nCaseStmts="1" nCaseItems="32" nLoops="0" nIfStmts="15" />
<volume nNodes="353" nStmts="7" nExprs="51" nInputs="39" nOutputs="3" nParams="0" nAlwaysClocks="66" nBAssign="32" nNBAssign="0" nWAssign="96" nOther="101" />
</block>
<block name="jbi_sct_out_queues">
<input name="scbuf_jbi_data"/>
<input name="scbuf_jbi_ctag_vld"/>
<input name="scbuf_jbi_ue_err"/>
<input name="sctrdq_dec_count"/>
<input name="sctrdq_dequeue"/>
<input name="testmux_sel"/>
<input name="hold"/>
<input name="rst_tri_en"/>
<input name="cclk"/>
<input name="crst_l"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="tx_en_local_m1"/>
<input name="arst_l"/>
<output name="sctrdq_trans_count"/>
<output name="sctrdq_data1_4"/>
<output name="sctrdq_install_state"/>
<output name="sctrdq_unmapped_error"/>
<output name="sctrdq_jid"/>
<output name="sctrdq_data"/>
<output name="sctrdq_ue_err"/>
<output name="mout_scb_jbus_wr_ack"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffrl_ns"/>
<instance name="jbi_sctrdq"/>
<instance name="dffrl_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="45" cyclo2="9" nCaseStmts="1" nCaseItems="37" nLoops="0" nIfStmts="7" />
<volume nNodes="340" nStmts="4" nExprs="116" nInputs="14" nOutputs="8" nParams="0" nAlwaysClocks="9" nBAssign="37" nNBAssign="0" nWAssign="17" nOther="157" />
</block>
<block name="jbi_sctrdq">
<input name="enqueue"/>
<input name="attr_in"/>
<input name="data_in"/>
<input name="flush"/>
<input name="cclk"/>
<input name="tx_en"/>
<input name="crst_l"/>
<input name="dequeue"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="hold"/>
<input name="testmux_sel"/>
<input name="rst_tri_en"/>
<input name="arst_l"/>
<output name="full"/>
<output name="data_out"/>
<output name="attr_out"/>
<output name="empty"/>
<param name="W0"/>
<param name="W1"/>
<param name="W2"/>
<param name="W3"/>
<param name="WX"/>
<instance name="dffrl_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="dffe_ns"/>
<instance name="jbi_sctrdq_fifo"/>
<complexity cyclo1="14" cyclo2="3" nCaseStmts="1" nCaseItems="12" nLoops="0" nIfStmts="1" />
<volume nNodes="153" nStmts="4" nExprs="50" nInputs="14" nOutputs="4" nParams="5" nAlwaysClocks="9" nBAssign="12" nNBAssign="0" nWAssign="1" nOther="77" />
</block>
<block name="jbi_sctrdq_fifo">
<input name="enqueue"/>
<input name="din"/>
<input name="cclk"/>
<input name="tx_en"/>
<input name="crst_l"/>
<input name="dequeue"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="hold"/>
<input name="testmux_sel"/>
<input name="rst_tri_en"/>
<input name="arst_l"/>
<output name="full"/>
<output name="dout"/>
<output name="empty"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="jbi_1r1w_16x160"/>
<instance name="dff_ns"/>
<instance name="dffe_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="140" nStmts="6" nExprs="46" nInputs="12" nOutputs="3" nParams="0" nAlwaysClocks="2" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="74" />
</block>
<block name="jbi_snoop_out_queue">
<input name="enqueue"/>
<input name="dequeue"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="valid"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="22" nStmts="0" nExprs="6" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="13" />
</block>
<block name="jbi_timer">
<input name="start"/>
<input name="stopnclear"/>
<input name="tick"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="busy"/>
<output name="error"/>
<param name="UNUSED"/>
<param name="COUNT_0"/>
<param name="COUNT_1"/>
<param name="OVERFLOW"/>
<param name="STATE_x"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="14" cyclo2="4" nCaseStmts="1" nCaseItems="11" nLoops="0" nIfStmts="2" />
<volume nNodes="81" nStmts="7" nExprs="22" nInputs="5" nOutputs="2" nParams="5" nAlwaysClocks="6" nBAssign="11" nNBAssign="0" nWAssign="0" nOther="35" />
</block>
<block name="srffrl_ns">
<input name="set"/>
<input name="clr"/>
<input name="rst_l"/>
<input name="clk"/>
<output name="q"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="20" nStmts="0" nExprs="5" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="12" />
</block>
<block name="jbi_ncio">
<input name="clk"/>
<input name="rst_l"/>
<input name="arst_l"/>
<input name="cpu_clk"/>
<input name="cpu_rst_l"/>
<input name="cpu_rx_en"/>
<input name="cpu_tx_en"/>
<input name="hold"/>
<input name="testmux_sel"/>
<input name="scan_en"/>
<input name="rst_tri_en"/>
<input name="csr_16x65array_margin"/>
<input name="csr_16x81array_margin"/>
<input name="csr_jbi_config2_max_pio"/>
<input name="csr_jbi_config2_ord_int"/>
<input name="csr_jbi_config2_ord_pio"/>
<input name="csr_jbi_intr_timeout_timeval"/>
<input name="csr_jbi_intr_timeout_rst_l"/>
<input name="csr_int_req"/>
<input name="csr_csr_read_data"/>
<input name="iob_jbi_pio_stall"/>
<input name="iob_jbi_pio_vld"/>
<input name="iob_jbi_pio_data"/>
<input name="iob_jbi_mondo_ack"/>
<input name="iob_jbi_mondo_nack"/>
<input name="io_jbi_j_ad_ff"/>
<input name="min_pio_rtrn_push"/>
<input name="min_pio_data_err"/>
<input name="min_mondo_hdr_push"/>
<input name="min_mondo_data_push"/>
<input name="min_mondo_data_err"/>
<input name="min_oldest_wri_tag"/>
<input name="min_pre_wri_tag"/>
<input name="mout_trans_yid"/>
<input name="mout_pio_pop"/>
<input name="mout_pio_req_adv"/>
<input name="mout_mondo_pop"/>
<input name="mout_nack"/>
<input name="mout_nack_buf_id"/>
<input name="mout_nack_thr_id"/>
<output name="ncio_csr_err_intr_to"/>
<output name="ncio_csr_perf_pio_rd_out"/>
<output name="ncio_csr_perf_pio_wr"/>
<output name="ncio_csr_perf_pio_rd_latency"/>
<output name="ncio_csr_read_addr"/>
<output name="ncio_csr_write"/>
<output name="ncio_csr_write_addr"/>
<output name="ncio_csr_write_data"/>
<output name="jbi_iob_pio_vld"/>
<output name="jbi_iob_pio_data"/>
<output name="jbi_iob_pio_stall"/>
<output name="jbi_iob_mondo_vld"/>
<output name="jbi_iob_mondo_data"/>
<output name="ncio_pio_req"/>
<output name="ncio_pio_req_rw"/>
<output name="ncio_pio_req_dest"/>
<output name="ncio_pio_ue"/>
<output name="ncio_pio_be"/>
<output name="ncio_pio_ad"/>
<output name="ncio_yid"/>
<output name="ncio_prqq_level"/>
<output name="ncio_mondo_req"/>
<output name="ncio_mondo_ack"/>
<output name="ncio_mondo_agnt_id"/>
<output name="ncio_mondo_cpu_id"/>
<output name="ncio_makq_level"/>
<output name="ncio_mout_nack_pop"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="ucb_flow_jbi"/>
<instance name="jbi_ncio_prqq_ctl"/>
<instance name="jbi_ncio_prqq_buf"/>
<instance name="jbi_ncio_prtq_ctl"/>
<instance name="jbi_ncio_prtq_buf"/>
<instance name="jbi_ncio_tag"/>
<instance name="jbi_ncio_mrqq_ctl"/>
<instance name="jbi_ncio_mrqq_buf"/>
<instance name="jbi_ncio_tag"/>
<instance name="jbi_ncio_makq_ctl"/>
<instance name="jbi_1r1w_16x10"/>
<instance name="jbi_ncio_mto_ctl"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="543" nStmts="0" nExprs="230" nInputs="40" nOutputs="27" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="313" />
</block>
<block name="jbi_ncio_makq_ctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="makq_push"/>
<input name="makq_nack"/>
<input name="iob_jbi_mondo_ack_ff"/>
<input name="iob_jbi_mondo_nack_ff"/>
<input name="makq_rdata"/>
<input name="mout_mondo_pop"/>
<output name="makq_csn_wr"/>
<output name="makq_waddr"/>
<output name="makq_raddr"/>
<output name="ncio_mondo_req"/>
<output name="ncio_mondo_ack"/>
<output name="ncio_mondo_agnt_id"/>
<output name="ncio_mondo_cpu_id"/>
<output name="ncio_makq_level"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="11" cyclo2="8" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="6" />
<volume nNodes="164" nStmts="11" nExprs="38" nInputs="8" nOutputs="8" nParams="0" nAlwaysClocks="21" nBAssign="12" nNBAssign="0" nWAssign="11" nOther="71" />
</block>
<block name="jbi_ncio_mrqq_buf">
<input name="clk"/>
<input name="arst_l"/>
<input name="hold"/>
<input name="rst_tri_en"/>
<input name="mrqq_wr_en"/>
<input name="mrqq_rd_en"/>
<input name="mrqq_waddr"/>
<input name="mrqq_raddr"/>
<input name="mrqq_wdata"/>
<output name="mrqq_rdata"/>
<instance name="jbi_1r1w_16x160"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="36" nStmts="0" nExprs="12" nInputs="9" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="24" />
</block>
<block name="jbi_ncio_mrqq_ctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr_jbi_config2_ord_int"/>
<input name="io_jbi_j_ad_ff"/>
<input name="min_mondo_hdr_push"/>
<input name="min_mondo_data_push"/>
<input name="min_mondo_data_err"/>
<input name="iob_jbi_mondo_ack"/>
<input name="iob_jbi_mondo_nack"/>
<input name="mrqq_rdata"/>
<input name="mtag_byps"/>
<output name="jbi_iob_mondo_vld"/>
<output name="jbi_iob_mondo_data"/>
<output name="iob_jbi_mondo_ack_ff"/>
<output name="iob_jbi_mondo_nack_ff"/>
<output name="makq_push"/>
<output name="makq_wdata"/>
<output name="makq_nack"/>
<output name="mrqq_wr_en"/>
<output name="mrqq_rd_en"/>
<output name="mrqq_waddr"/>
<output name="mrqq_wdata"/>
<output name="mrqq_raddr"/>
<output name="mtag_csn_wr"/>
<output name="mtag_waddr"/>
<output name="mtag_raddr"/>
<param name="POP_HDR0"/>
<param name="POP_HDR1"/>
<param name="POP_DATA"/>
<param name="POP_ACK_WAIT"/>
<param name="POP_ERR0"/>
<param name="POP_ERR1"/>
<param name="POP_HDR0_BIT"/>
<param name="POP_HDR1_BIT"/>
<param name="POP_DATA_BIT"/>
<param name="POP_SM_WIDTH"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffsl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="35" cyclo2="13" nCaseStmts="2" nCaseItems="24" nLoops="0" nIfStmts="10" />
<volume nNodes="348" nStmts="18" nExprs="100" nInputs="11" nOutputs="15" nParams="10" nAlwaysClocks="21" nBAssign="35" nNBAssign="0" nWAssign="26" nOther="148" />
</block>
<block name="jbi_ncio_mto_ctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr_jbi_intr_timeout_timeval"/>
<input name="csr_jbi_intr_timeout_rst_l"/>
<input name="mout_mondo_pop"/>
<input name="ncio_mondo_ack"/>
<input name="ncio_mondo_cpu_id"/>
<input name="min_mondo_hdr_push"/>
<input name="io_jbi_j_ad_ff"/>
<output name="ncio_csr_err_intr_to"/>
<instance name="dffrl_ns"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<instance name="jbi_ncio_mto_slice"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="441" nStmts="0" nExprs="165" nInputs="9" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="67" nOther="209" />
</block>
<block name="jbi_ncio_mto_slice">
<input name="clk"/>
<input name="timeout_wrap"/>
<input name="int_rst_l"/>
<input name="int_vld"/>
<output name="timeout_err"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="33" nStmts="0" nExprs="10" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="18" />
</block>
<block name="jbi_ncio_prqq_buf">
<input name="clk"/>
<input name="hold"/>
<input name="testmux_sel"/>
<input name="scan_en"/>
<input name="csr_16x81array_margin"/>
<input name="prqq_csn_wr"/>
<input name="prqq_csn_rd"/>
<input name="prqq_waddr"/>
<input name="prqq_raddr"/>
<input name="prqq_wdata"/>
<output name="prqq_rdata"/>
<instance name="bw_rf_16x81"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="48" nStmts="0" nExprs="16" nInputs="10" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="32" />
</block>
<block name="jbi_ncio_prqq_ctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr_jbi_config2_max_pio"/>
<input name="ucbp_rd_req_vld"/>
<input name="ucbp_wr_req_vld"/>
<input name="ucbp_thr_id_in"/>
<input name="ucbp_buf_id_in"/>
<input name="ucbp_size_in"/>
<input name="ucbp_addr_in"/>
<input name="ucbp_data_in"/>
<input name="ucbp_ack_busy"/>
<input name="mout_pio_pop"/>
<input name="mout_pio_req_adv"/>
<input name="prqq_rdata"/>
<input name="prtq_decr_rd_pend_cnt"/>
<output name="ncio_csr_write"/>
<output name="ncio_csr_write_addr"/>
<output name="ncio_csr_write_data"/>
<output name="ncio_csr_read_addr"/>
<output name="ncio_csr_perf_pio_rd_out"/>
<output name="ncio_csr_perf_pio_wr"/>
<output name="ncio_csr_perf_pio_rd_latency"/>
<output name="pio_ucbp_req_acpted"/>
<output name="ncio_pio_req"/>
<output name="ncio_pio_req_rw"/>
<output name="ncio_pio_req_dest"/>
<output name="ncio_pio_ue"/>
<output name="ncio_pio_be"/>
<output name="ncio_pio_ad"/>
<output name="ncio_yid"/>
<output name="ncio_prqq_level"/>
<output name="prqq_csn_wr"/>
<output name="prqq_csn_rd"/>
<output name="prqq_waddr"/>
<output name="prqq_wdata"/>
<output name="prqq_raddr"/>
<output name="prqq_ack"/>
<output name="prqq_ack_thr_id"/>
<output name="prqq_ack_buf_id"/>
<param name="PUSH_IDLE"/>
<param name="PUSH_HDR"/>
<param name="PUSH_DATA"/>
<param name="PUSH_HDR_BIT"/>
<param name="PUSH_DATA_BIT"/>
<param name="PUSH_SM_WIDTH"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="42" cyclo2="30" nCaseStmts="4" nCaseItems="16" nLoops="0" nIfStmts="25" />
<volume nNodes="506" nStmts="43" nExprs="116" nInputs="15" nOutputs="24" nParams="6" nAlwaysClocks="60" nBAssign="48" nNBAssign="1" nWAssign="43" nOther="195" />
</block>
<block name="jbi_ncio_prtq_buf">
<input name="clk"/>
<input name="hold"/>
<input name="testmux_sel"/>
<input name="scan_en"/>
<input name="csr_16x81array_margin"/>
<input name="csr_16x65array_margin"/>
<input name="prtq_csn_wr"/>
<input name="prtq_csn_rd"/>
<input name="prtq_waddr"/>
<input name="prtq_raddr"/>
<input name="prtq_wdata"/>
<output name="prtq_rdata"/>
<instance name="bw_rf_16x81"/>
<instance name="bw_rf_16x65"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="85" nStmts="0" nExprs="32" nInputs="11" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="53" />
</block>
<block name="jbi_ncio_prtq_ctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr_jbi_config2_ord_pio"/>
<input name="csr_csr_read_data"/>
<input name="csr_int_req"/>
<input name="ucbp_ack_busy"/>
<input name="io_jbi_j_ad_ff"/>
<input name="min_pio_rtrn_push"/>
<input name="min_pio_data_err"/>
<input name="mout_trans_yid"/>
<input name="mout_nack"/>
<input name="mout_nack_thr_id"/>
<input name="mout_nack_buf_id"/>
<input name="prtq_rdata"/>
<input name="prtq_tag_byps"/>
<input name="prqq_ack"/>
<input name="prqq_ack_thr_id"/>
<input name="prqq_ack_buf_id"/>
<output name="prtq_rd_ack_vld"/>
<output name="prtq_rd_nack_vld"/>
<output name="prtq_thr_id_out"/>
<output name="prtq_buf_id_out"/>
<output name="prtq_data_out"/>
<output name="prtq_data128"/>
<output name="prtq_int_vld"/>
<output name="prtq_int_type"/>
<output name="prtq_dev_id"/>
<output name="ncio_mout_nack_pop"/>
<output name="prtq_csn_wr"/>
<output name="prtq_csn_rd"/>
<output name="prtq_waddr"/>
<output name="prtq_wdata"/>
<output name="prtq_raddr"/>
<output name="prtq_decr_rd_pend_cnt"/>
<param name="POP_IDLE"/>
<param name="POP_WAIT"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<complexity cyclo1="14" cyclo2="12" nCaseStmts="1" nCaseItems="3" nLoops="0" nIfStmts="10" />
<volume nNodes="222" nStmts="17" nExprs="42" nInputs="18" nOutputs="16" nParams="2" nAlwaysClocks="26" nBAssign="25" nNBAssign="0" nWAssign="20" nOther="92" />
</block>
<block name="jbi_ncio_tag">
<input name="clk"/>
<input name="rst_l"/>
<input name="cpu_clk"/>
<input name="cpu_rst_l"/>
<input name="cpu_rx_en"/>
<input name="cpu_tx_en"/>
<input name="min_oldest_wri_tag"/>
<input name="tag_byps_in"/>
<input name="tag_in"/>
<input name="csn_wr"/>
<input name="waddr"/>
<input name="raddr"/>
<output name="j_tag_byps_out"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrl_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="18" cyclo2="18" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="17" />
<volume nNodes="513" nStmts="17" nExprs="188" nInputs="12" nOutputs="1" nParams="0" nAlwaysClocks="22" nBAssign="34" nNBAssign="0" nWAssign="33" nOther="219" />
</block>
<block name="jbi_ssi">
<input name="clk"/>
<input name="rst_l"/>
<input name="arst_l"/>
<input name="ctu_jbi_ssiclk"/>
<input name="io_jbi_ssi_miso"/>
<input name="io_jbi_ext_int_l"/>
<input name="iob_jbi_spi_vld"/>
<input name="iob_jbi_spi_data"/>
<input name="iob_jbi_spi_stall"/>
<output name="jbi_io_ssi_mosi"/>
<output name="jbi_io_ssi_sck"/>
<output name="jbi_iob_spi_vld"/>
<output name="jbi_iob_spi_data"/>
<output name="jbi_iob_spi_stall"/>
<instance name="ucb_flow_spi"/>
<instance name="jbi_ssi_ucbif"/>
<instance name="jbi_ssi_sif"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="208" nStmts="0" nExprs="95" nInputs="9" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="113" />
</block>
<block name="jbi_ssi_sif">
<input name="clk"/>
<input name="rst_l"/>
<input name="arst_l"/>
<input name="ctu_jbi_ssiclk"/>
<input name="ucbif_sif_timeval"/>
<input name="ucbif_sif_timeout_accpt"/>
<input name="ucbif_sif_vld"/>
<input name="ucbif_sif_rw"/>
<input name="ucbif_sif_size"/>
<input name="ucbif_sif_addr"/>
<input name="ucbif_sif_wdata"/>
<input name="ucbif_sif_rdata_accpt"/>
<input name="io_jbi_ssi_miso"/>
<output name="sif_ucbif_timeout"/>
<output name="sif_ucbif_timeout_rw"/>
<output name="sif_ucbif_par_err"/>
<output name="sif_ucbif_busy"/>
<output name="sif_ucbif_rdata"/>
<output name="sif_ucbif_rdata_vld"/>
<output name="jbi_io_ssi_mosi"/>
<output name="jbi_io_ssi_sck"/>
<param name="SCK_CYC_CNT_WIDTH"/>
<param name="SSI_IDLE"/>
<param name="SSI_REQ"/>
<param name="SSI_WDATA"/>
<param name="SSI_REQ_PAR"/>
<param name="SSI_ACK"/>
<param name="SSI_RDATA"/>
<param name="SSI_ACK_PAR"/>
<param name="SSI_SM_WIDTH"/>
<instance name="DW03_shftreg"/>
<instance name="DW03_shftreg"/>
<instance name="DW03_shftreg"/>
<instance name="DW03_shftreg"/>
<instance name="DW03_shftreg"/>
<instance name="DW03_shftreg"/>
<instance name="DW03_shftreg"/>
<instance name="DW03_shftreg"/>
<instance name="DW03_shftreg"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="42" cyclo2="18" nCaseStmts="5" nCaseItems="29" nLoops="0" nIfStmts="12" />
<volume nNodes="599" nStmts="19" nExprs="202" nInputs="13" nOutputs="8" nParams="9" nAlwaysClocks="35" nBAssign="43" nNBAssign="0" nWAssign="50" nOther="250" />
</block>
<block name="jbi_ssi_ucbif">
<input name="clk"/>
<input name="rst_l"/>
<input name="io_jbi_ext_int_l"/>
<input name="ucb_ucbif_rd_req_vld"/>
<input name="ucb_ucbif_ifill_req_vld"/>
<input name="ucb_ucbif_wr_req_vld"/>
<input name="ucb_ucbif_thr_id_in"/>
<input name="ucb_ucbif_buf_id_in"/>
<input name="ucb_ucbif_size_in"/>
<input name="ucb_ucbif_addr_in"/>
<input name="ucb_ucbif_data_in"/>
<input name="ucb_ucbif_ack_busy"/>
<input name="ucb_ucbif_int_busy"/>
<input name="sif_ucbif_busy"/>
<input name="sif_ucbif_rdata"/>
<input name="sif_ucbif_rdata_vld"/>
<input name="sif_ucbif_timeout"/>
<input name="sif_ucbif_timeout_rw"/>
<input name="sif_ucbif_par_err"/>
<output name="ucbif_ucb_req_acpted"/>
<output name="ucbif_ucb_rd_ack_vld"/>
<output name="ucbif_ucb_rd_nack_vld"/>
<output name="ucbif_ucb_ifill_ack_vld"/>
<output name="ucbif_ucb_ifill_nack_vld"/>
<output name="ucbif_ucb_thr_id_out"/>
<output name="ucbif_ucb_buf_id_out"/>
<output name="ucbif_ucb_data128"/>
<output name="ucbif_ucb_data_out"/>
<output name="ucbif_ucb_int_vld"/>
<output name="ucbif_ucb_int_type"/>
<output name="ucbif_ucb_dev_id"/>
<output name="ucbif_sif_vld"/>
<output name="ucbif_sif_rw"/>
<output name="ucbif_sif_size"/>
<output name="ucbif_sif_addr"/>
<output name="ucbif_sif_wdata"/>
<output name="ucbif_sif_rdata_accpt"/>
<output name="ucbif_sif_timeout_accpt"/>
<output name="ucbif_sif_timeval"/>
<param name="SSI_ADDR"/>
<param name="SSI_ADDR_TIMEOUT_REG"/>
<param name="SSI_ADDR_LOG_REG"/>
<param name="IF_IDLE"/>
<param name="IF_ACPT"/>
<param name="IF_DROP"/>
<param name="IF_SM_WIDTH"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dff_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrl_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<instance name="dffrle_ns"/>
<complexity cyclo1="24" cyclo2="19" nCaseStmts="2" nCaseItems="7" nLoops="0" nIfStmts="16" />
<volume nNodes="425" nStmts="22" nExprs="121" nInputs="19" nOutputs="20" nParams="7" nAlwaysClocks="32" nBAssign="27" nNBAssign="0" nWAssign="39" nOther="184" />
</block>
<block name="bw_clk_cl_jbi_cmp">
<input name="si"/>
<input name="se"/>
<input name="adbginit_l"/>
<input name="gdbginit_l"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="cluster_cken"/>
<input name="gclk"/>
<output name="so"/>
<output name="dbginit_l"/>
<output name="cluster_grst_l"/>
<output name="rclk"/>
<instance name="cluster_header"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="bw_clk_cl_jbi_jbus">
<input name="si"/>
<input name="se"/>
<input name="adbginit_l"/>
<input name="gdbginit_l"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="cluster_cken"/>
<input name="gclk"/>
<output name="so"/>
<output name="dbginit_l"/>
<output name="cluster_grst_l"/>
<output name="rclk"/>
<instance name="cluster_header"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="jbi">
<input name="cmp_gclk"/>
<input name="cmp_arst_l"/>
<input name="cmp_grst_l"/>
<input name="jbus_gclk"/>
<input name="jbus_arst_l"/>
<input name="jbus_grst_l"/>
<input name="ctu_jbi_ssiclk"/>
<input name="ctu_jbi_tx_en"/>
<input name="ctu_jbi_rx_en"/>
<input name="ctu_jbi_fst_rst_l"/>
<input name="clk_jbi_jbus_cken"/>
<input name="clk_jbi_cmp_cken"/>
<input name="global_shift_enable"/>
<input name="ctu_tst_scanmode"/>
<input name="ctu_tst_pre_grst_l"/>
<input name="ctu_tst_scan_disable"/>
<input name="ctu_tst_macrotest"/>
<input name="ctu_tst_short_chain"/>
<input name="ddr3_jbi_scanin18"/>
<input name="jbusr_jbi_si"/>
<input name="sctag0_jbi_iq_dequeue"/>
<input name="sctag0_jbi_wib_dequeue"/>
<input name="scbuf0_jbi_data"/>
<input name="scbuf0_jbi_ctag_vld"/>
<input name="scbuf0_jbi_ue_err"/>
<input name="sctag0_jbi_por_req_buf"/>
<input name="sctag1_jbi_iq_dequeue"/>
<input name="sctag1_jbi_wib_dequeue"/>
<input name="scbuf1_jbi_data"/>
<input name="scbuf1_jbi_ctag_vld"/>
<input name="scbuf1_jbi_ue_err"/>
<input name="sctag1_jbi_por_req_buf"/>
<input name="sctag2_jbi_iq_dequeue"/>
<input name="sctag2_jbi_wib_dequeue"/>
<input name="scbuf2_jbi_data"/>
<input name="scbuf2_jbi_ctag_vld"/>
<input name="scbuf2_jbi_ue_err"/>
<input name="sctag2_jbi_por_req_buf"/>
<input name="sctag3_jbi_iq_dequeue"/>
<input name="sctag3_jbi_wib_dequeue"/>
<input name="scbuf3_jbi_data"/>
<input name="scbuf3_jbi_ctag_vld"/>
<input name="scbuf3_jbi_ue_err"/>
<input name="sctag3_jbi_por_req_buf"/>
<input name="iob_jbi_pio_stall"/>
<input name="iob_jbi_pio_vld"/>
<input name="iob_jbi_pio_data"/>
<input name="iob_jbi_mondo_ack"/>
<input name="iob_jbi_mondo_nack"/>
<input name="io_jbi_ssi_miso"/>
<input name="io_jbi_ext_int_l"/>
<input name="iob_jbi_spi_vld"/>
<input name="iob_jbi_spi_data"/>
<input name="iob_jbi_spi_stall"/>
<input name="io_jbi_j_req4_in_l"/>
<input name="io_jbi_j_req5_in_l"/>
<input name="io_jbi_j_adtype"/>
<input name="io_jbi_j_ad"/>
<input name="io_jbi_j_pack4"/>
<input name="io_jbi_j_pack5"/>
<input name="io_jbi_j_adp"/>
<input name="io_jbi_j_par"/>
<input name="iob_jbi_dbg_hi_data"/>
<input name="iob_jbi_dbg_hi_vld"/>
<input name="iob_jbi_dbg_lo_data"/>
<input name="iob_jbi_dbg_lo_vld"/>
<output name="jbi_ddr3_scanout18"/>
<output name="jbi_clk_tr"/>
<output name="jbi_jbusr_so"/>
<output name="jbi_jbusr_se"/>
<output name="jbi_sctag0_req"/>
<output name="jbi_scbuf0_ecc"/>
<output name="jbi_sctag0_req_vld"/>
<output name="jbi_sctag1_req"/>
<output name="jbi_scbuf1_ecc"/>
<output name="jbi_sctag1_req_vld"/>
<output name="jbi_sctag2_req"/>
<output name="jbi_scbuf2_ecc"/>
<output name="jbi_sctag2_req_vld"/>
<output name="jbi_sctag3_req"/>
<output name="jbi_scbuf3_ecc"/>
<output name="jbi_sctag3_req_vld"/>
<output name="jbi_iob_pio_vld"/>
<output name="jbi_iob_pio_data"/>
<output name="jbi_iob_pio_stall"/>
<output name="jbi_iob_mondo_vld"/>
<output name="jbi_iob_mondo_data"/>
<output name="jbi_io_ssi_mosi"/>
<output name="jbi_io_ssi_sck"/>
<output name="jbi_iob_spi_vld"/>
<output name="jbi_iob_spi_data"/>
<output name="jbi_iob_spi_stall"/>
<output name="jbi_io_j_req0_out_l"/>
<output name="jbi_io_j_req0_out_en"/>
<output name="jbi_io_j_adtype"/>
<output name="jbi_io_j_adtype_en"/>
<output name="jbi_io_j_ad"/>
<output name="jbi_io_j_ad_en"/>
<output name="jbi_io_j_pack0"/>
<output name="jbi_io_j_pack0_en"/>
<output name="jbi_io_j_pack1"/>
<output name="jbi_io_j_pack1_en"/>
<output name="jbi_io_j_adp"/>
<output name="jbi_io_j_adp_en"/>
<output name="jbi_io_config_dtl"/>
<instance name="bw_clk_cl_jbi_jbus"/>
<instance name="bw_clk_cl_jbi_cmp"/>
<instance name="cluster_header_sync"/>
<instance name="dffrl_async_ns"/>
<instance name="dffrl_async_ns"/>
<instance name="test_stub_scan"/>
<instance name="jbi_min"/>
<instance name="jbi_mout"/>
<instance name="jbi_ncio"/>
<instance name="jbi_ssi"/>
<instance name="jbi_dbg"/>
<instance name="jbi_csr"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1184" nStmts="0" nExprs="526" nInputs="66" nOutputs="39" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="658" />
</block>
<block name="mul_bodec">
<input name="rs1_l"/>
<input name="rs2"/>
<input name="valid"/>
<input name="areg"/>
<input name="accreg"/>
<input name="x2"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="mul_rst_l"/>
<input name="mul_step"/>
<input name="bot"/>
<input name="head"/>
<input name="b6"/>
<input name="b3"/>
<input name="b8"/>
<input name="b2"/>
<input name="b1"/>
<input name="b7"/>
<input name="a"/>
<input name="b0"/>
<input name="b4"/>
<input name="b5"/>
<input name="bot"/>
<input name="x2"/>
<input name="a1c"/>
<input name="pc"/>
<input name="ps"/>
<input name="a0s"/>
<input name="areg"/>
<input name="a1s"/>
<input name="a0c"/>
<input name="a"/>
<input name="b"/>
<input name="c"/>
<input name="a"/>
<input name="b"/>
<input name="c"/>
<input name="d"/>
<input name="cin"/>
<input name="a"/>
<input name="b"/>
<input name="b"/>
<input name="a"/>
<input name="b0"/>
<input name="b1"/>
<input name="am1"/>
<input name="am2"/>
<input name="am3"/>
<input name="am4"/>
<input name="bot"/>
<input name="head"/>
<input name="p0m1_l"/>
<input name="p1m1_l"/>
<input name="p2m1_l"/>
<input name="b0"/>
<input name="b2"/>
<input name="b1"/>
<input name="am2"/>
<input name="am4"/>
<input name="a"/>
<input name="p0m1_l"/>
<input name="p1m1_l"/>
<input name="p2m1_l"/>
<input name="b0"/>
<input name="b2"/>
<input name="b1"/>
<input name="a"/>
<input name="b2"/>
<input name="b0"/>
<input name="b1"/>
<input name="bot"/>
<input name="head"/>
<input name="pm1_l"/>
<input name="b"/>
<input name="a"/>
<input name="pm1_l"/>
<input name="b"/>
<input name="d0"/>
<input name="d1"/>
<input name="s"/>
<input name="head"/>
<input name="b_in"/>
<input name="clk"/>
<input name="se"/>
<input name="si"/>
<input name="mul_step"/>
<input name="tm_l"/>
<input name="x"/>
<input name="b"/>
<output name="so"/>
<output name="out"/>
<output name="cout"/>
<output name="sum"/>
<output name="pcoutx2"/>
<output name="psumx2"/>
<output name="psum"/>
<output name="pcout"/>
<output name="sum"/>
<output name="cout"/>
<output name="sum"/>
<output name="carry"/>
<output name="cout"/>
<output name="cout"/>
<output name="sum"/>
<output name="n0"/>
<output name="n1"/>
<output name="p0_l"/>
<output name="p1_l"/>
<output name="sum"/>
<output name="cout"/>
<output name="sum"/>
<output name="cout"/>
<output name="cout"/>
<output name="p0_l"/>
<output name="p1_l"/>
<output name="p2_l"/>
<output name="sum"/>
<output name="cout"/>
<output name="sum"/>
<output name="p_l"/>
<output name="z"/>
<output name="p_l"/>
<output name="z"/>
<output name="z"/>
<output name="b0"/>
<output name="b1"/>
<output name="b2"/>
<output name="b3"/>
<output name="b4"/>
<output name="b5"/>
<output name="b6"/>
<output name="b7"/>
<output name="b8"/>
<output name="b9"/>
<output name="b10"/>
<output name="b11"/>
<output name="b12"/>
<output name="b13"/>
<output name="b14"/>
<output name="b15"/>
<output name="b16"/>
<output name="so"/>
<output name="b0"/>
<output name="b1"/>
<output name="b2"/>
<output name="b3"/>
<output name="b4"/>
<output name="b5"/>
<output name="b6"/>
<output name="b7"/>
<instance name="clken_buf"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mul_booth"/>
<instance name="mul_array1"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mul_array1"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mul_array2"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mul_negen"/>
<instance name="mul_negen"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ppgenrow3"/>
<instance name="mul_ppgenrow3"/>
<instance name="mul_ppgenrow3"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_mux2"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa42"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_ha"/>
<instance name="mul_negen"/>
<instance name="mul_negen"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_ha"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgensign"/>
<instance name="mul_ppgensign"/>
<instance name="mul_ppgensign"/>
<instance name="mul_ha"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_csa32"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen"/>
<instance name="mul_ppgen3sign"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3"/>
<instance name="mul_ppgen3lsb4"/>
<instance name="mul_bodec"/>
<instance name="mul_bodec"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mul_bodec"/>
<instance name="mul_bodec"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="10972" nStmts="0" nExprs="4919" nInputs="90" nOutputs="61" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="5988" />
</block>
<block name="iop">
<input name="DRAM0_DQ"/>
<input name="DRAM0_CB"/>
<input name="DRAM0_DQS"/>
<input name="DRAM01_P_REF_RES"/>
<input name="DRAM01_N_REF_RES"/>
<input name="SPARE_DDR0_PIN"/>
<input name="DRAM1_DQ"/>
<input name="DRAM1_CB"/>
<input name="DRAM1_DQS"/>
<input name="DRAM23_P_REF_RES"/>
<input name="DRAM23_N_REF_RES"/>
<input name="CLKOBS"/>
<input name="SPARE_DDR1_PIN"/>
<input name="DRAM2_DQ"/>
<input name="DRAM2_CB"/>
<input name="DRAM2_DQS"/>
<input name="SPARE_DDR2_PIN"/>
<input name="DRAM3_DQ"/>
<input name="DRAM3_CB"/>
<input name="DRAM3_DQS"/>
<input name="SPARE_DDR3_PIN"/>
<input name="J_AD"/>
<input name="J_ADP"/>
<input name="J_ADTYPE"/>
<input name="J_PAR"/>
<input name="J_PACK4"/>
<input name="J_PACK5"/>
<input name="J_REQ4_IN_L"/>
<input name="J_REQ5_IN_L"/>
<input name="J_RST_L"/>
<input name="DTL_L_VREF"/>
<input name="DTL_R_VREF"/>
<input name="JBUS_P_REF_RES"/>
<input name="JBUS_N_REF_RES"/>
<input name="SPARE_JBUSR_PIN"/>
<input name="DBG_DQ"/>
<input name="DBG_CK_P"/>
<input name="DBG_CK_N"/>
<input name="DBG_VREF"/>
<input name="J_CLK"/>
<input name="VDDA"/>
<input name="VDDBO"/>
<input name="VDDCO"/>
<input name="VDDTO"/>
<input name="VDDL18"/>
<input name="VDDR18"/>
<input name="DIODE_TOP"/>
<input name="DIODE_BOT"/>
<input name="VPP"/>
<input name="TCK"/>
<input name="TCK2"/>
<input name="TRST_L"/>
<input name="TDI"/>
<input name="TMS"/>
<input name="TEST_MODE"/>
<input name="TEMP_TRIG"/>
<input name="PWRON_RST_L"/>
<input name="SSI_MISO"/>
<input name="SSI_MOSI"/>
<input name="SSI_SCK"/>
<input name="CLK_STRETCH"/>
<input name="DO_BIST"/>
<input name="EXT_INT_L"/>
<input name="BURNIN"/>
<input name="PMI"/>
<input name="PMO"/>
<input name="PGRM_EN"/>
<input name="PLL_CHAR_IN"/>
<input name="VREG_SELBG_L"/>
<input name="TRIGIN"/>
<input name="VDD_SENSE"/>
<input name="VSS_SENSE"/>
<input name="HSTL_VREF"/>
<input name="SPARE_MISC_PIN"/>
<input name="SPARE_MISC_PAD"/>
<input name="SPARE_DDR0_PAD"/>
<input name="SPARE_DDR1_PAD"/>
<input name="SPARE_DDR2_PAD"/>
<input name="SPARE_DDR3_PAD"/>
<input name="SPARE_DBG_PAD"/>
<output name="DRAM0_RAS_L"/>
<output name="DRAM0_CAS_L"/>
<output name="DRAM0_WE_L"/>
<output name="DRAM0_CS_L"/>
<output name="DRAM0_CKE"/>
<output name="DRAM0_ADDR"/>
<output name="DRAM0_BA"/>
<output name="DRAM0_DQ"/>
<output name="DRAM0_CB"/>
<output name="DRAM0_DQS"/>
<output name="DRAM0_CK_P"/>
<output name="DRAM0_CK_N"/>
<output name="SPARE_DDR0_PIN"/>
<output name="DRAM1_RAS_L"/>
<output name="DRAM1_CAS_L"/>
<output name="DRAM1_WE_L"/>
<output name="DRAM1_CS_L"/>
<output name="DRAM1_CKE"/>
<output name="DRAM1_ADDR"/>
<output name="DRAM1_BA"/>
<output name="DRAM1_DQ"/>
<output name="DRAM1_CB"/>
<output name="DRAM1_DQS"/>
<output name="DRAM1_CK_P"/>
<output name="DRAM1_CK_N"/>
<output name="CLKOBS"/>
<output name="SPARE_DDR1_PIN"/>
<output name="DRAM2_RAS_L"/>
<output name="DRAM2_CAS_L"/>
<output name="DRAM2_WE_L"/>
<output name="DRAM2_CS_L"/>
<output name="DRAM2_CKE"/>
<output name="DRAM2_ADDR"/>
<output name="DRAM2_BA"/>
<output name="DRAM2_DQ"/>
<output name="DRAM2_CB"/>
<output name="DRAM2_DQS"/>
<output name="DRAM2_CK_P"/>
<output name="DRAM2_CK_N"/>
<output name="SPARE_DDR2_PIN"/>
<output name="DRAM3_RAS_L"/>
<output name="DRAM3_CAS_L"/>
<output name="DRAM3_WE_L"/>
<output name="DRAM3_CS_L"/>
<output name="DRAM3_CKE"/>
<output name="DRAM3_ADDR"/>
<output name="DRAM3_BA"/>
<output name="DRAM3_DQ"/>
<output name="DRAM3_CB"/>
<output name="DRAM3_DQS"/>
<output name="DRAM3_CK_P"/>
<output name="DRAM3_CK_N"/>
<output name="SPARE_DDR3_PIN"/>
<output name="J_AD"/>
<output name="J_ADP"/>
<output name="J_ADTYPE"/>
<output name="J_PACK0"/>
<output name="J_PACK1"/>
<output name="J_REQ0_OUT_L"/>
<output name="J_REQ1_OUT_L"/>
<output name="J_ERR"/>
<output name="SPARE_JBUSR_PIN"/>
<output name="DBG_DQ"/>
<output name="DBG_CK_P"/>
<output name="DBG_CK_N"/>
<output name="TSR_TESTIO"/>
<output name="VDDA"/>
<output name="VDDBO"/>
<output name="VDDCO"/>
<output name="VDDTO"/>
<output name="VDDL18"/>
<output name="VDDR18"/>
<output name="DIODE_TOP"/>
<output name="DIODE_BOT"/>
<output name="VPP"/>
<output name="TDO"/>
<output name="SSI_MISO"/>
<output name="SSI_MOSI"/>
<output name="SSI_SCK"/>
<output name="PMO"/>
<output name="VDD_SENSE"/>
<output name="VSS_SENSE"/>
<output name="SPARE_MISC_PIN"/>
<output name="SPARE_MISC_PAD"/>
<output name="SPARE_DDR0_PAD"/>
<output name="SPARE_DDR1_PAD"/>
<output name="SPARE_DDR2_PAD"/>
<output name="SPARE_DDR3_PAD"/>
<output name="SPARE_DBG_PAD"/>
<instance name="bw_temp_diode"/>
<instance name="bw_temp_diode"/>
<instance name="ctu_top_rptr"/>
<instance name="ctu_top_rptr2"/>
<instance name="ctu_bottom_rptr"/>
<instance name="ctu_bottom_rptr2"/>
<instance name="sctag_pcx_rptr_0"/>
<instance name="sctag_pcx_rptr_1"/>
<instance name="sctag_pcx_rptr_2"/>
<instance name="sctag_pcx_rptr_3"/>
<instance name="sctag_cpx_rptr_0"/>
<instance name="sctag_cpx_rptr_1"/>
<instance name="sctag_cpx_rptr_2"/>
<instance name="sctag_cpx_rptr_3"/>
<instance name="ccx_iob_rptr"/>
<instance name="iob_ccx_rptr"/>
<instance name="iob_jbi_rptr_0"/>
<instance name="iob_jbi_rptr_1"/>
<instance name="sctag_scbuf_rptr0"/>
<instance name="sctag_scbuf_rptr1"/>
<instance name="sctag_scbuf_rptr2"/>
<instance name="sctag_scbuf_rptr3"/>
<instance name="ff_dram_sc_bank0"/>
<instance name="ff_dram_sc_bank2"/>
<instance name="ff_dram_sc_bank1"/>
<instance name="ff_dram_sc_bank3"/>
<instance name="dram_l2_buf2"/>
<instance name="dram_l2_buf2"/>
<instance name="dram_l2_buf2"/>
<instance name="dram_l2_buf2"/>
<instance name="dram_sc_0_rep2"/>
<instance name="dram_sc_1_rep2"/>
<instance name="dram_sc_2_rep2"/>
<instance name="dram_sc_3_rep2"/>
<instance name="dram_l2_buf2"/>
<instance name="dram_l2_buf2"/>
<instance name="dram_l2_buf2"/>
<instance name="dram_l2_buf2"/>
<instance name="ff_jbi_sc0_1"/>
<instance name="ff_jbi_sc1_1"/>
<instance name="ff_jbi_sc2_1"/>
<instance name="ff_jbi_sc3_1"/>
<instance name="jbi_l2_buf2"/>
<instance name="jbi_l2_buf2"/>
<instance name="jbi_l2_buf2"/>
<instance name="jbi_l2_buf2"/>
<instance name="ff_jbi_sc0_2"/>
<instance name="ff_jbi_sc1_2"/>
<instance name="ff_jbi_sc2_2"/>
<instance name="ff_jbi_sc3_2"/>
<instance name="rep_jbi_sc0_2"/>
<instance name="rep_jbi_sc1_2"/>
<instance name="rep_jbi_sc2_2"/>
<instance name="rep_jbi_sc3_2"/>
<instance name="sc_0_1_dbg_rptr"/>
<instance name="sc_2_3_dbg_rptr"/>
<instance name="spc_pcx_buf"/>
<instance name="spc_pcx_buf"/>
<instance name="spc_pcx_buf"/>
<instance name="spc_pcx_buf"/>
<instance name="spc_pcx_buf"/>
<instance name="spc_pcx_buf"/>
<instance name="spc_pcx_buf"/>
<instance name="spc_pcx_buf"/>
<instance name="ccx_spc_rpt"/>
<instance name="ccx_spc_rpt"/>
<instance name="ccx_spc_rpt"/>
<instance name="ccx_spc_rpt"/>
<instance name="ccx_spc_rpt"/>
<instance name="ccx_spc_rpt"/>
<instance name="ccx_spc_rpt"/>
<instance name="ccx_spc_rpt"/>
<instance name="dram0_ddr0_rptr"/>
<instance name="dram_ddr_rptr"/>
<instance name="dram_ddr_pad_rptr"/>
<instance name="dram1_ddr1_rptr"/>
<instance name="dram_ddr_rptr_south"/>
<instance name="dram_ddr_pad_rptr_south"/>
<instance name="dram2_ddr2_rptr"/>
<instance name="dram_ddr_rptr"/>
<instance name="dram_ddr_pad_rptr"/>
<instance name="dram3_ddr3_rptr"/>
<instance name="dram_ddr_rptr_south"/>
<instance name="dram_ddr_pad_rptr_south"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3772" nStmts="0" nExprs="1738" nInputs="80" nOutputs="89" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="2022" />
</block>
<block name="bw_clk_cl_scbuf_cmp">
<input name="gclk"/>
<input name="cluster_cken"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="adbginit_l"/>
<input name="gdbginit_l"/>
<input name="si"/>
<input name="se"/>
<output name="dbginit_l"/>
<output name="cluster_grst_l"/>
<output name="rclk"/>
<output name="so"/>
<instance name="cluster_header"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="scbuf">
<input name="sctag_scbuf_fbrd_en_c3"/>
<input name="sctag_scbuf_fbrd_wl_c3"/>
<input name="sctag_scbuf_fbwr_wen_r2"/>
<input name="sctag_scbuf_fbwr_wl_r2"/>
<input name="sctag_scbuf_fbd_stdatasel_c3"/>
<input name="sctag_scbuf_stdecc_c3"/>
<input name="sctag_scbuf_evict_en_r0"/>
<input name="sctag_scbuf_wbwr_wen_c6"/>
<input name="sctag_scbuf_wbwr_wl_c6"/>
<input name="sctag_scbuf_wbrd_en_r0"/>
<input name="sctag_scbuf_wbrd_wl_r0"/>
<input name="sctag_scbuf_ev_dword_r0"/>
<input name="sctag_scbuf_rdma_wren_s2"/>
<input name="sctag_scbuf_rdma_wrwl_s2"/>
<input name="jbi_sctag_req"/>
<input name="jbi_scbuf_ecc"/>
<input name="sctag_scbuf_rdma_rden_r0"/>
<input name="sctag_scbuf_rdma_rdwl_r0"/>
<input name="sctag_scbuf_ctag_en_c7"/>
<input name="sctag_scbuf_ctag_c7"/>
<input name="sctag_scbuf_req_en_c7"/>
<input name="sctag_scbuf_word_c7"/>
<input name="sctag_scbuf_word_vld_c7"/>
<input name="scdata_scbuf_decc_out_c7"/>
<input name="dram_scbuf_data_r2"/>
<input name="dram_scbuf_ecc_r2"/>
<input name="cmp_gclk"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="global_shift_enable"/>
<input name="si"/>
<input name="cluster_cken"/>
<input name="ctu_tst_pre_grst_l"/>
<input name="ctu_tst_scanmode"/>
<input name="ctu_tst_scan_disable"/>
<input name="ctu_tst_macrotest"/>
<input name="ctu_tst_short_chain"/>
<output name="scbuf_sctag_ev_uerr_r5"/>
<output name="scbuf_sctag_ev_cerr_r5"/>
<output name="scbuf_jbi_ctag_vld"/>
<output name="scbuf_jbi_data"/>
<output name="scbuf_jbi_ue_err"/>
<output name="scbuf_sctag_rdma_uerr_c10"/>
<output name="scbuf_sctag_rdma_cerr_c10"/>
<output name="scbuf_scdata_fbdecc_c4"/>
<output name="scbuf_dram_data_mecc_r5"/>
<output name="scbuf_dram_wr_data_r5"/>
<output name="scbuf_dram_data_vld_r5"/>
<output name="so"/>
<instance name="bw_clk_cl_scbuf_cmp"/>
<instance name="test_stub_scan"/>
<instance name="scbuf_slowsig_buf"/>
<instance name="scbuf_slowsig_buf"/>
<instance name="scbuf_slowsig_buf"/>
<instance name="scbuf_sig_buf"/>
<instance name="scbuf_fbd"/>
<instance name="bw_r_rf16x160"/>
<instance name="bw_r_rf16x160"/>
<instance name="bw_r_rf16x160"/>
<instance name="bw_r_rf16x160"/>
<instance name="scbuf_rdmard"/>
<instance name="bw_r_rf16x160"/>
<instance name="bw_r_rf16x160"/>
<instance name="bw_r_rf16x160"/>
<instance name="bw_r_rf16x160"/>
<instance name="scbuf_evict"/>
<instance name="bw_r_rf16x160"/>
<instance name="bw_r_rf16x160"/>
<instance name="bw_r_rf16x160"/>
<instance name="bw_r_rf16x160"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="849" nStmts="0" nExprs="386" nInputs="37" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="463" />
</block>
<block name="scbuf_evict">
<input name="rclk"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="se"/>
<input name="sehold"/>
<input name="si"/>
<input name="sctag_scbuf_wbrd_en_r0"/>
<input name="wb_array_dout"/>
<input name="sctag_scbuf_evict_en_r0"/>
<input name="sctag_scbuf_ev_dword_r0"/>
<input name="sctag_scbuf_rdma_rden_r0"/>
<input name="rdma_array_dout"/>
<input name="sctag_scbuf_wbrd_wl_r0"/>
<input name="sctag_scbuf_wbwr_wen_c6"/>
<input name="sctag_scbuf_wbwr_wl_c6"/>
<input name="sctag_scbuf_rdma_rdwl_r0"/>
<input name="sctag_scbuf_rdma_wren_s2"/>
<input name="sctag_scbuf_rdma_wrwl_s2"/>
<input name="jbi_sctag_req"/>
<input name="jbi_scbuf_ecc"/>
<output name="so"/>
<output name="scbuf_dram_wr_data_r5_pb"/>
<output name="scbuf_dram_data_vld_r5_pb"/>
<output name="scbuf_dram_data_mecc_r5_pb"/>
<output name="scbuf_sctag_ev_uerr_r5_pb"/>
<output name="scbuf_sctag_ev_cerr_r5_pb"/>
<output name="sctag_scbuf_wbrd_en_r1_v1"/>
<output name="sctag_scbuf_wbrd_en_r1_v2"/>
<output name="sctag_scbuf_wbrd_en_r1_v3"/>
<output name="sctag_scbuf_wbrd_en_r1_v4"/>
<output name="sctag_scbuf_wbrd_wl_r1_v1"/>
<output name="sctag_scbuf_wbrd_wl_r1_v2"/>
<output name="sctag_scbuf_wbrd_wl_r1_v3"/>
<output name="sctag_scbuf_wbrd_wl_r1_v4"/>
<output name="sctag_scbuf_wbwr_wen_c8_v1"/>
<output name="sctag_scbuf_wbwr_wen_c8_v2"/>
<output name="sctag_scbuf_wbwr_wen_c8_v3"/>
<output name="sctag_scbuf_wbwr_wen_c8_v4"/>
<output name="sctag_scbuf_wbwr_wl_c8_v1"/>
<output name="sctag_scbuf_wbwr_wl_c8_v2"/>
<output name="sctag_scbuf_wbwr_wl_c8_v3"/>
<output name="sctag_scbuf_wbwr_wl_c8_v4"/>
<output name="sctag_scbuf_rdma_rden_r1_v1"/>
<output name="sctag_scbuf_rdma_rden_r1_v2"/>
<output name="sctag_scbuf_rdma_rden_r1_v3"/>
<output name="sctag_scbuf_rdma_rden_r1_v4"/>
<output name="sctag_scbuf_rdma_rdwl_r1_v1"/>
<output name="sctag_scbuf_rdma_rdwl_r1_v2"/>
<output name="sctag_scbuf_rdma_rdwl_r1_v3"/>
<output name="sctag_scbuf_rdma_rdwl_r1_v4"/>
<output name="sctag_scbuf_rdma_wren_s3"/>
<output name="sctag_scbuf_rdma_wren_s3_v4"/>
<output name="sctag_scbuf_rdma_wren_s3_v3"/>
<output name="sctag_scbuf_rdma_wren_s3_v2"/>
<output name="sctag_scbuf_rdma_wren_s3_v1"/>
<output name="sctag_scbuf_rdma_wrwl_s3_v1"/>
<output name="sctag_scbuf_rdma_wrwl_s3_v2"/>
<output name="sctag_scbuf_rdma_wrwl_s3_v3"/>
<output name="sctag_scbuf_rdma_wrwl_s3_v4"/>
<output name="rdma_array_din"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="zzecc_sctag_ecc39"/>
<instance name="zzecc_sctag_ecc39"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="624" nStmts="0" nExprs="208" nInputs="20" nOutputs="40" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="48" nOther="368" />
</block>
<block name="scbuf_fbd">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="sctag_scbuf_fbrd_en_c3"/>
<input name="sctag_scbuf_fbrd_wl_c3"/>
<input name="sctag_scbuf_fbwr_wen_r2"/>
<input name="sctag_scbuf_fbwr_wl_r2"/>
<input name="sctag_scbuf_fbd_stdatasel_c3"/>
<input name="sctag_scbuf_stdecc_c3"/>
<input name="dram_scbuf_data_r2"/>
<input name="dram_scbuf_ecc_r2"/>
<output name="so"/>
<output name="sctag_scbuf_fbrd_en_c3_v1"/>
<output name="sctag_scbuf_fbrd_en_c3_v2"/>
<output name="sctag_scbuf_fbrd_en_c3_v3"/>
<output name="sctag_scbuf_fbrd_en_c3_v4"/>
<output name="sctag_scbuf_fbrd_wl_c3_v1"/>
<output name="sctag_scbuf_fbrd_wl_c3_v2"/>
<output name="sctag_scbuf_fbrd_wl_c3_v3"/>
<output name="sctag_scbuf_fbrd_wl_c3_v4"/>
<output name="sctag_scbuf_fbwr_wen_r3"/>
<output name="sctag_scbuf_fbwr_wren_r3_v4"/>
<output name="sctag_scbuf_fbwr_wren_r3_v3"/>
<output name="sctag_scbuf_fbwr_wren_r3_v2"/>
<output name="sctag_scbuf_fbwr_wren_r3_v1"/>
<output name="sctag_scbuf_fbwr_wl_r3_v1"/>
<output name="sctag_scbuf_fbwr_wl_r3_v2"/>
<output name="sctag_scbuf_fbwr_wl_r3_v3"/>
<output name="sctag_scbuf_fbwr_wl_r3_v4"/>
<output name="fb_array_din"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="128" nStmts="0" nExprs="31" nInputs="11" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="19" nOther="78" />
</block>
<block name="scbuf_rdmard">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="sctag_scbuf_ctag_en_c7"/>
<input name="sctag_scbuf_ctag_c7"/>
<input name="sctag_scbuf_req_en_c7"/>
<input name="scdata_scbuf_decc_out_c7"/>
<input name="sctag_scbuf_word_c7"/>
<input name="sctag_scbuf_word_vld_c7"/>
<output name="so"/>
<output name="scdata_scbuf_decc_out_c7_buf"/>
<output name="scbuf_jbi_ctag_vld"/>
<output name="scbuf_jbi_data"/>
<output name="scbuf_jbi_ue_err"/>
<output name="scbuf_sctag_rdma_uerr_c10"/>
<output name="scbuf_sctag_rdma_cerr_c10"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="zzecc_sctag_ecc39"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="337" nStmts="0" nExprs="124" nInputs="9" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="193" />
</block>
<block name="scbuf_sig_buf">
<input name="scbuf_scdata_fbdecc_c4_pb"/>
<input name="scbuf_dram_wr_data_r5_pb"/>
<input name="scbuf_dram_data_vld_r5_pb"/>
<input name="scbuf_dram_data_mecc_r5_pb"/>
<input name="scbuf_sctag_ev_uerr_r5_pb"/>
<input name="scbuf_sctag_ev_cerr_r5_pb"/>
<output name="scbuf_scdata_fbdecc_c4"/>
<output name="scbuf_dram_wr_data_r5"/>
<output name="scbuf_dram_data_vld_r5"/>
<output name="scbuf_dram_data_mecc_r5"/>
<output name="scbuf_sctag_ev_uerr_r5"/>
<output name="scbuf_sctag_ev_cerr_r5"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="19" nStmts="0" nExprs="0" nInputs="6" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="13" />
</block>
<block name="scbuf_slowsig_buf">
<input name="mem_write_disable"/>
<input name="sehold"/>
<input name="se"/>
<input name="arst_l"/>
<output name="mem_write_disable_buf"/>
<output name="sehold_buf"/>
<output name="se_buf"/>
<output name="arst_l_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="13" nStmts="0" nExprs="0" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="9" />
</block>
<block name="bw_clk_cl_sctag_cmp">
<input name="gclk"/>
<input name="cluster_cken"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="adbginit_l"/>
<input name="gdbginit_l"/>
<input name="si"/>
<input name="se"/>
<output name="dbginit_l"/>
<output name="cluster_grst_l"/>
<output name="rclk"/>
<output name="so"/>
<instance name="cluster_header"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="sctag">
<input name="pcx_sctag_data_rdy_px1"/>
<input name="pcx_sctag_data_px2"/>
<input name="pcx_sctag_atm_px1"/>
<input name="cpx_sctag_grant_cx"/>
<input name="scdata_sctag_decc_c6"/>
<input name="scbuf_sctag_ev_uerr_r5"/>
<input name="scbuf_sctag_ev_cerr_r5"/>
<input name="scbuf_sctag_rdma_uerr_c10"/>
<input name="scbuf_sctag_rdma_cerr_c10"/>
<input name="dram_sctag_rd_ack"/>
<input name="dram_sctag_wr_ack"/>
<input name="dram_sctag_chunk_id_r0"/>
<input name="dram_sctag_data_vld_r0"/>
<input name="dram_sctag_rd_req_id_r0"/>
<input name="dram_sctag_secc_err_r2"/>
<input name="dram_sctag_mecc_err_r2"/>
<input name="dram_sctag_scb_mecc_err"/>
<input name="dram_sctag_scb_secc_err"/>
<input name="jbi_sctag_req_vld"/>
<input name="jbi_sctag_req"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="adbginit_l"/>
<input name="gdbginit_l"/>
<input name="cluster_cken"/>
<input name="cmp_gclk"/>
<input name="global_shift_enable"/>
<input name="ctu_sctag_mbisten"/>
<input name="ctu_sctag_scanin"/>
<input name="scdata_sctag_scanout"/>
<input name="ctu_tst_macrotest"/>
<input name="ctu_tst_pre_grst_l"/>
<input name="ctu_tst_scan_disable"/>
<input name="ctu_tst_scanmode"/>
<input name="ctu_tst_short_chain"/>
<input name="efc_sctag_fuse_clk1"/>
<input name="efc_sctag_fuse_clk2"/>
<input name="efc_sctag_fuse_ashift"/>
<input name="efc_sctag_fuse_dshift"/>
<input name="efc_sctag_fuse_data"/>
<output name="sctag_cpx_req_cq"/>
<output name="sctag_cpx_atom_cq"/>
<output name="sctag_cpx_data_ca"/>
<output name="sctag_pcx_stall_pq"/>
<output name="sctag_jbi_por_req"/>
<output name="sctag_scdata_way_sel_c2"/>
<output name="sctag_scdata_rd_wr_c2"/>
<output name="sctag_scdata_set_c2"/>
<output name="sctag_scdata_col_offset_c2"/>
<output name="sctag_scdata_word_en_c2"/>
<output name="sctag_scdata_fbrd_c3"/>
<output name="sctag_scdata_fb_hit_c3"/>
<output name="sctag_scdata_stdecc_c2"/>
<output name="sctag_scbuf_stdecc_c3"/>
<output name="sctag_scbuf_fbrd_en_c3"/>
<output name="sctag_scbuf_fbrd_wl_c3"/>
<output name="sctag_scbuf_fbwr_wen_r2"/>
<output name="sctag_scbuf_fbwr_wl_r2"/>
<output name="sctag_scbuf_fbd_stdatasel_c3"/>
<output name="sctag_scbuf_wbwr_wen_c6"/>
<output name="sctag_scbuf_wbwr_wl_c6"/>
<output name="sctag_scbuf_wbrd_en_r0"/>
<output name="sctag_scbuf_wbrd_wl_r0"/>
<output name="sctag_scbuf_ev_dword_r0"/>
<output name="sctag_scbuf_evict_en_r0"/>
<output name="sctag_scbuf_rdma_wren_s2"/>
<output name="sctag_scbuf_rdma_wrwl_s2"/>
<output name="sctag_scbuf_rdma_rdwl_r0"/>
<output name="sctag_scbuf_rdma_rden_r0"/>
<output name="sctag_scbuf_ctag_en_c7"/>
<output name="sctag_scbuf_ctag_c7"/>
<output name="sctag_scbuf_word_c7"/>
<output name="sctag_scbuf_req_en_c7"/>
<output name="sctag_scbuf_word_vld_c7"/>
<output name="sctag_dram_rd_req"/>
<output name="sctag_dram_rd_dummy_req"/>
<output name="sctag_dram_rd_req_id"/>
<output name="sctag_dram_addr"/>
<output name="sctag_dram_wr_req"/>
<output name="sctag_jbi_iq_dequeue"/>
<output name="sctag_jbi_wib_dequeue"/>
<output name="sctag_dbgbus_out"/>
<output name="sctag_clk_tr"/>
<output name="sctag_ctu_mbistdone"/>
<output name="sctag_ctu_mbisterr"/>
<output name="sctag_ctu_scanout"/>
<output name="sctag_scbuf_scanout"/>
<output name="sctag_efc_fuse_data"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_slow_rptr"/>
<instance name="bw_clk_cl_sctag_cmp"/>
<instance name="sctag_sig_rptr"/>
<instance name="sctag_stdatarep"/>
<instance name="sctag_stdatarep"/>
<instance name="sctag_tagctlrep"/>
<instance name="sctag_vuaddp_ctl"/>
<instance name="sctag_vuad_dpm"/>
<instance name="sctag_vd_dp"/>
<instance name="sctag_ua_dp"/>
<instance name="bw_r_l2t"/>
<instance name="sctag_tagl_dp"/>
<instance name="sctag_tagl_dp"/>
<instance name="sctag_tagdp_ctl"/>
<instance name="sctag_tagdp"/>
<instance name="sctag_slow_rptr"/>
<instance name="test_stub_bist"/>
<instance name="sctag_mbist"/>
<instance name="sctag_tagctl"/>
<instance name="sctag_mbctl"/>
<instance name="sctag_min_rptr"/>
<instance name="bw_r_rf16x128d"/>
<instance name="bw_r_cm16x40"/>
<instance name="sctag_slow_rptr"/>
<instance name="sctag_fbctl"/>
<instance name="bw_r_cm16x40b"/>
<instance name="sctag_arbdatadp"/>
<instance name="sctag_arbaddrdp"/>
<instance name="sctag_arbctl"/>
<instance name="sctag_arbdecdp"/>
<instance name="sctag_wbctl"/>
<instance name="bw_r_cm16x40b"/>
<instance name="sctag_iqdp"/>
<instance name="sctag_iqctl"/>
<instance name="bw_r_rf16x160"/>
<instance name="sctag_oqctl"/>
<instance name="bw_r_rf16x160"/>
<instance name="sctag_oqdp"/>
<instance name="sctag_dirvec_dp"/>
<instance name="sctag_decc_ctl"/>
<instance name="sctag_deccdp"/>
<instance name="sctag_csr"/>
<instance name="sctag_csr_ctl"/>
<instance name="sctag_snpctl"/>
<instance name="sctag_snpdp"/>
<instance name="sctag_evicttag_dp"/>
<instance name="bw_r_cm16x40b"/>
<instance name="sctag_rdmatctl"/>
<instance name="sctag_dbgdp"/>
<instance name="sctag_retbuf"/>
<instance name="sctag_retdp"/>
<instance name="sctag_retbuf"/>
<instance name="sctag_scbufrep"/>
<instance name="sctag_dirrep"/>
<instance name="bw_r_rf32x108"/>
<instance name="sctag_vuadcol_dp"/>
<instance name="bw_r_rf32x108"/>
<instance name="bw_r_rf32x108"/>
<instance name="sctag_vuadcol_dp"/>
<instance name="bw_r_rf32x108"/>
<instance name="sctag_vuad_io"/>
<instance name="bw_r_rf32x108"/>
<instance name="sctag_vuadcol_dp"/>
<instance name="bw_r_rf32x108"/>
<instance name="bw_r_rf32x108"/>
<instance name="sctag_vuadcol_dp"/>
<instance name="bw_r_rf32x108"/>
<instance name="bw_r_rf32x108"/>
<instance name="sctag_vuadcol_dp"/>
<instance name="bw_r_rf32x108"/>
<instance name="bw_r_rf32x108"/>
<instance name="sctag_vuadcol_dp"/>
<instance name="bw_r_rf32x108"/>
<instance name="sctag_vuad_io"/>
<instance name="bw_r_rf32x108"/>
<instance name="sctag_vuadcol_dp"/>
<instance name="bw_r_rf32x108"/>
<instance name="bw_r_rf32x108"/>
<instance name="sctag_vuadcol_dp"/>
<instance name="bw_r_rf32x108"/>
<instance name="sctag_vuad_ctl"/>
<instance name="bw_r_dcm"/>
<instance name="sctag_dir_ctl"/>
<instance name="sctag_dir_ctl"/>
<instance name="sctag_dir_in"/>
<instance name="sctag_dir_in"/>
<instance name="sctag_dir_in"/>
<instance name="sctag_dir_in"/>
<instance name="bw_r_dcm"/>
<instance name="sctag_dir_out"/>
<instance name="sctag_dir_out"/>
<instance name="sctag_dir_out"/>
<instance name="sctag_dir_out"/>
<instance name="sctag_dirl_buf"/>
<instance name="sctag_dirl_buf"/>
<instance name="bw_r_dcm"/>
<instance name="sctag_dir_ctl"/>
<instance name="sctag_dir_ctl"/>
<instance name="sctag_dir_in"/>
<instance name="sctag_dir_in"/>
<instance name="sctag_dir_in"/>
<instance name="sctag_dir_in"/>
<instance name="bw_r_dcm"/>
<instance name="bw_r_dcm"/>
<instance name="sctag_dir_ctl"/>
<instance name="sctag_dir_ctl"/>
<instance name="sctag_dir_in"/>
<instance name="sctag_dir_in"/>
<instance name="sctag_dir_in"/>
<instance name="sctag_dir_in"/>
<instance name="bw_r_dcm"/>
<instance name="sctag_dir_out"/>
<instance name="sctag_dir_out"/>
<instance name="sctag_dir_out"/>
<instance name="sctag_dir_out"/>
<instance name="sctag_dirl_buf"/>
<instance name="sctag_dirl_buf"/>
<instance name="bw_r_dcm"/>
<instance name="sctag_dir_ctl"/>
<instance name="sctag_dir_ctl"/>
<instance name="sctag_dir_in"/>
<instance name="sctag_dir_in"/>
<instance name="sctag_dir_in"/>
<instance name="sctag_dir_in"/>
<instance name="bw_r_dcm"/>
<instance name="sctag_dirg_buf"/>
<instance name="cmp_sram_redhdr"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="7261" nStmts="0" nExprs="3474" nInputs="40" nOutputs="48" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3787" />
</block>
<block name="sctag_arbaddrdp">
<input name="iq_arbdp_addr_px2"/>
<input name="snpq_arbdp_addr_px2"/>
<input name="evicttag_addr_px2"/>
<input name="arbdata_wr_data_c2"/>
<input name="tagdp_evict_tag_c4"/>
<input name="csr_wr_dirpinj_en"/>
<input name="mux2_snpsel_px2"/>
<input name="mux3_bufsel_px2"/>
<input name="mux4_c1sel_px2"/>
<input name="inc_tag_ecc_cnt_c3_n"/>
<input name="data_ecc_idx_reset"/>
<input name="data_ecc_idx_en"/>
<input name="sel_vuad_bist_px2"/>
<input name="sel_decc_or_bist_idx"/>
<input name="sel_diag_addr_px2"/>
<input name="sel_tecc_addr_px2"/>
<input name="sel_decc_addr_px2"/>
<input name="sel_diag_tag_addr_px2"/>
<input name="sel_lkup_stalled_tag_px2"/>
<input name="arbctl_imiss_hit_c10"/>
<input name="tagctl_rd64_complete_c11"/>
<input name="arbctl_imiss_hit_c4"/>
<input name="sel_c2_stall_idx_c1"/>
<input name="bist_data_set_c1"/>
<input name="bist_data_enable_c1"/>
<input name="bist_vuad_idx_px1"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="diag_or_tecc_write_px2"/>
<input name="sel_way_px2"/>
<output name="tagdp_evict_tag_c4_buf"/>
<output name="so"/>
<output name="arbdp_tag_idx_px2"/>
<output name="arbdp_vuad_idx1_px2"/>
<output name="arbdp_vuad_idx2_px2"/>
<output name="arbdp_tagdata_px2"/>
<output name="arbdp_cam_addr_px2"/>
<output name="arbdp_new_addr5to4_px2"/>
<output name="arbdp_addr_c1c2comp_c1"/>
<output name="arbdp_addr_c1c3comp_c1"/>
<output name="idx_c1c2comp_c1"/>
<output name="idx_c1c3comp_c1"/>
<output name="idx_c1c4comp_c1"/>
<output name="idx_c1c5comp_c1"/>
<output name="arbdp_word_addr_c1"/>
<output name="arbdp_ioaddr_c1"/>
<output name="arbdp_addr5to4_c1"/>
<output name="arbdp_addr3to2_c1"/>
<output name="arbdp_diag_wr_way_c2"/>
<output name="sctag_scdata_set_c2"/>
<output name="arbaddr_addr22_c2"/>
<output name="arbdp_addr5to4_c2"/>
<output name="arbdp_addr_start_c2"/>
<output name="arbaddr_idx_c3"/>
<output name="dir_cam_addr_c3"/>
<output name="arbdp_dir_wr_par_c3"/>
<output name="arbdp_addr11to8_c3"/>
<output name="arbdp_addr5to4_c3"/>
<output name="arbdp_dbg_addr_c3"/>
<output name="c1_addr_eq_wb_c4"/>
<output name="arbdp_rdmatctl_addr_c6"/>
<output name="arbdp_waddr_c6"/>
<output name="arbdp_word_addr_c6"/>
<output name="arbdp_byte_addr_c6"/>
<output name="arbdp_addr22_c7"/>
<output name="arbdp_csr_addr_c9"/>
<output name="rdmard_addr_c12"/>
<output name="arbdp_line_addr_c7"/>
<output name="arbdp_inst_byte_addr_c7"/>
<output name="arbdp_oqdp_l1_index_c7"/>
<output name="arbaddrdp_addr2_c8"/>
<output name="data_ecc_idx"/>
<output name="tag_wrdata_px2"/>
<instance name="zzecc_sctag_30b_cor"/>
<instance name="zzpar32"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="clken_buf"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="613" nStmts="0" nExprs="207" nInputs="31" nOutputs="43" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="49" nOther="357" />
</block>
<block name="sctag_arbctl">
<input name="oqctl_arbctl_full_px2"/>
<input name="mbctl_arbctl_vld_px1"/>
<input name="mbctl_arbctl_cnt12_px2_prev"/>
<input name="mbctl_arbctl_snp_cnt8_px1"/>
<input name="wbctl_arbctl_full_px1"/>
<input name="mbctl_arbctl_hit_c3"/>
<input name="fbctl_arbctl_vld_px1"/>
<input name="iq_arbctl_vld_px2"/>
<input name="iq_arbctl_vbit_px2"/>
<input name="iq_arbctl_atm_px2"/>
<input name="iq_arbctl_csr_px2"/>
<input name="iq_arbctl_st_px2"/>
<input name="snpq_arbctl_vld_px1"/>
<input name="tagctl_decc_data_sel_c8"/>
<input name="tagctl_rdma_vld_px1"/>
<input name="data_ecc_active_c3"/>
<input name="decc_tag_acc_en_px2"/>
<input name="mbctl_nondep_fbhit_c3"/>
<input name="mbist_arb_l2d_en"/>
<input name="bist_vuad_rd_en_px1"/>
<input name="arbdp_inst_fb_c2"/>
<input name="arbdp_ioaddr_c1_39to37"/>
<input name="arbdp_ioaddr_c1_35to33"/>
<input name="size_field_c8"/>
<input name="word_lower_cmp_c8"/>
<input name="word_upper_cmp_c8"/>
<input name="arbaddrdp_addr2_c8"/>
<input name="arbdp_inst_size_c7"/>
<input name="arbdp_diag_wr_way_c2"/>
<input name="arbdp_inst_byte_addr_c7"/>
<input name="arbdp_inst_way_c1"/>
<input name="arbdp_tecc_c1"/>
<input name="fbctl_arbdp_way_px2"/>
<input name="arbdp_inst_mb_c2"/>
<input name="arbdp_inst_fb_c1"/>
<input name="arbdp_inst_dep_c2"/>
<input name="tagctl_hit_l2orfb_c3"/>
<input name="tagdp_arbctl_par_err_c3"/>
<input name="invalid_evict_c3"/>
<input name="arbdp_inst_nc_c3"/>
<input name="arbdp_cpuid_c3"/>
<input name="arbdp_cpuid_c4"/>
<input name="arbdp_cpuid_c5"/>
<input name="arbdp_cpuid_c6"/>
<input name="arbdp_l1way_c3"/>
<input name="arbdp_addr11to8_c3"/>
<input name="arbdp_new_addr5to4_px2"/>
<input name="arbdp_addr5to4_c1"/>
<input name="arbdp_addr5to4_c2"/>
<input name="arbdp_addr5to4_c3"/>
<input name="arbdp_inst_fb_c3"/>
<input name="arbdp_inst_mb_c3"/>
<input name="arbdp_inst_tecc_c3"/>
<input name="arbdp_inst_bufidhi_c1"/>
<input name="arbdp_inst_bufid1_c1"/>
<input name="arbdp_inst_mb_c1"/>
<input name="arbdp_evict_c1"/>
<input name="arbdp_inst_rqtyp_c1"/>
<input name="arbdp_inst_rsvd_c1"/>
<input name="arbdp_inst_nc_c1"/>
<input name="arbdp_word_addr_c1"/>
<input name="arbdp_inst_ctrue_c1"/>
<input name="arbdp_inst_size_c1"/>
<input name="arbdp_addr_start_c2"/>
<input name="arbdp_rdma_inst_c2"/>
<input name="arbdp_inst_bufidlo_c2"/>
<input name="arbdp_inst_rqtyp_c2"/>
<input name="arbdp_inst_rqtyp_c6"/>
<input name="arbaddr_addr22_c2"/>
<input name="bist_acc_vd_px1"/>
<input name="mbist_arbctl_l2t_write"/>
<input name="l2_bypass_mode_on"/>
<input name="rclk"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="dbginit_l"/>
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<output name="arbctl_mbctl_inval_inst_c2"/>
<output name="arbctl_acc_vd_c2"/>
<output name="arbctl_acc_ua_c2"/>
<output name="so"/>
<output name="mux1_mbsel_px2"/>
<output name="mux2_snpsel_px2"/>
<output name="mux3_bufsel_px2"/>
<output name="mux4_c1sel_px2"/>
<output name="data_ecc_idx_en"/>
<output name="data_ecc_idx_reset"/>
<output name="sel_tecc_addr_px2"/>
<output name="sel_decc_addr_px2"/>
<output name="sel_diag_addr_px2"/>
<output name="sel_diag_tag_addr_px2"/>
<output name="inc_tag_ecc_cnt_c3_n"/>
<output name="sel_lkup_stalled_tag_px2"/>
<output name="bist_or_diag_acc_c1"/>
<output name="sel_decc_or_bist_idx"/>
<output name="sel_vuad_bist_px2"/>
<output name="arbctl_mbctl_inst_vld_c2"/>
<output name="arbctl_fbctl_inst_vld_c2"/>
<output name="arbctl_inst_vld_c2"/>
<output name="arbctl_tagctl_inst_vld_c2"/>
<output name="arbctl_wbctl_inst_vld_c2"/>
<output name="arbctl_imiss_hit_c10"/>
<output name="arbctl_imiss_hit_c4"/>
<output name="arbctl_evict_c3"/>
<output name="arbctl_evict_c4"/>
<output name="sel_c2_stall_idx_c1"/>
<output name="arbctl_vuad_acc_px2"/>
<output name="arbctl_tag_wr_px2"/>
<output name="arbctl_vuad_idx2_sel_px2_n"/>
<output name="arbctl_mb_camen_px2"/>
<output name="arbctl_fbctl_fbsel_c1"/>
<output name="arbctl_mbctl_mbsel_c1"/>
<output name="arbctl_iqsel_px2"/>
<output name="arbctl_evict_vld_c2"/>
<output name="arbctl_inst_diag_c1"/>
<output name="arbctl_inst_vld_c1"/>
<output name="scdata_fbrd_c3"/>
<output name="arbctl_mbctl_ctrue_c9"/>
<output name="arbctl_mbctl_cas1_hit_c8"/>
<output name="arbctl_decc_data_sel_c9"/>
<output name="arbctl_tecc_way_c2"/>
<output name="arbctl_l2tag_vld_c4"/>
<output name="dword_mask_c8"/>
<output name="arbctl_fill_vld_c2"/>
<output name="arbctl_imiss_vld_c2"/>
<output name="arbctl_normal_tagacc_c2"/>
<output name="arbctl_tagdp_tecc_c2"/>
<output name="arbctl_dir_vld_c3_l"/>
<output name="arbctl_dc_rd_en_c3"/>
<output name="arbctl_ic_rd_en_c3"/>
<output name="arbctl_dc_wr_en_c3"/>
<output name="arbctl_ic_wr_en_c3"/>
<output name="arbctl_dir_panel_dcd_c3"/>
<output name="arbctl_dir_panel_icd_c3"/>
<output name="arbctl_lkup_bank_ena_dcd_c3"/>
<output name="arbctl_lkup_bank_ena_icd_c3"/>
<output name="arbctl_inval_mask_dcd_c3"/>
<output name="arbctl_inval_mask_icd_c3"/>
<output name="arbctl_wr_dc_dir_entry_c3"/>
<output name="arbctl_wr_ic_dir_entry_c3"/>
<output name="dir_addr_c9"/>
<output name="arbctl_dir_wr_en_c4"/>
<output name="arbctl_csr_wr_en_c7"/>
<output name="arbctl_csr_rd_en_c7"/>
<output name="arbctl_evict_c5"/>
<output name="arbctl_waysel_gate_c2"/>
<output name="arbctl_data_diag_st_c2"/>
<output name="arbctl_inval_inst_c2"/>
<output name="arbctl_inst_diag_c2"/>
<output name="decdp_ld64_inst_c1"/>
<output name="arbctl_waysel_inst_vld_c2"/>
<output name="arbctl_coloff_inst_vld_c2"/>
<output name="arbctl_rdwr_inst_vld_c2"/>
<output name="ic_inval_vld_c7"/>
<output name="dc_inval_vld_c7"/>
<output name="arbctl_inst_l2data_vld_c6"/>
<output name="arbctl_csr_wr_en_c3"/>
<output name="arbctl_csr_rd_en_c3"/>
<output name="arbctl_diag_complete_c3"/>
<output name="arbctl_tagctl_pst_with_ctrue_c1"/>
<output name="arbctl_csr_st_c2"/>
<output name="arbctl_mbctl_hit_off_c1"/>
<output name="arbctl_pst_ctrue_en_c8"/>
<output name="arbctl_evict_tecc_vld_c2"/>
<output name="arbctl_fbctl_hit_off_c1"/>
<output name="arbctl_wbctl_hit_off_c1"/>
<output name="arbctl_inst_l2vuad_vld_c6"/>
<output name="arbctl_inst_l2tag_vld_c6"/>
<output name="arbctl_snpsel_c1"/>
<output name="arbctl_dbgdp_inst_vld_c3"/>
<output name="decdp_tagctl_wr_c1"/>
<output name="decdp_pst_inst_c2"/>
<output name="decdp_fwd_req_c2"/>
<output name="decdp_swap_inst_c2"/>
<output name="decdp_imiss_inst_c2"/>
<output name="decdp_inst_int_c2"/>
<output name="decdp_inst_int_c1"/>
<output name="decdp_ld64_inst_c2"/>
<output name="decdp_bis_inst_c3"/>
<output name="decdp_rmo_st_c3"/>
<output name="decdp_strst_inst_c2"/>
<output name="decdp_wr8_inst_c2"/>
<output name="decdp_wr64_inst_c2"/>
<output name="decdp_st_inst_c2"/>
<output name="decdp_st_inst_c3"/>
<output name="decdp_st_with_ctrue_c2"/>
<output name="decdp_ld_inst_c2"/>
<output name="arbdp_dword_st_c2"/>
<output name="arbdp_pst_with_ctrue_c2"/>
<output name="decdp_cas1_inst_c2"/>
<output name="decdp_cas2_inst_c2"/>
<output name="decdp_cas2_from_mb_c2"/>
<output name="decdp_cas2_from_mb_ctrue_c2"/>
<output name="arbctl_inst_l2vuad_vld_c3"/>
<output name="write_req_c3"/>
<output name="atomic_req_c3"/>
<output name="prim_req_c3"/>
<output name="decdp_pf_inst_c5"/>
<output name="decdp_strld_inst_c6"/>
<output name="decdp_atm_inst_c6"/>
<output name="store_err_c8"/>
<output name="arbdp_tecc_inst_mb_c8"/>
<output name="arbctl_tagdp_perr_vld_c2"/>
<output name="arbdp_tagctl_pst_no_ctrue_c2"/>
<output name="arbdp_mbctl_pst_no_ctrue_c2"/>
<output name="arbdp_vuadctl_pst_no_ctrue_c2"/>
<output name="arbctl_tecc_c2"/>
<output name="vuadctl_no_bypass_px2"/>
<output name="sel_way_px2"/>
<output name="diag_or_tecc_write_px2"/>
<output name="arbctl_tag_rd_px2"/>
<output name="arbctl_tag_way_px2"/>
<output name="mux1_mbsel_px1"/>
<output name="wr8_inst_no_ctrue_c1"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3573" nStmts="0" nExprs="1199" nInputs="79" nOutputs="137" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="285" nOther="2089" />
</block>
<block name="sctag_arbdatadp">
<input name="iq_arbdp_data_px2"/>
<input name="snpq_arbdp_data_px2"/>
<input name="mb_data_read_data"/>
<input name="mbctl_arb_l2rd_en"/>
<input name="mux2_snpsel_px2"/>
<input name="mux3_bufsel_px2"/>
<input name="mux4_c1sel_px2"/>
<input name="arbctl_decc_data_sel_c9"/>
<input name="bist_or_diag_acc_c1"/>
<input name="arbdp_poison_c1"/>
<input name="bist_data_data_c1"/>
<input name="bist_data_enable_c1"/>
<input name="deccdp_arbdp_data_c8"/>
<input name="dword_mask_c8"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="so"/>
<output name="arbdp_oqdp_int_ret_c7"/>
<output name="arbdp_store_data_c2"/>
<output name="arbdata_wr_data_c2"/>
<output name="mbdata_inst_data_c8"/>
<output name="csr_inst_wr_data_c8"/>
<output name="csr_bist_wr_data_c8"/>
<output name="word_lower_cmp_c8"/>
<output name="word_upper_cmp_c8"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="zzecc_sctag_pgen_32b"/>
<instance name="zzecc_sctag_pgen_32b"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="504" nStmts="0" nExprs="200" nInputs="17" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="292" />
</block>
<block name="sctag_arbdecdp">
<input name="snpq_arbdp_inst_px2"/>
<input name="iq_arbdp_inst_px2"/>
<input name="mb_data_read_data"/>
<input name="mbctl_arbdp_ctrue_px2"/>
<input name="mbctl_arb_l2rd_en"/>
<input name="fbctl_arbdp_entry_px2"/>
<input name="fbctl_arbdp_tecc_px2"/>
<input name="l2_steering_tid"/>
<input name="fbctl_arbdp_way_px2"/>
<input name="mux1_mbsel_px2"/>
<input name="mux2_snpsel_px2"/>
<input name="mux3_bufsel_px2"/>
<input name="mux4_c1sel_px2"/>
<input name="prim_req_c3"/>
<input name="write_req_c3"/>
<input name="atomic_req_c3"/>
<input name="si"/>
<input name="se"/>
<input name="rclk"/>
<input name="arbdp_byte_addr_c6"/>
<output name="so"/>
<output name="arbdp_inst_c8"/>
<output name="arbdp_inst_way_c1"/>
<output name="arbdp_tecc_c1"/>
<output name="arbdp_poison_c1"/>
<output name="arbdp_inst_mb_entry_c1"/>
<output name="arbdp_inst_fb_c1"/>
<output name="arbdp_inst_mb_c1"/>
<output name="arbdp_evict_c1"/>
<output name="arbdp_inst_rqtyp_c1"/>
<output name="arbdp_inst_rsvd_c1"/>
<output name="arbdp_inst_nc_c1"/>
<output name="arbdp_inst_size_c1"/>
<output name="arbdp_inst_bufidhi_c1"/>
<output name="arbdp_inst_bufid1_c1"/>
<output name="arbdp_inst_ctrue_c1"/>
<output name="arbdp_inst_fb_c2"/>
<output name="arbdp_inst_mb_c2"/>
<output name="arbdp_rdma_entry_c3"/>
<output name="arbdp_rdma_inst_c1"/>
<output name="arbdp_rdma_inst_c2"/>
<output name="arbdp_inst_dep_c2"/>
<output name="arbdp_inst_way_c2"/>
<output name="arbdp_inst_rqtyp_c2"/>
<output name="arbdp_inst_bufidlo_c2"/>
<output name="arbdp_inst_rqtyp_c6"/>
<output name="arbdp_inst_way_c3"/>
<output name="arbdp_inst_fb_c3"/>
<output name="arbdp_inst_mb_c3"/>
<output name="arbdp_inst_tecc_c3"/>
<output name="arbdp_inst_nc_c3"/>
<output name="arbdp_l1way_c3"/>
<output name="arbdec_dbgdp_inst_c3"/>
<output name="arbdp_cpuid_c3"/>
<output name="arbdp_cpuid_c4"/>
<output name="arbdp_cpuid_c5"/>
<output name="arbdp_cpuid_c6"/>
<output name="arbdp_int_bcast_c5"/>
<output name="arbdp_inst_l1way_c7"/>
<output name="arbdp_inst_size_c7"/>
<output name="arbdp_inst_tid_c7"/>
<output name="arbdp_inst_cpuid_c7"/>
<output name="arbdp_inst_nc_c7"/>
<output name="arbdec_ctag_c6"/>
<output name="arbdp_async_bit_c8"/>
<output name="size_field_c8"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="437" nStmts="0" nExprs="117" nInputs="20" nOutputs="46" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="88" nOther="232" />
</block>
<block name="sctag_csr">
<input name="csr_inst_wr_data_c8"/>
<input name="csr_bist_read_data"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="si"/>
<input name="se"/>
<input name="dbginit_l"/>
<input name="rclk"/>
<input name="csr_erren_wr_en_c8"/>
<input name="csr_ctl_wr_en_c8"/>
<input name="csr_errstate_wr_en_c8"/>
<input name="csr_errinj_wr_en_c8"/>
<input name="csr_rd_mux1_sel_c7"/>
<input name="csr_rd_mux2_sel_c7"/>
<input name="csr_rd_mux3_sel_c7"/>
<input name="arbdp_csr_addr_c9"/>
<input name="evict_addr"/>
<input name="rdmard_addr_c12"/>
<input name="dir_addr_c9"/>
<input name="scrub_addr_way"/>
<input name="data_ecc_idx"/>
<input name="err_state_in_rw"/>
<input name="err_state_in_mec"/>
<input name="err_state_in_meu"/>
<input name="err_state_in"/>
<input name="mux1_synd_sel"/>
<input name="mux2_synd_sel"/>
<input name="csr_synd_wr_en"/>
<input name="vuad_syndrome_c9"/>
<input name="lda_syndrome_c9"/>
<input name="wr_enable_tid_c9"/>
<input name="csr_tid_wr_en"/>
<input name="csr_async_wr_en"/>
<input name="set_async_c9"/>
<input name="error_rw_en"/>
<input name="diag_wr_en"/>
<input name="mux1_addr_sel"/>
<input name="mux2_addr_sel"/>
<input name="csr_addr_wr_en"/>
<input name="arbctl_dir_wr_en_c4"/>
<input name="oqdp_tid_c8"/>
<output name="so"/>
<output name="csr_fbctl_scrub_ready"/>
<output name="l2_bypass_mode_on"/>
<output name="csr_fbctl_l2off"/>
<output name="csr_tagctl_l2off"/>
<output name="csr_wbctl_l2off"/>
<output name="csr_mbctl_l2off"/>
<output name="csr_vuad_l2off"/>
<output name="l2_dir_map_on"/>
<output name="l2_dbg_en"/>
<output name="l2_steering_tid"/>
<output name="error_nceen"/>
<output name="error_ceen"/>
<output name="csr_wr_dirpinj_en"/>
<output name="oneshot_dir_clear_c3"/>
<output name="csr_rd_data_c8"/>
<output name="error_status_veu"/>
<output name="error_status_vec"/>
<output name="sctag_clk_tr"/>
<instance name="dffrl_async"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux3ds"/>
<instance name="dffe"/>
<instance name="dffrl"/>
<instance name="mux4ds"/>
<instance name="mux3ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="579" nStmts="0" nExprs="201" nInputs="41" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="38" nOther="340" />
</block>
<block name="sctag_csr_ctl">
<input name="arbctl_csr_wr_en_c7"/>
<input name="arbdp_word_addr_c6"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="rst_tri_en"/>
<input name="vuad_error_c8"/>
<input name="dir_error_c8"/>
<input name="decc_spcd_corr_err_c8"/>
<input name="decc_spcd_uncorr_err_c8"/>
<input name="decc_scrd_corr_err_c8"/>
<input name="decc_scrd_uncorr_err_c8"/>
<input name="decc_spcfb_corr_err_c8"/>
<input name="decc_spcfb_uncorr_err_c8"/>
<input name="decc_bscd_corr_err_c8"/>
<input name="decc_bscd_uncorr_err_c8"/>
<input name="tag_error_c8"/>
<input name="data_ecc_active_c3"/>
<input name="l2_dir_map_on"/>
<input name="dbginit_l"/>
<input name="dram_scb_secc_err_d1"/>
<input name="dram_scb_mecc_err_d1"/>
<input name="fbctl_uncorr_err_c8"/>
<input name="fbctl_corr_err_c8"/>
<input name="fbctl_bsc_corr_err_c12"/>
<input name="fbctl_ld64_fb_hit_c12"/>
<input name="ev_uerr_r6"/>
<input name="ev_cerr_r6"/>
<input name="rdmard_uerr_c12"/>
<input name="rdmard_cerr_c12"/>
<input name="error_status_vec"/>
<input name="error_status_veu"/>
<input name="store_err_c8"/>
<input name="arbdp_async_bit_c8"/>
<input name="str_ld_hit_c7"/>
<output name="fbctl_decc_scrd_corr_err_c8"/>
<output name="fbctl_decc_scrd_uncorr_err_c8"/>
<output name="mbctl_decc_spcfb_corr_err_c8"/>
<output name="mbctl_decc_spcd_corr_err_c8"/>
<output name="fbctl_decc_bscd_corr_err_c8"/>
<output name="fbctl_decc_bscd_uncorr_err_c8"/>
<output name="arbctl_data_ecc_active_c3"/>
<output name="decc_data_ecc_active_c3"/>
<output name="tagdp_l2_dir_map_on"/>
<output name="mbctl_l2_dir_map_on"/>
<output name="fbctl_l2_dir_map_on"/>
<output name="arbctl_dbginit_l"/>
<output name="mbctl_dbginit_l"/>
<output name="fbctl_dbginit_l"/>
<output name="tagctl_dbginit_l"/>
<output name="tagdp_ctl_dbginit_l"/>
<output name="csr_dbginit_l"/>
<output name="wbctl_dbginit_l"/>
<output name="so"/>
<output name="csr_ctl_wr_en_c8"/>
<output name="csr_erren_wr_en_c8"/>
<output name="csr_errstate_wr_en_c8"/>
<output name="csr_errinj_wr_en_c8"/>
<output name="err_state_in_rw"/>
<output name="err_state_in_mec"/>
<output name="err_state_in_meu"/>
<output name="err_state_in"/>
<output name="csr_synd_wr_en"/>
<output name="mux1_synd_sel"/>
<output name="mux2_synd_sel"/>
<output name="wr_enable_tid_c9"/>
<output name="csr_tid_wr_en"/>
<output name="csr_async_wr_en"/>
<output name="set_async_c9"/>
<output name="error_rw_en"/>
<output name="diag_wr_en"/>
<output name="mux1_addr_sel"/>
<output name="mux2_addr_sel"/>
<output name="csr_addr_wr_en"/>
<output name="csr_rd_mux1_sel_c7"/>
<output name="csr_rd_mux2_sel_c7"/>
<output name="csr_rd_mux3_sel_c7"/>
<output name="sctag_por_req"/>
<output name="csr_bist_wr_en_c8"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="658" nStmts="0" nExprs="175" nInputs="35" nOutputs="44" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="123" nOther="360" />
</block>
<block name="sctag_dbgdp">
<input name="arbdp_dbg_addr_c3"/>
<input name="arbdec_dbgdp_inst_c3"/>
<input name="arbctl_dbgdp_inst_vld_c3"/>
<input name="l2_dbg_en"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="so"/>
<output name="sctag_dbgbus_out"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="24" nStmts="0" nExprs="5" nInputs="7" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="18" />
</block>
<block name="sctag_decc_ctl">
<input name="tagctl_decc_addr3_c7"/>
<input name="arbctl_inst_l2data_vld_c6"/>
<input name="data_ecc_active_c3"/>
<input name="bist_data_enable_c1"/>
<input name="bist_data_waddr_c1"/>
<input name="arbdp_addr22_c7"/>
<input name="arbdp_waddr_c6"/>
<input name="error_ceen"/>
<input name="error_nceen"/>
<input name="tagctl_spc_rd_vld_c7"/>
<input name="tagctl_bsc_rd_vld_c7"/>
<input name="tagctl_scrub_rd_vld_c7"/>
<input name="fbctl_spc_corr_err_c7"/>
<input name="fbctl_spc_uncorr_err_c7"/>
<input name="fbctl_spc_rd_vld_c7"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="check0_c7"/>
<input name="check1_c7"/>
<input name="check2_c7"/>
<input name="check3_c7"/>
<input name="parity0_c7"/>
<input name="parity1_c7"/>
<input name="parity2_c7"/>
<input name="parity3_c7"/>
<output name="decc_bscd_corr_err_c8"/>
<output name="decc_bscd_uncorr_err_c8"/>
<output name="decc_spcd_corr_err_c8"/>
<output name="decc_spcd_uncorr_err_c8"/>
<output name="decc_scrd_corr_err_c8"/>
<output name="decc_scrd_uncorr_err_c8"/>
<output name="decc_spcfb_corr_err_c8"/>
<output name="decc_spcfb_uncorr_err_c8"/>
<output name="decc_uncorr_err_c8"/>
<output name="sel_higher_word_c7"/>
<output name="sel_higher_dword_c7"/>
<output name="dword_sel_c7"/>
<output name="retdp_err_c8"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="459" nStmts="0" nExprs="150" nInputs="26" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="281" />
</block>
<block name="sctag_deccdp">
<input name="sel_higher_word_c7"/>
<input name="sel_higher_dword_c7"/>
<input name="dword_sel_c7"/>
<input name="retdp_data_c7"/>
<input name="retdp_ecc_c7"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="retdp_data_c8"/>
<output name="deccdp_arbdp_data_c8"/>
<output name="retdp_diag_data_c7"/>
<output name="lda_syndrome_c9"/>
<output name="check0_c7"/>
<output name="check1_c7"/>
<output name="check2_c7"/>
<output name="check3_c7"/>
<output name="parity0_c7"/>
<output name="parity1_c7"/>
<output name="parity2_c7"/>
<output name="parity3_c7"/>
<output name="so"/>
<instance name="zzecc_sctag_ecc39"/>
<instance name="dff"/>
<instance name="zzecc_sctag_ecc39"/>
<instance name="dff"/>
<instance name="zzecc_sctag_ecc39"/>
<instance name="dff"/>
<instance name="zzecc_sctag_ecc39"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="214" nStmts="0" nExprs="79" nInputs="8" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="130" />
</block>
<block name="sctag_dir_ctl">
<input name="lkup_en_c4_buf"/>
<input name="inval_mask_c4_buf"/>
<input name="rw_dec_c4_buf"/>
<input name="rd_en_c4_buf"/>
<input name="wr_en_c4_buf"/>
<input name="rw_entry_c4_buf"/>
<input name="dir_clear_c4_buf"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<output name="so"/>
<output name="rd_data_en_c4"/>
<output name="wr_data_en_c4"/>
<output name="cam_en_c4"/>
<output name="rw_entry_c4"/>
<output name="inval_mask_c4"/>
<output name="warm_rst_c4"/>
<output name="rd_data_sel0_c5"/>
<output name="rd_data_sel1_c5"/>
<output name="rd_data_sel_right_c6"/>
<output name="rd_data_sel_left_c6"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="87" nStmts="0" nExprs="21" nInputs="11" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="56" />
</block>
<block name="sctag_dir_in">
<input name="lkup_wr_data_c4"/>
<input name="rd_data1_out_c5"/>
<input name="rd_data2_out_c5"/>
<input name="rd_enable1_c5"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<output name="lkup_wr_data_c5"/>
<output name="rddata_out_c6"/>
<output name="so"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="60" nStmts="0" nExprs="20" nInputs="8" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="40" />
</block>
<block name="sctag_dir_out">
<input name="rddata_out_c6_top"/>
<input name="rddata_out_c6_bottom"/>
<input name="rd_data_sel_c6_top"/>
<input name="rd_data_sel_c6_bottom"/>
<input name="parity_vld_in"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="parity_vld_out"/>
<output name="so"/>
<output name="parity_vld"/>
<instance name="mux2ds"/>
<instance name="zzpar16"/>
<instance name="zzpar16"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="50" nStmts="0" nExprs="15" nInputs="8" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="33" />
</block>
<block name="sctag_dirg_buf">
<input name="dirrep_dir_wr_par_c4"/>
<input name="dir_vld_c4_l"/>
<input name="lkup_addr8_c4"/>
<input name="tagdp_lkup_addr_c4"/>
<output name="lkup_wr_data_up_buf"/>
<output name="lkup_wr_data_dn_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="9" nStmts="0" nExprs="0" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="7" />
</block>
<block name="sctag_dirl_buf">
<input name="rd_en_c4"/>
<input name="wr_en_c4"/>
<input name="inval_mask_c4"/>
<input name="rw_row_en_c4"/>
<input name="rw_panel_en_c4"/>
<input name="rw_entry_c4"/>
<input name="lkup_row_en_c4"/>
<input name="lkup_panel_en_c4"/>
<input name="lkup_wr_data_c4"/>
<input name="dir_clear_c4"/>
<output name="lkup_en_c4_buf"/>
<output name="inval_mask_c4_buf"/>
<output name="rw_dec_c4_buf"/>
<output name="rd_en_c4_buf"/>
<output name="wr_en_c4_buf"/>
<output name="rw_entry_c4_buf"/>
<output name="lkup_wr_data_c4_buf"/>
<output name="dir_clear_c4_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="41" nStmts="0" nExprs="0" nInputs="10" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="19" />
</block>
<block name="sctag_dirrep">
<input name="ic_parity_out"/>
<input name="dc_parity_out"/>
<input name="arbdp_dir_wr_par_c3"/>
<input name="arbctl_dir_vld_c3_l"/>
<input name="arbctl_ic_rd_en_c3"/>
<input name="arbctl_dc_rd_en_c3"/>
<input name="arbctl_ic_wr_en_c3"/>
<input name="arbctl_dc_wr_en_c3"/>
<input name="arbctl_dir_panel_dcd_c3"/>
<input name="arbctl_dir_panel_icd_c3"/>
<input name="arbctl_lkup_bank_ena_dcd_c3"/>
<input name="arbctl_lkup_bank_ena_icd_c3"/>
<input name="arbctl_inval_mask_dcd_c3"/>
<input name="arbctl_inval_mask_icd_c3"/>
<input name="arbctl_wr_dc_dir_entry_c3"/>
<input name="arbctl_wr_ic_dir_entry_c3"/>
<input name="lkup_row_addr_dcd_c3"/>
<input name="lkup_row_addr_icd_c3"/>
<input name="oneshot_dir_clear_c3"/>
<input name="tagdp_lkup_addr11_c4"/>
<input name="sehold"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="dirrep_dir_wr_par_c4"/>
<output name="dir_vld_c4_l"/>
<output name="dc_rd_en_c4"/>
<output name="dc_wr_en_c4"/>
<output name="inval_mask_dcd_c4"/>
<output name="dc_rdwr_row_en_c4"/>
<output name="dc_rdwr_panel_dec_c4"/>
<output name="dc_lkup_row_dec_c4"/>
<output name="dc_lkup_panel_dec_c4"/>
<output name="wr_dc_dir_entry_c4"/>
<output name="dc_dir_clear_c4"/>
<output name="ic_rd_en_c4"/>
<output name="ic_wr_en_c4"/>
<output name="inval_mask_icd_c4"/>
<output name="ic_rdwr_row_en_c4"/>
<output name="ic_rdwr_panel_dec_c4"/>
<output name="ic_lkup_row_dec_c4"/>
<output name="ic_lkup_panel_dec_c4"/>
<output name="wr_ic_dir_entry_c4"/>
<output name="ic_dir_clear_c4"/>
<output name="lkup_addr8_c4"/>
<output name="dir_error_c8"/>
<output name="so"/>
<output name="tagdp_lkup_addr11_c5"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="337" nStmts="0" nExprs="101" nInputs="24" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="26" nOther="210" />
</block>
<block name="sctag_dirvec_dp">
<input name="se"/>
<input name="si"/>
<input name="ic_cam_hit"/>
<input name="dc_cam_hit"/>
<input name="tagdp_lkup_addr11_c5"/>
<input name="sel_mux1_c6"/>
<input name="sel_mux2_c6"/>
<input name="sel_mux3_c6"/>
<input name="mux_vec_sel_c6"/>
<input name="rclk"/>
<output name="dirdp_req_vec_c6"/>
<output name="dirdp_way_info_c7"/>
<output name="dirdp_inval_pckt_c7"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux4ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="857" nStmts="0" nExprs="247" nInputs="10" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="302" nOther="308" />
</block>
<block name="sctag_evicttag_dp">
<input name="wb_read_data"/>
<input name="rdma_read_data"/>
<input name="mb_read_data"/>
<input name="fb_read_data"/>
<input name="arbdp_cam_addr_px2"/>
<input name="tagdp_evict_tag_c4"/>
<input name="wbctl_wr_addr_sel"/>
<input name="wb_or_rdma_wr_req_en"/>
<input name="mbctl_arb_l2rd_en"/>
<input name="mbctl_arb_dramrd_en"/>
<input name="fbctl_arb_l2rd_en"/>
<input name="mux1_mbsel_px1"/>
<input name="arbctl_evict_c4"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<output name="evicttag_addr_px2"/>
<output name="so"/>
<output name="evict_addr"/>
<output name="sctag_dram_addr"/>
<output name="lkup_addr_c1"/>
<output name="mb_write_addr"/>
<output name="wb_write_addr"/>
<output name="vuad_idx_c3"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="338" nStmts="0" nExprs="127" nInputs="17" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="204" />
</block>
<block name="sctag_fbctl">
<input name="rdmard_cerr_c12"/>
<input name="rdmard_uerr_c12"/>
<input name="ev_cerr_r6"/>
<input name="ev_uerr_r6"/>
<input name="rst_tri_en"/>
<input name="mbctl_fbctl_next_vld_c4"/>
<input name="mbctl_fbctl_next_link_c4"/>
<input name="mbf_delete_c4"/>
<input name="mbctl_hit_c4"/>
<input name="mbf_insert_c4"/>
<input name="mbdata_fbctl_mbf_entry"/>
<input name="mbctl_fbctl_dram_pick"/>
<input name="mbctl_fbctl_fbid"/>
<input name="mbctl_fbctl_way"/>
<input name="mbctl_fbctl_way_fbid_vld"/>
<input name="mbf_insert_mbid_c4"/>
<input name="mbdata_fbctl_rqtyp_d1"/>
<input name="mbdata_fbctl_rsvd_d1"/>
<input name="decdp_imiss_inst_c2"/>
<input name="arbdp_inst_mb_entry_c1"/>
<input name="decdp_cas1_inst_c2"/>
<input name="arbdp_rdma_inst_c1"/>
<input name="mbctl_rdma_reg_vld_c2"/>
<input name="decc_scrd_uncorr_err_c8"/>
<input name="decc_scrd_corr_err_c8"/>
<input name="decc_bscd_corr_err_c8"/>
<input name="decc_bscd_uncorr_err_c8"/>
<input name="tag_error_c8"/>
<input name="tagctl_rd64_complete_c11"/>
<input name="cerr_ack_tmp_c4"/>
<input name="uerr_ack_tmp_c4"/>
<input name="spc_rd_cond_c3"/>
<input name="csr_fbctl_scrub_ready"/>
<input name="arbctl_fbctl_fbsel_c1"/>
<input name="arbctl_fill_vld_c2"/>
<input name="arbctl_fbctl_hit_off_c1"/>
<input name="arbctl_fbctl_inst_vld_c2"/>
<input name="decdp_wr8_inst_c2"/>
<input name="arbdp_inst_mb_c2"/>
<input name="decdp_ld64_inst_c2"/>
<input name="fb_cam_match"/>
<input name="l2_bypass_mode_on"/>
<input name="l2_dir_map_on"/>
<input name="dram_sctag_data_vld_r0"/>
<input name="dram_sctag_rd_req_id_r0"/>
<input name="dram_sctag_chunk_id_r0"/>
<input name="dram_sctag_secc_err_r2"/>
<input name="dram_sctag_mecc_err_r2"/>
<input name="dram_sctag_scb_mecc_err"/>
<input name="dram_sctag_scb_secc_err"/>
<input name="tagctl_rdma_gate_off_c2"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="dbginit_l"/>
<input name="si"/>
<input name="se"/>
<input name="rclk"/>
<output name="fbctl_fbtag_wr_ptr"/>
<output name="fbctl_fbtag_wr_en"/>
<output name="fbctl_buf_rd_en"/>
<output name="fbctl_fbtag_rd_ptr"/>
<output name="so"/>
<output name="fbctl_tagctl_hit_c2"/>
<output name="fbctl_fbd_rd_en_c2"/>
<output name="fbctl_fbd_rd_entry_c2"/>
<output name="dram_sctag_chunk_id_r1"/>
<output name="dram_sctag_data_vld_r1"/>
<output name="fbctl_fbd_wr_entry_r1"/>
<output name="sctag_dram_rd_req_id"/>
<output name="fb_count_eq_0"/>
<output name="fbctl_mbctl_entry_avail"/>
<output name="fbctl_mbctl_match_c2"/>
<output name="fbctl_mbctl_fbid_d2"/>
<output name="fbf_enc_ld_mbid_r1"/>
<output name="fbf_ready_miss_r1"/>
<output name="fbf_enc_dep_mbid_c4"/>
<output name="fbf_st_or_dep_rdy_c4"/>
<output name="fbctl_mbctl_nofill_d2"/>
<output name="fbctl_mbctl_stinst_match_c2"/>
<output name="scdata_fb_hit_c3"/>
<output name="fbctl_vuad_bypassed_c3"/>
<output name="fbctl_arb_l2rd_en"/>
<output name="fbctl_arbdp_way_px2"/>
<output name="fbctl_arbdp_tecc_px2"/>
<output name="fbctl_arbdp_entry_px2"/>
<output name="fbctl_arbctl_vld_px1"/>
<output name="fbctl_corr_err_c8"/>
<output name="fbctl_uncorr_err_c8"/>
<output name="dram_scb_mecc_err_d1"/>
<output name="dram_scb_secc_err_d1"/>
<output name="fbctl_spc_corr_err_c7"/>
<output name="fbctl_spc_uncorr_err_c7"/>
<output name="fbctl_spc_rd_vld_c7"/>
<output name="fbctl_bsc_corr_err_c12"/>
<output name="fbctl_ld64_fb_hit_c12"/>
<output name="fbctl_dis_cerr_c3"/>
<output name="fbctl_dis_uerr_c3"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dffe"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux2ds"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2756" nStmts="0" nExprs="989" nInputs="57" nOutputs="40" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="218" nOther="1549" />
</block>
<block name="sctag_iqctl">
<input name="rclk"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="se"/>
<input name="si"/>
<input name="pcx_sctag_data_rdy_px1"/>
<input name="pcx_sctag_atm_px1"/>
<input name="sehold"/>
<input name="arbctl_iqsel_px2"/>
<output name="so"/>
<output name="iq_array_wr_en"/>
<output name="iq_array_wr_wl"/>
<output name="iq_array_rd_en"/>
<output name="iq_array_rd_wl"/>
<output name="sctag_pcx_stall_pq"/>
<output name="iq_arbctl_vld_px2"/>
<output name="pcx_sctag_atm_px2_p"/>
<output name="iqctl_sel_pcx"/>
<output name="iqctl_sel_c1"/>
<output name="iqctl_hold_rd"/>
<output name="sel_c1reg_over_iqarray"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dffrl"/>
<instance name="mux3ds"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="388" nStmts="0" nExprs="130" nInputs="9" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="40" nOther="218" />
</block>
<block name="sctag_iqdp">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="pcx_sctag_data_px2"/>
<input name="pcx_sctag_atm_px2_p"/>
<input name="iq_array_rd_data_c1"/>
<input name="iqctl_sel_pcx"/>
<input name="iqctl_sel_c1"/>
<input name="iqctl_hold_rd"/>
<input name="sel_c1reg_over_iqarray"/>
<output name="so"/>
<output name="iq_arbdp_data_px2"/>
<output name="iq_arbdp_addr_px2"/>
<output name="iq_arbdp_inst_px2"/>
<output name="iq_arbctl_atm_px2"/>
<output name="iq_arbctl_csr_px2"/>
<output name="iq_arbctl_st_px2"/>
<output name="iq_arbctl_vbit_px2"/>
<output name="iqdp_iqarray_data_in"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="102" nStmts="0" nExprs="32" nInputs="10" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="62" />
</block>
<block name="adder_4b">
<input name="tagctl_miss_unqual_c2"/>
<input name="tagctl_hit_unqual_c2"/>
<input name="tagctl_hit_c3"/>
<input name="tagctl_lru_way_c4"/>
<input name="tagctl_rdma_vld_px0_p"/>
<input name="mbctl_rdma_reg_vld_c2"/>
<input name="tagctl_hit_not_comp_c3"/>
<input name="alt_tagctl_miss_unqual_c3"/>
<input name="arbdp_pst_with_ctrue_c2"/>
<input name="arbdp_mbctl_pst_no_ctrue_c2"/>
<input name="decdp_cas2_inst_c2"/>
<input name="arbdp_inst_mb_c2"/>
<input name="decdp_pst_inst_c2"/>
<input name="decdp_cas1_inst_c2"/>
<input name="arbdp_inst_mb_entry_c1"/>
<input name="arbdp_tecc_inst_mb_c8"/>
<input name="arbdp_rdma_inst_c1"/>
<input name="decdp_ld64_inst_c2"/>
<input name="decdp_wr64_inst_c2"/>
<input name="decdp_bis_inst_c3"/>
<input name="arbctl_csr_st_c2"/>
<input name="arbctl_evict_vld_c2"/>
<input name="arbctl_mbctl_inst_vld_c2"/>
<input name="arbctl_pst_ctrue_en_c8"/>
<input name="arbctl_mbctl_hit_off_c1"/>
<input name="arbctl_evict_tecc_vld_c2"/>
<input name="arbdp_inst_dep_c2"/>
<input name="arbdp_addr_c1c2comp_c1"/>
<input name="arbdp_addr_c1c3comp_c1"/>
<input name="idx_c1c2comp_c1"/>
<input name="idx_c1c3comp_c1"/>
<input name="arbctl_mbctl_cas1_hit_c8"/>
<input name="arbctl_mbctl_ctrue_c9"/>
<input name="arbctl_mbctl_mbsel_c1"/>
<input name="mb_cam_match"/>
<input name="mb_cam_match_idx"/>
<input name="decc_uncorr_err_c8"/>
<input name="decc_spcd_corr_err_c8"/>
<input name="decc_spcfb_corr_err_c8"/>
<input name="fbctl_mbctl_match_c2"/>
<input name="fbctl_mbctl_stinst_match_c2"/>
<input name="fbctl_mbctl_entry_avail"/>
<input name="fbf_ready_miss_r1"/>
<input name="fbf_enc_ld_mbid_r1"/>
<input name="fbf_st_or_dep_rdy_c4"/>
<input name="fbf_enc_dep_mbid_c4"/>
<input name="fb_count_eq_0"/>
<input name="fbctl_mbctl_fbid_d2"/>
<input name="fbctl_mbctl_nofill_d2"/>
<input name="wbctl_hit_unqual_c2"/>
<input name="wbctl_mbctl_dep_rdy_en"/>
<input name="wbctl_mbctl_dep_mbid"/>
<input name="rdmatctl_hit_unqual_c2"/>
<input name="rdmatctl_mbctl_dep_mbid"/>
<input name="rdmatctl_mbctl_dep_rdy_en"/>
<input name="tagctl_mbctl_par_err_c3"/>
<input name="dram_sctag_rd_ack"/>
<input name="l2_bypass_mode_on"/>
<input name="l2_dir_map_on"/>
<input name="rclk"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="dbginit_l"/>
<input name="si"/>
<input name="se"/>
<input name="rst_tri_en"/>
<input name="arbctl_tecc_c2"/>
<input name="arbctl_mbctl_inval_inst_c2"/>
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<output name="so"/>
<output name="mbctl_arbctl_cnt12_px2_prev"/>
<output name="mbctl_arbctl_snp_cnt8_px1"/>
<output name="mbctl_arbctl_vld_px1"/>
<output name="mbctl_nondep_fbhit_c3"/>
<output name="mbctl_hit_c3"/>
<output name="mbctl_arbctl_hit_c3"/>
<output name="mbctl_arbdp_ctrue_px2"/>
<output name="mbctl_arb_l2rd_en"/>
<output name="mbctl_arb_dramrd_en"/>
<output name="mbctl_tagctl_hit_unqual_c2"/>
<output name="mbctl_corr_err_c2"/>
<output name="mbctl_uncorr_err_c2"/>
<output name="mbctl_wr64_miss_comp_c3"/>
<output name="mbctl_wbctl_mbid_c4"/>
<output name="mbf_insert_mbid_c4"/>
<output name="mbf_insert_c4"/>
<output name="mbctl_hit_c4"/>
<output name="mbf_delete_c4"/>
<output name="mbctl_fbctl_next_vld_c4"/>
<output name="mbctl_fbctl_next_link_c4"/>
<output name="mbctl_fbctl_dram_pick"/>
<output name="mbctl_fbctl_fbid"/>
<output name="mbctl_fbctl_way"/>
<output name="mbctl_fbctl_way_fbid_vld"/>
<output name="mbtag_wr_en_c2"/>
<output name="mb_write_wl"/>
<output name="mbctl_buf_rd_en"/>
<output name="mb_read_wl"/>
<output name="mbctl_dep_c8"/>
<output name="mb_data_write_wl"/>
<output name="mbctl_evict_c8"/>
<output name="mbctl_tecc_c8"/>
<output name="mbctl_mbentry_c8"/>
<output name="mbdata_wr_en_c8"/>
<output name="sctag_dram_rd_req"/>
<output name="sctag_dram_rd_dummy_req"/>
<output name="cout"/>
<output name="sum"/>
<output name="sum"/>
<output name="cout"/>
<output name="sum"/>
<output name="cout"/>
<output name="sum"/>
<output name="cout"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="adder_1b"/>
<instance name="adder_1b"/>
<instance name="adder_1b"/>
<instance name="adder_1b"/>
<instance name="adder_1b"/>
<instance name="adder_2b"/>
<instance name="adder_2b"/>
<instance name="adder_2b"/>
<instance name="adder_3b"/>
<instance name="adder_4b"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dffe"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffrl"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="4518" nStmts="2" nExprs="1567" nInputs="80" nOutputs="45" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="0" nWAssign="513" nOther="2435" />
</block>
<block name="sctag_mbist">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="mbist_start"/>
<input name="mbist_userdata_mode"/>
<input name="mbist_bisi_mode"/>
<input name="mbist_loop_mode"/>
<input name="mbist_loop_on_address"/>
<input name="mbist_stop_on_fail"/>
<input name="mbist_stop_on_next_fail"/>
<input name="mbist_l2data_data_in"/>
<input name="mbist_l2tag_data_in"/>
<input name="mbist_l2vuad_data_in"/>
<output name="mbist_l2data_write"/>
<output name="mbist_l2tag_read"/>
<output name="mbist_l2tag_write"/>
<output name="mbist_arbctl_l2t_write"/>
<output name="mbist_l2vuad_read"/>
<output name="mbist_l2vuad_write"/>
<output name="mbist_l2data_index"/>
<output name="mbist_l2data_way"/>
<output name="mbist_l2data_word"/>
<output name="mbist_l2tag_index"/>
<output name="mbist_l2tag_way"/>
<output name="mbist_l2tag_dec_way"/>
<output name="mbist_l2vuad_index"/>
<output name="mbist_l2vuad_vd"/>
<output name="mbist_write_data"/>
<output name="mbist_done"/>
<output name="mbist_l2data_fail"/>
<output name="mbist_l2tag_fail"/>
<output name="mbist_l2vuad_fail"/>
<output name="mbist_arb_l2d_en"/>
<output name="mbist_arb_l2d_write"/>
<output name="mbist_l2d_en"/>
<output name="so"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="60" cyclo2="60" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="59" />
<volume nNodes="890" nStmts="0" nExprs="276" nInputs="15" nOutputs="23" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="134" nOther="480" />
</block>
<block name="sctag_min_rptr">
<input name="sig"/>
<output name="sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sctag_oqctl">
<input name="arbdp_cpuid_c5"/>
<input name="arbdp_int_bcast_c5"/>
<input name="decdp_strld_inst_c6"/>
<input name="decdp_atm_inst_c6"/>
<input name="decdp_pf_inst_c5"/>
<input name="arbctl_evict_c5"/>
<input name="dirdp_req_vec_c6"/>
<input name="tagctl_imiss_hit_c5"/>
<input name="tagctl_ld_hit_c5"/>
<input name="tagctl_nonmem_comp_c6"/>
<input name="tagctl_st_ack_c5"/>
<input name="tagctl_strst_ack_c5"/>
<input name="tagctl_uerr_ack_c5"/>
<input name="tagctl_cerr_ack_c5"/>
<input name="tagctl_int_ack_c5"/>
<input name="tagctl_st_req_c5"/>
<input name="tagctl_fwd_req_ret_c5"/>
<input name="sel_rdma_inval_vec_c5"/>
<input name="tagctl_rdma_wr_comp_c4"/>
<input name="tagctl_store_inst_c5"/>
<input name="tagctl_fwd_req_ld_c6"/>
<input name="tagctl_rmo_st_ack_c5"/>
<input name="tagctl_inst_mb_c5"/>
<input name="tagctl_hit_c5"/>
<input name="arbctl_inst_l2data_vld_c6"/>
<input name="arbctl_inst_l2tag_vld_c6"/>
<input name="arbctl_inst_l2vuad_vld_c6"/>
<input name="arbctl_csr_rd_en_c7"/>
<input name="lkup_bank_ena_dcd_c4"/>
<input name="lkup_bank_ena_icd_c4"/>
<input name="rst_tri_en"/>
<input name="sehold"/>
<input name="cpx_sctag_grant_cx"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="si"/>
<input name="se"/>
<input name="rclk"/>
<output name="so"/>
<output name="sctag_cpx_req_cq"/>
<output name="sctag_cpx_atom_cq"/>
<output name="oqctl_diag_acc_c8"/>
<output name="oqctl_rqtyp_rtn_c7"/>
<output name="oqctl_cerr_ack_c7"/>
<output name="oqctl_uerr_ack_c7"/>
<output name="str_ld_hit_c7"/>
<output name="fwd_req_ret_c7"/>
<output name="atm_inst_ack_c7"/>
<output name="strst_ack_c7"/>
<output name="oqctl_int_ack_c7"/>
<output name="oqctl_imiss_hit_c8"/>
<output name="oqctl_pf_ack_c7"/>
<output name="oqctl_rmo_st_c7"/>
<output name="oqctl_l2_miss_c7"/>
<output name="mux1_sel_data_c7"/>
<output name="mux_csr_sel_c7"/>
<output name="sel_inval_c7"/>
<output name="out_mux1_sel_c7"/>
<output name="out_mux2_sel_c7"/>
<output name="sel_array_out_l"/>
<output name="sel_mux1_c6"/>
<output name="sel_mux2_c6"/>
<output name="sel_mux3_c6"/>
<output name="mux_vec_sel_c6"/>
<output name="oqarray_wr_en"/>
<output name="oqarray_rd_en"/>
<output name="oqarray_wr_ptr"/>
<output name="oqarray_rd_ptr"/>
<output name="oqctl_arbctl_full_px2"/>
<output name="oqctl_st_complete_c7"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="mux2ds"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="mux2ds"/>
<instance name="dffrle"/>
<instance name="mux2ds"/>
<instance name="dffrle"/>
<instance name="mux2ds"/>
<instance name="dffrle"/>
<instance name="mux2ds"/>
<instance name="dffrle"/>
<instance name="mux2ds"/>
<instance name="dffrle"/>
<instance name="mux2ds"/>
<instance name="dffrle"/>
<instance name="mux2ds"/>
<instance name="dffrle"/>
<instance name="mux2ds"/>
<instance name="dffrle"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2384" nStmts="0" nExprs="846" nInputs="38" nOutputs="32" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="239" nOther="1299" />
</block>
<block name="sctag_oqdp">
<input name="arbdp_inst_l1way_c7"/>
<input name="arbdp_inst_size_c7"/>
<input name="arbdp_inst_tid_c7"/>
<input name="arbdp_inst_nc_c7"/>
<input name="arbdp_inst_cpuid_c7"/>
<input name="oqctl_rqtyp_rtn_c7"/>
<input name="dirdp_way_info_c7"/>
<input name="strst_ack_c7"/>
<input name="arbdp_oqdp_int_ret_c7"/>
<input name="rst_tri_en"/>
<input name="fwd_req_ret_c7"/>
<input name="oqctl_int_ack_c7"/>
<input name="arbdp_oqdp_l1_index_c7"/>
<input name="oqctl_imiss_hit_c8"/>
<input name="retdp_data_c8"/>
<input name="retdp_err_c8"/>
<input name="dirdp_inval_pckt_c7"/>
<input name="retdp_diag_data_c7"/>
<input name="tagdp_diag_data_c7"/>
<input name="vuad_dp_diag_data_c7"/>
<input name="oq_array_data_out"/>
<input name="oqctl_pf_ack_c7"/>
<input name="oqctl_rmo_st_c7"/>
<input name="atm_inst_ack_c7"/>
<input name="str_ld_hit_c7"/>
<input name="oqctl_diag_acc_c8"/>
<input name="oqctl_cerr_ack_c7"/>
<input name="oqctl_uerr_ack_c7"/>
<input name="mux1_sel_data_c7"/>
<input name="sel_array_out_l"/>
<input name="mux_csr_sel_c7"/>
<input name="sel_inval_c7"/>
<input name="out_mux1_sel_c7"/>
<input name="out_mux2_sel_c7"/>
<input name="arbdp_line_addr_c7"/>
<input name="dc_inval_vld_c7"/>
<input name="ic_inval_vld_c7"/>
<input name="csr_rd_data_c8"/>
<input name="oqctl_l2_miss_c7"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="so"/>
<output name="oq_array_data_in"/>
<output name="sctag_cpx_data_ca"/>
<output name="oqdp_tid_c8"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="761" nStmts="0" nExprs="286" nInputs="42" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="35" nOther="440" />
</block>
<block name="sctag_rdmatctl">
<input name="rdmatag_wr_en_s2"/>
<input name="reset_rdmat_vld"/>
<input name="set_rdmat_acked"/>
<input name="rdmat_cam_match_c2"/>
<input name="arbctl_wbctl_inst_vld_c2"/>
<input name="arbctl_wbctl_hit_off_c1"/>
<input name="arbdp_rdma_entry_c3"/>
<input name="mbctl_wbctl_mbid_c4"/>
<input name="mbctl_hit_c4"/>
<input name="tagctl_rdma_ev_en_c4"/>
<input name="scbuf_fbd_stdatasel_c3"/>
<input name="scbuf_fbwr_wen_r2"/>
<input name="rst_tri_en"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="scbuf_sctag_rdma_cerr_c10"/>
<input name="scbuf_sctag_rdma_uerr_c10"/>
<input name="scbuf_sctag_ev_uerr_r5"/>
<input name="scbuf_sctag_ev_cerr_r5"/>
<input name="arbdec_ctag_c6"/>
<input name="tagctl_inc_rdma_cnt_c4"/>
<input name="tagctl_set_rdma_reg_vld_c4"/>
<input name="tagctl_jbi_req_en_c6"/>
<input name="arbdp_rdmatctl_addr_c6"/>
<input name="fbctl_fbd_rd_en_c2"/>
<input name="fbctl_fbd_rd_entry_c2"/>
<input name="fbctl_fbd_wr_entry_r1"/>
<output name="rdmat_wr_entry_s1"/>
<output name="or_rdmat_valid"/>
<output name="rdmat_pick_vec"/>
<output name="rdmatctl_hit_unqual_c2"/>
<output name="rdmatctl_mbctl_dep_rdy_en"/>
<output name="rdmatctl_mbctl_dep_mbid"/>
<output name="rdmat_wr_wl_s2"/>
<output name="sctag_scbuf_fbwr_wl_r2"/>
<output name="sctag_scbuf_fbrd_en_c3"/>
<output name="sctag_scbuf_fbrd_wl_c3"/>
<output name="sctag_scbuf_word_vld_c7"/>
<output name="sctag_scbuf_ctag_en_c7"/>
<output name="sctag_scbuf_req_en_c7"/>
<output name="sctag_scbuf_word_c7"/>
<output name="rdmard_cerr_c12"/>
<output name="rdmard_uerr_c12"/>
<output name="ev_uerr_r6"/>
<output name="ev_cerr_r6"/>
<output name="so"/>
<output name="sctag_scbuf_fbwr_wen_r2"/>
<output name="sctag_scbuf_fbd_stdatasel_c3"/>
<output name="sctag_scbuf_ctag_c7"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffrl"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="mux2ds"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="575" nStmts="0" nExprs="192" nInputs="30" nOutputs="22" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="39" nOther="344" />
</block>
<block name="sctag_retbuf">
<input name="retdp_data_c7_buf"/>
<input name="retdp_ecc_c7_buf"/>
<output name="retdp_data_c7"/>
<output name="retdp_ecc_c7"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="7" nStmts="0" nExprs="0" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="5" />
</block>
<block name="sctag_retdp">
<input name="scdata_sctag_decc_c6"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="retdp_data_c7_buf"/>
<output name="retdp_ecc_c7_buf"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="10" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="24" />
</block>
<block name="sctag_scbufrep">
<input name="rep_store_data_c2"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="sctag_scbuf_stdecc_c3"/>
<output name="so"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="20" nStmts="0" nExprs="5" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="15" />
</block>
<block name="sctag_sig_rptr">
<input name="fast_sig"/>
<output name="fast_sig_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sctag_slow_rptr">
<input name="areset_l_0"/>
<input name="areset_l_1"/>
<input name="greset_l_0"/>
<input name="greset_l_1"/>
<input name="scan_enable_0"/>
<input name="scan_enable_1"/>
<input name="sehold_0"/>
<input name="sehold_1"/>
<input name="mux_drive_disable_0"/>
<input name="mux_drive_disable_1"/>
<input name="mem_write_disable_0"/>
<input name="mem_write_disable_1"/>
<input name="sig0"/>
<input name="sig1"/>
<input name="sig2"/>
<input name="sig3"/>
<output name="areset_l_0_buf"/>
<output name="areset_l_1_buf"/>
<output name="greset_l_0_buf"/>
<output name="greset_l_1_buf"/>
<output name="scan_enable_0_buf"/>
<output name="scan_enable_1_buf"/>
<output name="sehold_0_buf"/>
<output name="sehold_1_buf"/>
<output name="mux_drive_disable_0_buf"/>
<output name="mux_drive_disable_1_buf"/>
<output name="mem_write_disable_0_buf"/>
<output name="mem_write_disable_1_buf"/>
<output name="sig0_buf"/>
<output name="sig1_buf"/>
<output name="sig2_buf"/>
<output name="sig3_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="49" nStmts="0" nExprs="0" nInputs="16" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="33" />
</block>
<block name="sctag_snpctl">
<input name="jbi_req_vld_buf"/>
<input name="arbctl_snpsel_c1"/>
<input name="snpdp_rq_winv_s1"/>
<input name="rdmat_wr_entry_s1"/>
<input name="sctag_por_req"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="arst_l"/>
<input name="grst_l"/>
<output name="sctag_jbi_por_req"/>
<output name="so"/>
<output name="sctag_jbi_iq_dequeue"/>
<output name="snpq_arbctl_vld_px1"/>
<output name="snp_hdr1_wen0_s0"/>
<output name="snp_hdr2_wen0_s1"/>
<output name="snp_data1_wen0_s2"/>
<output name="snp_data2_wen0_s3"/>
<output name="snp_hdr1_wen1_s0"/>
<output name="snp_hdr2_wen1_s1"/>
<output name="snp_data1_wen1_s2"/>
<output name="snp_data2_wen1_s3"/>
<output name="snpctl_wr_ptr"/>
<output name="snpctl_rd_ptr"/>
<output name="rdmad_wr_entry_s2"/>
<output name="rdmatag_wr_en_s2"/>
<output name="sctag_scbuf_rdma_wren_s2"/>
<output name="sctag_scbuf_rdma_wrwl_s2"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="263" nStmts="0" nExprs="78" nInputs="10" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="43" nOther="142" />
</block>
<block name="sctag_snpdp">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="jbi_req_buf"/>
<input name="snp_hdr1_wen0_s0"/>
<input name="snp_hdr2_wen0_s1"/>
<input name="snp_data1_wen0_s2"/>
<input name="snp_data2_wen0_s3"/>
<input name="snp_hdr1_wen1_s0"/>
<input name="snp_hdr2_wen1_s1"/>
<input name="snp_data1_wen1_s2"/>
<input name="snp_data2_wen1_s3"/>
<input name="snpctl_wr_ptr"/>
<input name="snpctl_rd_ptr"/>
<input name="rdmad_wr_entry_s2"/>
<output name="so"/>
<output name="snpq_arbdp_addr_px2"/>
<output name="snpq_arbdp_inst_px2"/>
<output name="snpq_arbdp_data_px2"/>
<output name="snpdp_rq_winv_s1"/>
<output name="rdmatag_wr_addr_s2"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="489" nStmts="0" nExprs="194" nInputs="15" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="295" />
</block>
<block name="sctag_stdatarep">
<input name="arbdp_store_data_c2"/>
<output name="rep_store_data_c2"/>
<output name="sctag_scdata_stdecc_c2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="6" nStmts="0" nExprs="0" nInputs="1" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="4" />
</block>
<block name="sctag_tagctl">
<input name="tag_way_sel_c2"/>
<input name="vuad_dp_valid_c2"/>
<input name="lru_way_sel_c3"/>
<input name="tagdp_tagctl_par_err_c3"/>
<input name="bist_data_enc_way_sel_c1"/>
<input name="bist_data_enable_c1"/>
<input name="bist_data_wr_enable_c1"/>
<input name="bist_data_waddr_c1"/>
<input name="arbdp_addr5to4_c1"/>
<input name="arbdp_addr3to2_c1"/>
<input name="arbaddr_addr22_c2"/>
<input name="arbdp_diag_wr_way_c2"/>
<input name="arbdp_inst_way_c3"/>
<input name="decdp_tagctl_wr_c1"/>
<input name="decdp_cas2_from_mb_ctrue_c2"/>
<input name="decdp_cas2_from_mb_c2"/>
<input name="decdp_strst_inst_c2"/>
<input name="arbdp_dword_st_c2"/>
<input name="decdp_rmo_st_c3"/>
<input name="arbdp_rdma_inst_c1"/>
<input name="decdp_ld64_inst_c1"/>
<input name="decdp_wr64_inst_c2"/>
<input name="decdp_wr8_inst_c2"/>
<input name="arbctl_tagctl_pst_with_ctrue_c1"/>
<input name="l2_bypass_mode_on"/>
<input name="bist_or_diag_acc_c1"/>
<input name="arbctl_fill_vld_c2"/>
<input name="arbctl_imiss_vld_c2"/>
<input name="arbctl_evict_vld_c2"/>
<input name="arbctl_tagctl_inst_vld_c2"/>
<input name="arbctl_waysel_gate_c2"/>
<input name="arbctl_data_diag_st_c2"/>
<input name="arbctl_csr_wr_en_c3"/>
<input name="arbctl_csr_rd_en_c3"/>
<input name="arbctl_diag_complete_c3"/>
<input name="decc_scrd_uncorr_err_c8"/>
<input name="mbctl_tagctl_hit_unqual_c2"/>
<input name="mbctl_uncorr_err_c2"/>
<input name="mbctl_corr_err_c2"/>
<input name="mbctl_wr64_miss_comp_c3"/>
<input name="decdp_swap_inst_c2"/>
<input name="arbdp_tagctl_pst_no_ctrue_c2"/>
<input name="decdp_cas1_inst_c2"/>
<input name="decdp_ld_inst_c2"/>
<input name="arbdp_inst_mb_c2"/>
<input name="arbdp_inst_dep_c2"/>
<input name="decdp_st_inst_c2"/>
<input name="decdp_st_with_ctrue_c2"/>
<input name="decdp_inst_int_c2"/>
<input name="decdp_fwd_req_c2"/>
<input name="arbctl_inst_diag_c2"/>
<input name="arbctl_inval_inst_c2"/>
<input name="arbctl_waysel_inst_vld_c2"/>
<input name="arbctl_coloff_inst_vld_c2"/>
<input name="arbctl_rdwr_inst_vld_c2"/>
<input name="wr8_inst_no_ctrue_c1"/>
<input name="fbctl_tagctl_hit_c2"/>
<input name="dram_sctag_chunk_id_r1"/>
<input name="dram_sctag_data_vld_r1"/>
<input name="fbctl_dis_cerr_c3"/>
<input name="fbctl_dis_uerr_c3"/>
<input name="oqctl_st_complete_c7"/>
<input name="arbdp_tecc_c1"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="dbginit_l"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="error_nceen"/>
<input name="error_ceen"/>
<input name="tagdp_mbctl_par_err_c3"/>
<output name="tagctl_hit_way_vld_c3"/>
<output name="tagctl_st_to_data_array_c3"/>
<output name="tagctl_hit_l2orfb_c3"/>
<output name="tagctl_miss_unqual_c2"/>
<output name="tagctl_hit_unqual_c2"/>
<output name="tagctl_hit_c3"/>
<output name="tagctl_lru_way_c4"/>
<output name="tagctl_rdma_vld_px0_p"/>
<output name="tagctl_hit_not_comp_c3"/>
<output name="alt_tagctl_miss_unqual_c3"/>
<output name="mbctl_rdma_reg_vld_c2"/>
<output name="scbuf_fbwr_wen_r2"/>
<output name="scbuf_fbd_stdatasel_c3"/>
<output name="scdata_way_sel_c2"/>
<output name="scdata_col_offset_c2"/>
<output name="scdata_rd_wr_c2"/>
<output name="scdata_word_en_c2"/>
<output name="tagctl_decc_addr3_c7"/>
<output name="decc_tag_acc_en_px2"/>
<output name="data_ecc_active_c3"/>
<output name="tagctl_decc_data_sel_c8"/>
<output name="tagctl_scrub_rd_vld_c7"/>
<output name="tagctl_spc_rd_vld_c7"/>
<output name="tagctl_bsc_rd_vld_c7"/>
<output name="scrub_addr_way"/>
<output name="tagctl_imiss_hit_c5"/>
<output name="tagctl_ld_hit_c5"/>
<output name="tagctl_strst_ack_c5"/>
<output name="tagctl_st_ack_c5"/>
<output name="tagctl_st_req_c5"/>
<output name="tagctl_nonmem_comp_c6"/>
<output name="tagctl_uerr_ack_c5"/>
<output name="tagctl_cerr_ack_c5"/>
<output name="tagctl_int_ack_c5"/>
<output name="tagctl_fwd_req_ret_c5"/>
<output name="sel_rdma_inval_vec_c5"/>
<output name="tagctl_rdma_wr_comp_c4"/>
<output name="tagctl_rmo_st_ack_c5"/>
<output name="tagctl_inst_mb_c5"/>
<output name="tagctl_hit_c5"/>
<output name="tagctl_store_inst_c5"/>
<output name="tagctl_fwd_req_ld_c6"/>
<output name="tagctl_rdma_gate_off_c2"/>
<output name="tagctl_rd64_complete_c11"/>
<output name="uerr_ack_tmp_c4"/>
<output name="cerr_ack_tmp_c4"/>
<output name="spc_rd_cond_c3"/>
<output name="tagctl_rdma_vld_px1"/>
<output name="tagctl_rdma_ev_en_c4"/>
<output name="tagctl_inc_rdma_cnt_c4"/>
<output name="tagctl_set_rdma_reg_vld_c4"/>
<output name="tagctl_jbi_req_en_c6"/>
<output name="so"/>
<output name="tagctl_mbctl_par_err_c3"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2326" nStmts="0" nExprs="764" nInputs="72" nOutputs="54" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="256" nOther="1306" />
</block>
<block name="sctag_tagctlrep">
<input name="scdata_set_c2"/>
<input name="scdata_way_sel_c2"/>
<input name="scdata_col_offset_c2"/>
<input name="scdata_rd_wr_c2"/>
<input name="scdata_word_en_c2"/>
<input name="scdata_fbrd_c3"/>
<input name="scdata_fb_hit_c3"/>
<output name="sctag_scdata_set_c2"/>
<output name="sctag_scdata_way_sel_c2"/>
<output name="sctag_scdata_col_offset_c2"/>
<output name="sctag_scdata_rd_wr_c2"/>
<output name="sctag_scdata_word_en_c2"/>
<output name="sctag_scdata_fbrd_c3"/>
<output name="sctag_scdata_fb_hit_c3"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="22" nStmts="0" nExprs="0" nInputs="7" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="15" />
</block>
<block name="sctag_tagdp">
<input name="dir_cam_addr_c3"/>
<input name="arbaddr_idx_c3"/>
<input name="arbdp_tagdata_px2"/>
<input name="tag_triad0_c3"/>
<input name="tag_triad1_c3"/>
<input name="tag_triad2_c3"/>
<input name="tag_triad3_c3"/>
<input name="tag_quad_muxsel_c3"/>
<input name="arbdp_tag_idx_px2"/>
<input name="mbist_l2t_index"/>
<input name="arbctl_tag_way_px2"/>
<input name="mbist_l2t_dec_way"/>
<input name="arbctl_tag_rd_px2"/>
<input name="mbist_l2t_read"/>
<input name="arbctl_tag_wr_px2"/>
<input name="mbist_l2t_write"/>
<input name="tag_wrdata_px2"/>
<input name="mbist_write_data"/>
<input name="arbctl_evict_c3"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<output name="tagdp_evict_tag_c4"/>
<output name="tagdp_diag_data_c7"/>
<output name="tagdp_lkup_addr_c4"/>
<output name="lkup_row_addr_dcd_c3"/>
<output name="lkup_row_addr_icd_c3"/>
<output name="tagdp_lkup_addr11_c4"/>
<output name="mbdata_inst_tecc_c8"/>
<output name="so"/>
<output name="lkup_tag_c1"/>
<output name="arbdp_tag_idx_px2_buf"/>
<output name="mbist_l2t_index_buf"/>
<output name="arbctl_tag_way_px2_buf"/>
<output name="mbist_l2t_dec_way_buf"/>
<output name="arbctl_tag_rd_px2_buf"/>
<output name="mbist_l2t_read_buf"/>
<output name="arbctl_tag_wr_px2_buf"/>
<output name="mbist_l2t_write_buf"/>
<output name="tag_wrdata_px2_buf"/>
<output name="mbist_write_data_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="zzecc_sctag_24b_gen"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="279" nStmts="0" nExprs="88" nInputs="23" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="17" nOther="174" />
</block>
<block name="sctag_tagdp_ctl">
<input name="vuad_dp_valid_c2"/>
<input name="tag_parity_c2"/>
<input name="tag_way_sel_c2"/>
<input name="vuad_tagdp_sel_c2_d1"/>
<input name="bist_way_px"/>
<input name="bist_enable_px"/>
<input name="arbdp_diag_wr_way_c2"/>
<input name="arbctl_tecc_way_c2"/>
<input name="arbctl_normal_tagacc_c2"/>
<input name="arbctl_tagdp_tecc_c2"/>
<input name="arbctl_tagdp_perr_vld_c2"/>
<input name="mbctl_hit_c3"/>
<input name="l2_dir_map_on"/>
<input name="arbctl_l2tag_vld_c4"/>
<input name="rst_tri_en"/>
<input name="mbist_write_data"/>
<input name="mbist_l2v_index"/>
<input name="mbist_l2v_vd"/>
<input name="mbist_l2v_write"/>
<input name="vuad_dp_diag_data_c7"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="dbginit_l"/>
<input name="vuad_dp_used_c2"/>
<input name="vuad_dp_alloc_c2"/>
<input name="arbctl_evict_vld_c2"/>
<output name="triad0_muxsel_c3"/>
<output name="triad1_muxsel_c3"/>
<output name="triad2_muxsel_c3"/>
<output name="triad3_muxsel_c3"/>
<output name="tag_quad_muxsel_c3"/>
<output name="bist_vuad_wr_data"/>
<output name="bist_vuad_index"/>
<output name="bist_vuad_vd"/>
<output name="bist_vuad_write"/>
<output name="vuad_dp_diag_data_c7_buf"/>
<output name="tagdp_mbctl_par_err_c3"/>
<output name="tagdp_tagctl_par_err_c3"/>
<output name="tagdp_arbctl_par_err_c3"/>
<output name="tag_error_c8"/>
<output name="so"/>
<output name="lru_way_sel_c3"/>
<output name="evict_c3"/>
<output name="invalid_evict_c3"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="943" nStmts="0" nExprs="301" nInputs="29" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="168" nOther="474" />
</block>
<block name="sctag_tagl_dp">
<input name="way0_tag_c2"/>
<input name="way1_tag_c2"/>
<input name="way2_tag_c2"/>
<input name="way3_tag_c2"/>
<input name="way4_tag_c2"/>
<input name="way5_tag_c2"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="triad0_muxsel_c3"/>
<input name="triad1_muxsel_c3"/>
<output name="so"/>
<output name="parity_c2"/>
<output name="tag_triad0_c3"/>
<output name="tag_triad1_c3"/>
<instance name="zzpar32"/>
<instance name="dff"/>
<instance name="zzpar32"/>
<instance name="dff"/>
<instance name="zzpar32"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="zzpar32"/>
<instance name="dff"/>
<instance name="zzpar32"/>
<instance name="dff"/>
<instance name="zzpar32"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="158" nStmts="0" nExprs="58" nInputs="11" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="100" />
</block>
<block name="sctag_ua_dp">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="lru_way_sel_c3"/>
<input name="fill_way_c3"/>
<input name="hit_wayvld_c3"/>
<input name="bistordiag_ua_data"/>
<input name="vuad_evict_c3"/>
<input name="wr64_inst_c3"/>
<input name="vuad_sel_c2"/>
<input name="vuad_sel_c2orc3"/>
<input name="vuad_sel_c4"/>
<input name="vuad_sel_rd"/>
<input name="vuad_sel_c2_d1"/>
<input name="bistordiag_wr_ua_c4"/>
<input name="sel_ua_wr_data_byp"/>
<input name="alloc_set_cond_c3"/>
<input name="alloc_rst_cond_c3"/>
<input name="fbctl_vuad_bypassed_c3"/>
<input name="vuad_array_rd_data_c1"/>
<output name="so"/>
<output name="vuad_array_wr_data_c4"/>
<output name="vuad_dp_used_c2"/>
<output name="vuad_dp_alloc_c2"/>
<output name="used_rd_parity_c2"/>
<output name="alloc_rd_parity_c2"/>
<output name="diag_rd_ua_out"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="zzpar16"/>
<instance name="dff"/>
<instance name="zzpar16"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="zzpar16"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="zzpar16"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="381" nStmts="0" nExprs="146" nInputs="20" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="227" />
</block>
<block name="sctag_vd_dp">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="lru_way_c3"/>
<input name="fill_way_c3"/>
<input name="hit_wayvld_c3"/>
<input name="bistordiag_vd_data"/>
<input name="vuad_evict_c3"/>
<input name="wr64_inst_c3"/>
<input name="st_to_data_array_c3"/>
<input name="vuad_sel_c2"/>
<input name="vuad_sel_c2orc3"/>
<input name="vuad_sel_c4"/>
<input name="vuad_sel_rd"/>
<input name="vuad_sel_c2_d1"/>
<input name="bistordiag_wr_vd_c4"/>
<input name="sel_vd_wr_data_byp"/>
<input name="vuad_array_rd_data_c1"/>
<output name="so"/>
<output name="vuad_array_wr_data_c4"/>
<output name="dirty_evict_c3"/>
<output name="vuad_dp_valid_c2"/>
<output name="valid_rd_parity_c2"/>
<output name="dirty_rd_parity_c2"/>
<output name="diag_rd_vd_out"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="zzpar16"/>
<instance name="dff"/>
<instance name="zzpar16"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="zzpar16"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="zzpar16"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="379" nStmts="0" nExprs="146" nInputs="18" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="225" />
</block>
<block name="sctag_vuad_ctl">
<input name="rd_addr1"/>
<input name="rd_addr2"/>
<input name="rd_addr_sel"/>
<input name="wr_addr"/>
<input name="wr_en0"/>
<input name="wr_en1"/>
<input name="array_rd_en"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<output name="so"/>
<output name="rd_addr1_r0"/>
<output name="rd_addr2_r0"/>
<output name="rd_addr_sel_r0"/>
<output name="wr_addr_r0"/>
<output name="word_en_r0"/>
<output name="wr_en_r0c0"/>
<output name="wr_en_r0c1"/>
<output name="mux1_h_sel_r0"/>
<output name="mux1_l_sel_r0"/>
<output name="mux2_sel_r0"/>
<output name="rd_en_r0"/>
<output name="rd_addr1_r1"/>
<output name="rd_addr2_r1"/>
<output name="rd_addr_sel_r1"/>
<output name="wr_addr_r1"/>
<output name="word_en_r1"/>
<output name="wr_en_r1c0"/>
<output name="wr_en_r1c1"/>
<output name="rd_en_r1"/>
<output name="rd_addr1_r2"/>
<output name="rd_addr2_r2"/>
<output name="rd_addr_sel_r2"/>
<output name="wr_addr_r2"/>
<output name="word_en_r2"/>
<output name="wr_en_r2c0"/>
<output name="wr_en_r2c1"/>
<output name="mux1_h_sel_r2"/>
<output name="mux1_l_sel_r2"/>
<output name="mux2_sel_r2"/>
<output name="rd_en_r2"/>
<output name="rd_addr1_r3"/>
<output name="rd_addr2_r3"/>
<output name="rd_addr_sel_r3"/>
<output name="wr_addr_r3"/>
<output name="word_en_r3"/>
<output name="wr_en_r3c0"/>
<output name="wr_en_r3c1"/>
<output name="rd_en_r3"/>
<output name="rd_addr1_r4"/>
<output name="rd_addr2_r4"/>
<output name="rd_addr_sel_r4"/>
<output name="wr_addr_r4"/>
<output name="word_en_r4"/>
<output name="wr_en_r4c0"/>
<output name="wr_en_r4c1"/>
<output name="mux1_h_sel_r4"/>
<output name="mux1_l_sel_r4"/>
<output name="mux2_sel_r4"/>
<output name="rd_en_r4"/>
<output name="rd_addr1_r5"/>
<output name="rd_addr2_r5"/>
<output name="rd_addr_sel_r5"/>
<output name="wr_addr_r5"/>
<output name="word_en_r5"/>
<output name="wr_en_r5c0"/>
<output name="wr_en_r5c1"/>
<output name="rd_en_r5"/>
<output name="rd_addr1_r6"/>
<output name="rd_addr2_r6"/>
<output name="rd_addr_sel_r6"/>
<output name="wr_addr_r6"/>
<output name="word_en_r6"/>
<output name="wr_en_r6c0"/>
<output name="wr_en_r6c1"/>
<output name="mux1_h_sel_r6"/>
<output name="mux1_l_sel_r6"/>
<output name="mux2_sel_r6"/>
<output name="rd_en_r6"/>
<output name="rd_addr1_r7"/>
<output name="rd_addr2_r7"/>
<output name="rd_addr_sel_r7"/>
<output name="wr_addr_r7"/>
<output name="word_en_r7"/>
<output name="wr_en_r7c0"/>
<output name="wr_en_r7c1"/>
<output name="rd_en_r7"/>
<output name="mux_sel"/>
<instance name="clken_buf"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="282" nStmts="0" nExprs="37" nInputs="11" nOutputs="78" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="105" nOther="140" />
</block>
<block name="sctag_vuad_dpm">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="diag_rd_ua_out"/>
<input name="diag_rd_vd_out"/>
<input name="arbctl_acc_ua_c2"/>
<input name="valid_rd_parity_c2"/>
<input name="dirty_rd_parity_c2"/>
<input name="used_rd_parity_c2"/>
<input name="alloc_rd_parity_c2"/>
<input name="arbdata_wr_data_c2"/>
<input name="bist_vuad_data_in"/>
<input name="sel_diag1_data_wr_c3"/>
<input name="sel_diag0_data_wr_c3"/>
<output name="so"/>
<output name="bistordiag_ua_data"/>
<output name="bistordiag_vd_data"/>
<output name="vuad_dp_diag_data_c7"/>
<output name="vuad_syndrome_c9"/>
<output name="parity_c4"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="270" nStmts="0" nExprs="98" nInputs="14" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="170" />
</block>
<block name="sctag_vuad_io">
<input name="data_out_col1"/>
<input name="data_out_col2"/>
<input name="data_out_col3"/>
<input name="data_out_col4"/>
<input name="array_data_in"/>
<input name="mux_sel"/>
<output name="data_out_io"/>
<output name="array_data_in_buf_top"/>
<output name="array_data_in_buf_bottom"/>
<instance name="mux4ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="33" nStmts="0" nExprs="10" nInputs="6" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="21" />
</block>
<block name="sctag_vuadcol_dp">
<input name="data_in_l"/>
<input name="data_in_h"/>
<input name="mux1_h_sel"/>
<input name="mux1_l_sel"/>
<input name="mux2_sel"/>
<output name="data_out_col"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="70" nStmts="0" nExprs="26" nInputs="5" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="36" />
</block>
<block name="sctag_vuaddp_ctl">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="bist_vuad_idx_c3"/>
<input name="vuad_idx_c3"/>
<input name="bist_wr_vd_c3"/>
<input name="tagctl_hit_way_vld_c3"/>
<input name="lru_way_sel_c3"/>
<input name="tagctl_st_to_data_array_c3"/>
<input name="decdp_wr64_inst_c2"/>
<input name="evict_c3"/>
<input name="arbctl_acc_vd_c2"/>
<input name="arbctl_acc_ua_c2"/>
<input name="sehold"/>
<input name="idx_c1c2comp_c1"/>
<input name="idx_c1c3comp_c1"/>
<input name="idx_c1c4comp_c1"/>
<input name="idx_c1c5comp_c1"/>
<input name="decdp_inst_int_c1"/>
<input name="l2_bypass_mode_on"/>
<input name="arbctl_inst_diag_c1"/>
<input name="bist_vuad_wr_en"/>
<input name="arbctl_inst_vld_c2"/>
<input name="arbctl_inst_l2vuad_vld_c3"/>
<input name="decdp_st_inst_c3"/>
<input name="arbdp_inst_fb_c2"/>
<input name="parity_c4"/>
<input name="arbdp_inst_way_c2"/>
<input name="arbdp_vuadctl_pst_no_ctrue_c2"/>
<input name="decdp_cas1_inst_c2"/>
<input name="arbdp_pst_with_ctrue_c2"/>
<input name="decdp_cas2_inst_c2"/>
<input name="arbdp_inst_mb_c2"/>
<input name="vuadctl_no_bypass_px2"/>
<output name="so"/>
<output name="vuad_sel_c2"/>
<output name="vuad_sel_c2_d1"/>
<output name="vuad_sel_c2orc3"/>
<output name="vuad_sel_c4"/>
<output name="vuad_sel_rd"/>
<output name="vuad_tagdp_sel_c2_d1"/>
<output name="st_to_data_array_c3"/>
<output name="wr64_inst_c3"/>
<output name="vuad_evict_c3"/>
<output name="alloc_set_cond_c3"/>
<output name="alloc_rst_cond_c3"/>
<output name="vuad_error_c8"/>
<output name="hit_wayvld_c3"/>
<output name="fill_way_c3"/>
<output name="lru_way_c3"/>
<output name="bistordiag_wr_vd_c4"/>
<output name="bistordiag_wr_ua_c4"/>
<output name="sel_ua_wr_data_byp"/>
<output name="sel_vd_wr_data_byp"/>
<output name="sel_diag0_data_wr_c3"/>
<output name="sel_diag1_data_wr_c3"/>
<output name="vuad_array_wr_en0_c4"/>
<output name="vuad_array_wr_en1_c4"/>
<output name="vuad_idx_c4"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="558" nStmts="0" nExprs="176" nInputs="34" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="43" nOther="339" />
</block>
<block name="sctag_wbctl">
<input name="si"/>
<input name="se"/>
<input name="rclk"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="dbginit_l"/>
<input name="rst_tri_en"/>
<input name="dirty_evict_c3"/>
<input name="arbdp_inst_fb_c2"/>
<input name="mbctl_wbctl_mbid_c4"/>
<input name="mbctl_hit_c4"/>
<input name="mbctl_fbctl_dram_pick"/>
<input name="l2_bypass_mode_on"/>
<input name="wb_cam_match_c2"/>
<input name="c1_addr_eq_wb_c4"/>
<input name="arbctl_wbctl_hit_off_c1"/>
<input name="arbctl_wbctl_inst_vld_c2"/>
<input name="dram_sctag_wr_ack"/>
<input name="rdmat_pick_vec"/>
<input name="or_rdmat_valid"/>
<output name="so"/>
<output name="wbtag_write_wl_c4"/>
<output name="wbtag_write_en_c4"/>
<output name="wb_read_wl"/>
<output name="wb_read_en"/>
<output name="sctag_scbuf_wbwr_wl_c6"/>
<output name="sctag_scbuf_wbwr_wen_c6"/>
<output name="sctag_scbuf_wbrd_wl_r0"/>
<output name="sctag_scbuf_wbrd_en_r0"/>
<output name="sctag_scbuf_ev_dword_r0"/>
<output name="sctag_scbuf_evict_en_r0"/>
<output name="sctag_dram_wr_req"/>
<output name="wbctl_hit_unqual_c2"/>
<output name="wbctl_mbctl_dep_rdy_en"/>
<output name="wbctl_mbctl_dep_mbid"/>
<output name="wbctl_arbctl_full_px1"/>
<output name="rdmat_read_wl"/>
<output name="rdmat_read_en"/>
<output name="wbctl_wr_addr_sel"/>
<output name="wb_or_rdma_wr_req_en"/>
<output name="sctag_scbuf_rdma_rdwl_r0"/>
<output name="sctag_scbuf_rdma_rden_r0"/>
<output name="reset_rdmat_vld"/>
<output name="set_rdmat_acked"/>
<output name="sctag_jbi_wib_dequeue"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="mux2ds"/>
<instance name="dffrl"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dffrl"/>
<instance name="dffrl"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="990" nStmts="2" nExprs="336" nInputs="20" nOutputs="25" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="0" nWAssign="117" nOther="534" />
</block>
<block name="bw_clk_cl_scdata_cmp">
<input name="grst_l"/>
<input name="gdbginit_l"/>
<input name="gclk"/>
<input name="si"/>
<input name="se"/>
<input name="adbginit_l"/>
<input name="arst_l"/>
<input name="arst2_l"/>
<input name="cluster_cken"/>
<output name="so"/>
<output name="dbginit_l"/>
<output name="cluster_grst_l"/>
<output name="rclk"/>
<instance name="cluster_header_dup"/>
<instance name="cluster_header_dup"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="64" nStmts="0" nExprs="24" nInputs="9" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="40" />
</block>
<block name="scdata">
<input name="cmp_gclk"/>
<input name="global_shift_enable"/>
<input name="si"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="cluster_cken"/>
<input name="ctu_tst_pre_grst_l"/>
<input name="ctu_tst_scanmode"/>
<input name="ctu_tst_scan_disable"/>
<input name="ctu_tst_macrotest"/>
<input name="ctu_tst_short_chain"/>
<input name="efc_scdata_fuse_ashift"/>
<input name="efc_scdata_fuse_clk1"/>
<input name="efc_scdata_fuse_clk2"/>
<input name="efc_scdata_fuse_data"/>
<input name="efc_scdata_fuse_dshift"/>
<input name="scbuf_scdata_fbdecc_c4"/>
<input name="sctag_scdata_col_offset_c2"/>
<input name="sctag_scdata_fb_hit_c3"/>
<input name="sctag_scdata_fbrd_c3"/>
<input name="sctag_scdata_rd_wr_c2"/>
<input name="sctag_scdata_set_c2"/>
<input name="sctag_scdata_stdecc_c2"/>
<input name="sctag_scdata_way_sel_c2"/>
<input name="sctag_scdata_word_en_c2"/>
<output name="so"/>
<output name="scdata_efc_fuse_data"/>
<output name="scdata_scbuf_decc_out_c7"/>
<output name="scdata_sctag_decc_c6"/>
<instance name="bw_clk_cl_scdata_cmp"/>
<instance name="test_stub_scan"/>
<instance name="scdata_rep"/>
<instance name="scdata_ctr_io"/>
<instance name="scdata_periph_io"/>
<instance name="scdata_efuse_hdr"/>
<instance name="scdata_subbank"/>
<instance name="scdata_subbank"/>
<instance name="scdata_subbank"/>
<instance name="scdata_subbank"/>
<complexity cyclo1="18" cyclo2="5" nCaseStmts="1" nCaseItems="14" nLoops="0" nIfStmts="3" />
<volume nNodes="595" nStmts="7" nExprs="240" nInputs="25" nOutputs="4" nParams="0" nAlwaysClocks="6" nBAssign="0" nNBAssign="8" nWAssign="32" nOther="302" />
</block>
<block name="scdata_ctr_io">
<input name="sctag_scdata_way_sel_c2_buf"/>
<input name="sctag_scdata_rd_wr_c2_buf"/>
<input name="sctag_scdata_set_c2_buf"/>
<input name="sctag_scdata_col_offset_c2_buf"/>
<input name="sctag_scdata_word_en_c2_buf"/>
<input name="sctag_scdata_fbrd_c3_buf"/>
<input name="scbuf_scdata_fbdecc_c5"/>
<input name="sctag_scdata_fb_hit_c3_buf"/>
<input name="sctag_scdata_stdecc_c2_buf"/>
<input name="cache_decc_out_c5"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="so"/>
<output name="scdata_sctag_decc_c6_ctr"/>
<output name="scdata_decc_out_c6"/>
<output name="cache_decc_in_c3"/>
<output name="cache_col_offset_c3"/>
<output name="cache_word_en_c3"/>
<output name="cache_way_sel_c3_0"/>
<output name="cache_set_c3_0"/>
<output name="cache_wr_en_c3_0"/>
<output name="cache_way_sel_c3_1"/>
<output name="cache_set_c3_1"/>
<output name="cache_wr_en_c3_1"/>
<output name="cache_way_sel_c3_2"/>
<output name="cache_set_c3_2"/>
<output name="cache_wr_en_c3_2"/>
<output name="cache_way_sel_c3_3"/>
<output name="cache_set_c3_3"/>
<output name="cache_wr_en_c3_3"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="293" nStmts="0" nExprs="100" nInputs="13" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="179" />
</block>
<block name="scdata_efuse_hdr">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="efc_scdata_fuse_clk1"/>
<input name="efc_scdata_fuse_clk2"/>
<input name="efc_scdata_fuse_ashift"/>
<input name="efc_scdata_fuse_dshift"/>
<input name="efc_scdata_fuse_data"/>
<input name="red_fuse_data"/>
<input name="arst_l"/>
<input name="testmode_l"/>
<output name="so"/>
<output name="scdata_efc_fuse_data"/>
<output name="fuse_red_data"/>
<output name="fuse_red_subbank0_dshift"/>
<output name="fuse_red_subbank1_dshift"/>
<output name="fuse_red_subbank2_dshift"/>
<output name="fuse_red_subbank3_dshift"/>
<output name="fuse_red_rid"/>
<output name="fuse_red_read_shift"/>
<instance name="bw_u1_scanlg_2x"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffrl_async"/>
<instance name="dffrl_async"/>
<instance name="dffrl_async"/>
<instance name="dffrl_async"/>
<instance name="dffrl_async"/>
<instance name="dffrl_async"/>
<instance name="dffrl_async"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="268" nStmts="0" nExprs="80" nInputs="11" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="46" nOther="142" />
</block>
<block name="scdata_periph_io">
<input name="scdata_decc_out_c6"/>
<input name="scbuf_scdata_fbdecc_c4"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<output name="so"/>
<output name="scdata_scbuf_decc_out_c7"/>
<output name="scbuf_scdata_fbdecc_c5"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="35" nStmts="0" nExprs="10" nInputs="5" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="25" />
</block>
<block name="scdata_rep">
<input name="sctag_scdata_col_offset_c2"/>
<input name="sctag_scdata_fb_hit_c3"/>
<input name="sctag_scdata_fbrd_c3"/>
<input name="sctag_scdata_rd_wr_c2"/>
<input name="sctag_scdata_set_c2"/>
<input name="sctag_scdata_stdecc_c2"/>
<input name="sctag_scdata_way_sel_c2"/>
<input name="sctag_scdata_word_en_c2"/>
<input name="scdata_sctag_decc_c6_ctr"/>
<output name="sctag_scdata_col_offset_c2_buf"/>
<output name="sctag_scdata_fb_hit_c3_buf"/>
<output name="sctag_scdata_fbrd_c3_buf"/>
<output name="sctag_scdata_rd_wr_c2_buf"/>
<output name="sctag_scdata_set_c2_buf"/>
<output name="sctag_scdata_stdecc_c2_buf"/>
<output name="sctag_scdata_way_sel_c2_buf"/>
<output name="sctag_scdata_word_en_c2_buf"/>
<output name="scdata_sctag_decc_c6"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="0" nInputs="9" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="19" />
</block>
<block name="scdata_subbank">
<input name="way_sel"/>
<input name="si"/>
<input name="arst_l"/>
<input name="col_offset"/>
<input name="decc_in"/>
<input name="efc_scdata_fuse_clk1"/>
<input name="efc_scdata_fuse_clk2"/>
<input name="fuse_l2d_data_in"/>
<input name="fuse_l2d_rden"/>
<input name="fuse_l2d_rid"/>
<input name="fuse_l2d_wren"/>
<input name="fuse_read_data_in"/>
<input name="mem_write_disable"/>
<input name="rclk"/>
<input name="scbuf_scdata_fbdecc_bot"/>
<input name="scbuf_scdata_fbdecc_top"/>
<input name="scdata_scbuf_decc_bot"/>
<input name="scdata_scbuf_decc_top"/>
<input name="se"/>
<input name="sehold"/>
<input name="set"/>
<input name="word_en"/>
<input name="wr_en"/>
<output name="se_buf"/>
<output name="so"/>
<output name="decc_out"/>
<output name="l2d_fuse_data_out"/>
<output name="scbuf_scdata_fbdecc_bot_buf"/>
<output name="scbuf_scdata_fbdecc_top_buf"/>
<output name="scdata_scbuf_decc_c6_bot_buf"/>
<output name="scdata_scbuf_decc_c6_top_buf"/>
<instance name="bw_r_l2d"/>
<instance name="bw_r_l2d"/>
<instance name="bw_r_l2d"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="302" nStmts="0" nExprs="126" nInputs="23" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="176" />
</block>
<block name="bw_r_cm16x40">
<input name="adr_w"/>
<input name="din"/>
<input name="write_en"/>
<input name="rst_tri_en"/>
<input name="adr_r"/>
<input name="read_en"/>
<input name="lookup_en"/>
<input name="key"/>
<input name="rclk"/>
<input name="sehold"/>
<input name="se"/>
<input name="si"/>
<input name="rst_l"/>
<output name="dout"/>
<output name="match"/>
<output name="match_idx"/>
<output name="so"/>
<complexity cyclo1="83" cyclo2="49" nCaseStmts="2" nCaseItems="36" nLoops="0" nIfStmts="46" />
<volume nNodes="243" nStmts="12" nExprs="46" nInputs="13" nOutputs="4" nParams="0" nAlwaysClocks="18" nBAssign="88" nNBAssign="9" nWAssign="2" nOther="68" />
</block>
<block name="bw_r_cm16x40b">
<input name="adr_w"/>
<input name="din"/>
<input name="write_en"/>
<input name="rst_tri_en"/>
<input name="adr_r"/>
<input name="read_en"/>
<input name="lookup_en"/>
<input name="key"/>
<input name="rclk"/>
<input name="sehold"/>
<input name="se"/>
<input name="si"/>
<input name="rst_l"/>
<output name="dout"/>
<output name="match"/>
<output name="match_idx"/>
<output name="so"/>
<complexity cyclo1="49" cyclo2="15" nCaseStmts="2" nCaseItems="36" nLoops="0" nIfStmts="12" />
<volume nNodes="240" nStmts="12" nExprs="46" nInputs="13" nOutputs="4" nParams="0" nAlwaysClocks="15" nBAssign="90" nNBAssign="9" nWAssign="0" nOther="68" />
</block>
<block name="bw_r_dcd">
<input name="dcache_rd_addr_e"/>
<input name="dcache_alt_addr_e"/>
<input name="dcache_rvld_e"/>
<input name="dcache_wvld_e"/>
<input name="dcache_wdata_e"/>
<input name="dcache_wr_rway_e"/>
<input name="dcache_byte_wr_en_e"/>
<input name="dcache_alt_rsel_way_e"/>
<input name="dcache_rsel_way_wb"/>
<input name="dcache_alt_mx_sel_e"/>
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<input name="rst_tri_en"/>
<input name="arst_l"/>
<input name="rclk"/>
<input name="dcache_alt_data_w0_m"/>
<input name="dcache_arry_data_sel_m"/>
<input name="efc_spc_fuse_clk1"/>
<input name="fuse_dcd_wren"/>
<input name="fuse_dcd_rid"/>
<input name="fuse_dcd_repair_value"/>
<input name="fuse_dcd_repair_en"/>
<output name="so"/>
<output name="dcache_rdata_wb"/>
<output name="dcache_rparity_wb"/>
<output name="dcache_rparity_err_wb"/>
<output name="dcache_rdata_msb_w0_m"/>
<output name="dcache_rdata_msb_w1_m"/>
<output name="dcache_rdata_msb_w2_m"/>
<output name="dcache_rdata_msb_w3_m"/>
<output name="dcd_fuse_repair_value"/>
<output name="dcd_fuse_repair_en"/>
<instance name="lsu_dc_parity_gen"/>
<instance name="lsu_dc_parity_gen"/>
<instance name="lsu_dc_parity_gen"/>
<instance name="lsu_dc_parity_gen"/>
<complexity cyclo1="73" cyclo2="73" nCaseStmts="0" nCaseItems="0" nLoops="3" nIfStmts="69" />
<volume nNodes="308" nStmts="40" nExprs="50" nInputs="23" nOutputs="10" nParams="0" nAlwaysClocks="21" nBAssign="32" nNBAssign="42" nWAssign="39" nOther="84" />
</block>
<block name="dcm_panel">
<input name="cam_en"/>
<input name="inv_mask0"/>
<input name="inv_mask1"/>
<input name="inv_mask2"/>
<input name="inv_mask3"/>
<input name="si_0"/>
<input name="se_0"/>
<input name="si_1"/>
<input name="se_1"/>
<input name="sehold_0"/>
<input name="sehold_1"/>
<input name="rclk"/>
<input name="rd_en"/>
<input name="rw_addr0"/>
<input name="rw_addr1"/>
<input name="rw_addr2"/>
<input name="rw_addr3"/>
<input name="rst_l_0"/>
<input name="rst_l_1"/>
<input name="rst_warm_0"/>
<input name="rst_warm_1"/>
<input name="wr_en"/>
<input name="rst_tri_en_0"/>
<input name="rst_tri_en_1"/>
<input name="wr_data0"/>
<input name="wr_data1"/>
<input name="wr_data2"/>
<input name="wr_data3"/>
<input name="cam_en"/>
<input name="inv_mask0"/>
<input name="inv_mask1"/>
<input name="rclk"/>
<input name="rd_en"/>
<input name="rst_l"/>
<input name="rst_tri_en"/>
<input name="rst_warm"/>
<input name="rw_addr0"/>
<input name="rw_addr1"/>
<input name="sehold"/>
<input name="wr_data0"/>
<input name="wr_data1"/>
<input name="wr_en"/>
<input name="si"/>
<input name="se"/>
<input name="rd_en"/>
<input name="wr_en"/>
<input name="cam_en"/>
<input name="wr_data"/>
<input name="rw_addr"/>
<input name="inv_mask"/>
<input name="rst_l"/>
<input name="rclk"/>
<input name="rst_warm"/>
<input name="si"/>
<input name="se"/>
<input name="rst_tri_en"/>
<input name="sehold"/>
<output name="row_hit"/>
<output name="rd_data0"/>
<output name="rd_data1"/>
<output name="rd_data2"/>
<output name="rd_data3"/>
<output name="so_0"/>
<output name="so_1"/>
<output name="so"/>
<output name="bank_hit"/>
<output name="rd_data0"/>
<output name="rd_data1"/>
<output name="lkup_hit"/>
<output name="rd_data"/>
<output name="so"/>
<instance name="dcm_panel_pair"/>
<instance name="dcm_panel_pair"/>
<instance name="dcm_panel"/>
<instance name="dcm_panel"/>
<complexity cyclo1="13" cyclo2="13" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="12" />
<volume nNodes="432" nStmts="8" nExprs="70" nInputs="57" nOutputs="14" nParams="0" nAlwaysClocks="12" nBAssign="168" nNBAssign="8" nWAssign="2" nOther="164" />
</block>
<block name="bw_r_efa">
<input name="vpp"/>
<input name="pi_efa_prog_en"/>
<input name="sbc_efa_read_en"/>
<input name="sbc_efa_word_addr"/>
<input name="sbc_efa_bit_addr"/>
<input name="sbc_efa_margin0_rd"/>
<input name="sbc_efa_margin1_rd"/>
<input name="pwr_ok"/>
<input name="por_n"/>
<input name="sbc_efa_sup_det_rd"/>
<input name="sbc_efa_power_down"/>
<input name="si"/>
<input name="se"/>
<input name="vddo"/>
<input name="clk"/>
<output name="efa_sbc_data"/>
<output name="so"/>
<param name="MAXFILENAME"/>
<param name="EFA_READ_LAT"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="9" />
<volume nNodes="67" nStmts="11" nExprs="9" nInputs="15" nOutputs="2" nParams="2" nAlwaysClocks="2" nBAssign="8" nNBAssign="3" nWAssign="7" nOther="27" />
</block>
<block name="bw_r_frf">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<input name="rst_tri_en"/>
<input name="ctl_frf_wen"/>
<input name="ctl_frf_ren"/>
<input name="dp_frf_data"/>
<input name="ctl_frf_addr"/>
<output name="so"/>
<output name="frf_dp_data"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="108" nStmts="2" nExprs="37" nInputs="9" nOutputs="2" nParams="0" nAlwaysClocks="2" nBAssign="0" nNBAssign="3" nWAssign="8" nOther="56" />
</block>
<block name="bw_r_icd">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="reset_l"/>
<input name="sehold"/>
<input name="fdp_icd_index_bf"/>
<input name="ifq_icd_index_bf"/>
<input name="fcl_icd_index_sel_ifq_bf"/>
<input name="ifq_icd_wrway_bf"/>
<input name="ifq_icd_worden_bf"/>
<input name="ifq_icd_wrdata_i2"/>
<input name="fcl_icd_rdreq_bf"/>
<input name="fcl_icd_wrreq_bf"/>
<input name="bist_ic_data"/>
<input name="rst_tri_en"/>
<input name="ifq_icd_data_sel_old_i2"/>
<input name="ifq_icd_data_sel_fill_i2"/>
<input name="ifq_icd_data_sel_bist_i2"/>
<input name="fuse_icd_wren"/>
<input name="fuse_icd_rid"/>
<input name="fuse_icd_repair_value"/>
<input name="fuse_icd_repair_en"/>
<input name="efc_spc_fuse_clk1"/>
<output name="icd_wsel_fetdata_s1"/>
<output name="icd_wsel_topdata_s1"/>
<output name="icd_fuse_repair_value"/>
<output name="icd_fuse_repair_en"/>
<output name="so"/>
<instance name="mux3ds"/>
<instance name="dffe"/>
<complexity cyclo1="43" cyclo2="43" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="42" />
<volume nNodes="282" nStmts="41" nExprs="55" nInputs="23" nOutputs="5" nParams="0" nAlwaysClocks="28" nBAssign="44" nNBAssign="45" nWAssign="10" nOther="59" />
</block>
<block name="bw_r_idct">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="reset_l"/>
<input name="sehold"/>
<input name="rst_tri_en"/>
<input name="index0_x"/>
<input name="index1_x"/>
<input name="index_sel_x"/>
<input name="dec_wrway_x"/>
<input name="rdreq_x"/>
<input name="wrreq_x"/>
<input name="wrtag_w0_y"/>
<input name="wrtag_w1_y"/>
<input name="wrtag_w2_y"/>
<input name="wrtag_w3_y"/>
<input name="adj"/>
<output name="rdtag_w0_y"/>
<output name="rdtag_w1_y"/>
<output name="rdtag_w2_y"/>
<output name="rdtag_w3_y"/>
<output name="so"/>
<complexity cyclo1="12" cyclo2="12" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="11" />
<volume nNodes="88" nStmts="11" nExprs="10" nInputs="17" nOutputs="5" nParams="0" nAlwaysClocks="11" nBAssign="10" nNBAssign="5" nWAssign="6" nOther="35" />
</block>
<block name="bw_r_irf">
<input name="rclk"/>
<input name="reset_l"/>
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<input name="rst_tri_en"/>
<input name="ifu_exu_tid_s2"/>
<input name="ifu_exu_rs1_s"/>
<input name="ifu_exu_rs2_s"/>
<input name="ifu_exu_rs3_s"/>
<input name="ifu_exu_ren1_s"/>
<input name="ifu_exu_ren2_s"/>
<input name="ifu_exu_ren3_s"/>
<input name="ecl_irf_wen_w"/>
<input name="ecl_irf_wen_w2"/>
<input name="ecl_irf_rd_m"/>
<input name="ecl_irf_rd_g"/>
<input name="byp_irf_rd_data_w"/>
<input name="byp_irf_rd_data_w2"/>
<input name="ecl_irf_tid_m"/>
<input name="ecl_irf_tid_g"/>
<input name="rml_irf_old_lo_cwp_e"/>
<input name="rml_irf_new_lo_cwp_e"/>
<input name="rml_irf_old_e_cwp_e"/>
<input name="rml_irf_new_e_cwp_e"/>
<input name="rml_irf_swap_even_e"/>
<input name="rml_irf_swap_odd_e"/>
<input name="rml_irf_swap_local_e"/>
<input name="rml_irf_kill_restore_w"/>
<input name="rml_irf_cwpswap_tid_e"/>
<input name="rml_irf_old_agp"/>
<input name="rml_irf_new_agp"/>
<input name="rml_irf_swap_global"/>
<input name="rml_irf_global_tid"/>
<output name="so"/>
<output name="irf_byp_rs1_data_d_l"/>
<output name="irf_byp_rs2_data_d_l"/>
<output name="irf_byp_rs3_data_d_l"/>
<output name="irf_byp_rs3h_data_d_l"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="61" cyclo2="61" nCaseStmts="0" nCaseItems="0" nLoops="8" nIfStmts="52" />
<volume nNodes="419" nStmts="46" nExprs="98" nInputs="34" nOutputs="5" nParams="0" nAlwaysClocks="8" nBAssign="54" nNBAssign="55" nWAssign="17" nOther="141" />
</block>
<block name="bw_r_l2d">
<input name="arst_l"/>
<input name="col_offset"/>
<input name="decc_in"/>
<input name="decc_read_in"/>
<input name="efc_scdata_fuse_clk1"/>
<input name="efc_scdata_fuse_clk2"/>
<input name="fuse_l2d_data_in"/>
<input name="fuse_l2d_rden"/>
<input name="fuse_l2d_rid"/>
<input name="fuse_l2d_wren"/>
<input name="fuse_read_data_in"/>
<input name="mem_write_disable"/>
<input name="rclk"/>
<input name="scbuf_scdata_fbdecc_bot"/>
<input name="scbuf_scdata_fbdecc_top"/>
<input name="scdata_scbuf_decc_bot"/>
<input name="scdata_scbuf_decc_top"/>
<input name="se"/>
<input name="sehold"/>
<input name="set"/>
<input name="si"/>
<input name="way_sel"/>
<input name="word_en"/>
<input name="wr_en"/>
<output name="fuse_l2d_rid_buf"/>
<output name="fuse_l2d_data_in_buf"/>
<output name="arst_l_buf"/>
<output name="se_buf"/>
<output name="sehold_buf"/>
<output name="fuse_l2d_rden_buf"/>
<output name="fuse_l2d_wren_buf"/>
<output name="fuse_clk1_buf"/>
<output name="fuse_clk2_buf"/>
<output name="mem_write_disable_buf"/>
<output name="col_offset_buf"/>
<output name="decc_in_buf"/>
<output name="decc_out"/>
<output name="l2d_fuse_data_out"/>
<output name="scbuf_scdata_fbdecc_bot_buf"/>
<output name="scbuf_scdata_fbdecc_top_buf"/>
<output name="scdata_scbuf_decc_bot_buf"/>
<output name="scdata_scbuf_decc_top_buf"/>
<output name="set_buf"/>
<output name="so"/>
<output name="way_sel_buf"/>
<output name="word_en_buf"/>
<output name="wr_en_buf"/>
<instance name="bw_r_l2d_rep_bot"/>
<instance name="bw_r_l2d_rep_top"/>
<instance name="bw_r_l2d_32k"/>
<instance name="bw_r_l2d_32k"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="272" nStmts="0" nExprs="110" nInputs="24" nOutputs="23" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="162" />
</block>
<block name="bw_r_l2d_32k">
<input name="decc_in_l"/>
<input name="decc_read_in"/>
<input name="word_en_l"/>
<input name="way_sel_l"/>
<input name="set_l"/>
<input name="col_offset_l"/>
<input name="wr_en_l"/>
<input name="rclk"/>
<input name="arst_l"/>
<input name="mem_write_disable"/>
<input name="sehold"/>
<input name="se"/>
<input name="si"/>
<input name="fuse_l2d_wren"/>
<input name="fuse_l2d_rden"/>
<input name="fuse_l2d_rid"/>
<input name="fuse_clk1"/>
<input name="fuse_clk2"/>
<input name="fuse_l2d_data_in"/>
<input name="fuse_read_data_in"/>
<output name="decc_out"/>
<output name="so"/>
<output name="l2d_fuse_data_out"/>
<complexity cyclo1="40" cyclo2="28" nCaseStmts="2" nCaseItems="14" nLoops="0" nIfStmts="25" />
<volume nNodes="201" nStmts="20" nExprs="32" nInputs="20" nOutputs="3" nParams="0" nAlwaysClocks="32" nBAssign="46" nNBAssign="11" nWAssign="8" nOther="52" />
</block>
<block name="bw_r_l2d_rep_bot">
<input name="fuse_l2d_rden"/>
<input name="fuse_l2d_wren"/>
<input name="si"/>
<input name="arst_l"/>
<input name="se"/>
<input name="sehold"/>
<input name="fuse_l2d_rid"/>
<input name="fuse_read_data_in"/>
<input name="fuse_l2d_data_in"/>
<input name="word_en"/>
<input name="col_offset"/>
<input name="set"/>
<input name="wr_en"/>
<input name="way_sel"/>
<input name="decc_in"/>
<input name="fbdt_l"/>
<input name="fbdb_l"/>
<input name="scdata_scbuf_decc_top"/>
<input name="scdata_scbuf_decc_bot"/>
<input name="efc_scdata_fuse_clk1"/>
<input name="efc_scdata_fuse_clk2"/>
<input name="mem_write_disable"/>
<output name="fuse_l2d_rden_buf"/>
<output name="fuse_l2d_wren_buf"/>
<output name="si_buf"/>
<output name="arst_l_buf"/>
<output name="se_buf"/>
<output name="sehold_buf"/>
<output name="fuse_l2d_rid_buf"/>
<output name="fuse_read_data_in_buf"/>
<output name="fuse_l2d_data_in_buf"/>
<output name="word_en_l"/>
<output name="col_offset_l"/>
<output name="set_l"/>
<output name="wr_en_l"/>
<output name="way_sel_l"/>
<output name="decc_in_l"/>
<output name="scbuf_scdata_fbdecc_top_buf"/>
<output name="scbuf_scdata_fbdecc_bot_buf"/>
<output name="sbdt_l"/>
<output name="sbdb_l"/>
<output name="fuse_clk1_buf"/>
<output name="fuse_clk2_buf"/>
<output name="mem_write_disable_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="67" nStmts="0" nExprs="0" nInputs="22" nOutputs="22" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="45" />
</block>
<block name="bw_r_l2d_rep_top">
<input name="word_en_l"/>
<input name="col_offset_l"/>
<input name="set_l"/>
<input name="wr_en_l"/>
<input name="way_sel_l"/>
<input name="decc_in_l"/>
<input name="scbuf_scdata_fbdecc_top"/>
<input name="scbuf_scdata_fbdecc_bot"/>
<input name="sbdt_l"/>
<input name="sbdb_l"/>
<output name="word_en_buf"/>
<output name="col_offset_buf"/>
<output name="set_buf"/>
<output name="wr_en_buf"/>
<output name="way_sel_buf"/>
<output name="decc_in_buf"/>
<output name="fbdt_l"/>
<output name="fbdb_l"/>
<output name="scdata_scbuf_decc_top_buf"/>
<output name="scdata_scbuf_decc_bot_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="0" nInputs="10" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="21" />
</block>
<block name="bw_r_l2t_subbank">
<input name="index"/>
<input name="bist_index"/>
<input name="rd_en"/>
<input name="bist_rd_en"/>
<input name="way"/>
<input name="bist_way"/>
<input name="wr_en"/>
<input name="bist_wr_en"/>
<input name="wrdata0"/>
<input name="bist_wrdata0"/>
<input name="wrdata1"/>
<input name="bist_wrdata1"/>
<input name="lkup_tag_d1"/>
<input name="rclk"/>
<input name="fuse_l2t_wren"/>
<input name="fuse_l2t_rid"/>
<input name="fuse_l2t_repair_value"/>
<input name="fuse_l2t_repair_en"/>
<input name="efc_sctag_fuse_clk1"/>
<input name="rst_tri_en"/>
<input name="si"/>
<input name="se"/>
<input name="arst_l"/>
<input name="sehold"/>
<input name="index"/>
<input name="bist_index"/>
<input name="wr_en"/>
<input name="bist_wr_en"/>
<input name="rd_en"/>
<input name="bist_rd_en"/>
<input name="way"/>
<input name="bist_way"/>
<input name="wd_b_l"/>
<input name="lkuptag"/>
<input name="rclk"/>
<input name="sehold"/>
<input name="se"/>
<input name="sin"/>
<input name="rst_tri_en"/>
<input name="arst_l"/>
<input name="gbl_red_rid"/>
<input name="gbl_red_reg_en"/>
<input name="gbl_red_reg_d"/>
<input name="fclk1"/>
<input name="gbl_red_bank_id_top"/>
<input name="gbl_red_bank_id_bottom"/>
<input name="gbl_red_wr_en"/>
<output name="so"/>
<output name="l2t_fuse_repair_value"/>
<output name="l2t_fuse_repair_en"/>
<output name="way_sel"/>
<output name="way_sel_1"/>
<output name="tag_way0"/>
<output name="tag_way1"/>
<output name="tag_way2"/>
<output name="tag_way3"/>
<output name="tag_way4"/>
<output name="tag_way5"/>
<output name="tag_way6"/>
<output name="tag_way7"/>
<output name="tag_way8"/>
<output name="tag_way9"/>
<output name="tag_way10"/>
<output name="tag_way11"/>
<output name="sout"/>
<output name="wayselect0"/>
<output name="wayselect1"/>
<output name="tag_way0"/>
<output name="tag_way1"/>
<output name="red_reg_q_array2"/>
<output name="red_reg_enq_array2"/>
<instance name="bw_r_l2t_subbank"/>
<instance name="bw_r_l2t_subbank"/>
<instance name="bw_r_l2t_subbank"/>
<instance name="bw_r_l2t_subbank"/>
<instance name="bw_r_l2t_subbank"/>
<instance name="bw_r_l2t_subbank"/>
<complexity cyclo1="69" cyclo2="27" nCaseStmts="5" nCaseItems="47" nLoops="0" nIfStmts="21" />
<volume nNodes="690" nStmts="18" nExprs="228" nInputs="47" nOutputs="24" nParams="0" nAlwaysClocks="32" nBAssign="48" nNBAssign="10" nWAssign="24" nOther="330" />
</block>
<block name="bw_r_rf16x128d">
<input name="din"/>
<input name="rd_wl"/>
<input name="wr_wl"/>
<input name="read_en"/>
<input name="wr_en"/>
<input name="rst_tri_en"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="reset_l"/>
<input name="sehold"/>
<output name="dout"/>
<output name="so"/>
<complexity cyclo1="52" cyclo2="18" nCaseStmts="2" nCaseItems="36" nLoops="0" nIfStmts="15" />
<volume nNodes="183" nStmts="15" nExprs="49" nInputs="11" nOutputs="2" nParams="0" nAlwaysClocks="12" nBAssign="39" nNBAssign="6" nWAssign="0" nOther="62" />
</block>
<block name="bw_r_rf16x160">
<input name="din"/>
<input name="rd_adr"/>
<input name="wr_adr"/>
<input name="read_en"/>
<input name="wr_en"/>
<input name="rst_tri_en"/>
<input name="word_wen"/>
<input name="byte_wen"/>
<input name="rd_clk"/>
<input name="wr_clk"/>
<input name="se"/>
<input name="si_r"/>
<input name="si_w"/>
<input name="reset_l"/>
<input name="sehold"/>
<output name="dout"/>
<output name="so_w"/>
<output name="so_r"/>
<complexity cyclo1="36" cyclo2="36" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="33" />
<volume nNodes="132" nStmts="17" nExprs="17" nInputs="15" nOutputs="3" nParams="0" nAlwaysClocks="17" nBAssign="36" nNBAssign="8" nWAssign="0" nOther="37" />
</block>
<block name="bw_r_rf16x32">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="reset_l"/>
<input name="sehold"/>
<input name="rst_tri_en"/>
<input name="rd_adr1"/>
<input name="rd_adr2"/>
<input name="rd_adr1_sel"/>
<input name="rd_en"/>
<input name="wr_adr"/>
<input name="wr_en"/>
<input name="bit_wen"/>
<input name="din"/>
<output name="dout"/>
<output name="so"/>
<complexity cyclo1="30" cyclo2="27" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="25" />
<volume nNodes="147" nStmts="26" nExprs="29" nInputs="14" nOutputs="2" nParams="0" nAlwaysClocks="18" nBAssign="26" nNBAssign="7" nWAssign="4" nOther="37" />
</block>
<block name="bw_r_rf32x108">
<input name="din"/>
<input name="rd_adr1"/>
<input name="rd_adr2"/>
<input name="sel_rdaddr1"/>
<input name="wr_adr"/>
<input name="read_en"/>
<input name="wr_en"/>
<input name="word_wen"/>
<input name="rst_tri_en"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="reset_l"/>
<input name="sehold"/>
<output name="dout"/>
<output name="so"/>
<complexity cyclo1="26" cyclo2="26" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="23" />
<volume nNodes="96" nStmts="13" nExprs="13" nInputs="14" nOutputs="2" nParams="0" nAlwaysClocks="14" nBAssign="20" nNBAssign="7" nWAssign="0" nOther="29" />
</block>
<block name="bw_r_rf32x152b">
<input name="rd_adr"/>
<input name="rd_en"/>
<input name="wr_en"/>
<input name="wr_adr"/>
<input name="din"/>
<input name="rclk"/>
<input name="reset_l"/>
<input name="rst_tri_en"/>
<input name="sehold"/>
<input name="si"/>
<input name="se"/>
<output name="dout"/>
<output name="so"/>
<param name="NUMENTRIES"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="7" />
<volume nNodes="131" nStmts="10" nExprs="40" nInputs="11" nOutputs="2" nParams="1" nAlwaysClocks="4" nBAssign="3" nNBAssign="3" nWAssign="3" nOther="68" />
</block>
<block name="bw_r_rf32x80">
<input name="rd_adr"/>
<input name="rd_en"/>
<input name="wr_en"/>
<input name="nib_wr_en"/>
<input name="wr_adr"/>
<input name="din"/>
<input name="rclk"/>
<input name="reset_l"/>
<input name="rst_tri_en"/>
<input name="sehold"/>
<input name="si"/>
<input name="se"/>
<output name="dout"/>
<output name="so"/>
<param name="NUM_TPL"/>
<param name="NUM_ENTRIES"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<complexity cyclo1="17" cyclo2="17" nCaseStmts="0" nCaseItems="0" nLoops="4" nIfStmts="12" />
<volume nNodes="168" nStmts="18" nExprs="48" nInputs="12" nOutputs="2" nParams="2" nAlwaysClocks="6" nBAssign="12" nNBAssign="5" nWAssign="6" nOther="73" />
</block>
<block name="bw_r_scm">
<input name="stb_cam_data"/>
<input name="stb_alt_wr_data"/>
<input name="stb_camwr_data"/>
<input name="stb_alt_wsel"/>
<input name="stb_cam_vld"/>
<input name="stb_cam_cm_tid"/>
<input name="stb_cam_sqsh_msk"/>
<input name="stb_cam_rw_ptr"/>
<input name="stb_cam_wptr_vld"/>
<input name="stb_cam_rptr_vld"/>
<input name="stb_cam_rw_tid"/>
<input name="stb_quad_ld_cam"/>
<input name="rclk"/>
<input name="rst_tri_en"/>
<output name="stb_rdata_ramc"/>
<output name="stb_ld_full_raw"/>
<output name="stb_ld_partial_raw"/>
<output name="stb_cam_hit_ptr"/>
<output name="stb_cam_hit"/>
<output name="stb_cam_mhit"/>
<param name="NUMENTRIES"/>
<complexity cyclo1="23" cyclo2="23" nCaseStmts="0" nCaseItems="0" nLoops="4" nIfStmts="18" />
<volume nNodes="98" nStmts="9" nExprs="9" nInputs="14" nOutputs="6" nParams="1" nAlwaysClocks="4" nBAssign="14" nNBAssign="14" nWAssign="19" nOther="29" />
</block>
<block name="bw_r_tlb">
<input name="tlb_cam_vld"/>
<input name="tlb_cam_key"/>
<input name="tlb_cam_pid"/>
<input name="tlb_demap_key"/>
<input name="tlb_addr_mask_l"/>
<input name="tlb_ctxt"/>
<input name="tlb_wr_vld"/>
<input name="tlb_wr_tte_tag"/>
<input name="tlb_wr_tte_data"/>
<input name="tlb_rd_tag_vld"/>
<input name="tlb_rd_data_vld"/>
<input name="tlb_rw_index"/>
<input name="tlb_rw_index_vld"/>
<input name="tlb_demap"/>
<input name="tlb_demap_auto"/>
<input name="tlb_demap_all"/>
<input name="cache_ptag_w0"/>
<input name="cache_ptag_w1"/>
<input name="cache_ptag_w2"/>
<input name="cache_ptag_w3"/>
<input name="cache_set_vld"/>
<input name="tlb_bypass_va"/>
<input name="tlb_bypass"/>
<input name="se"/>
<input name="si"/>
<input name="hold"/>
<input name="adj"/>
<input name="arst_l"/>
<input name="rst_soft_l"/>
<input name="rclk"/>
<input name="rst_tri_en"/>
<output name="tlb_rd_tte_tag"/>
<output name="tlb_rd_tte_data"/>
<output name="tlb_pgnum"/>
<output name="tlb_pgnum_crit"/>
<output name="tlb_cam_hit"/>
<output name="cache_way_hit"/>
<output name="cache_hit"/>
<output name="so"/>
<complexity cyclo1="43" cyclo2="43" nCaseStmts="0" nCaseItems="0" nLoops="13" nIfStmts="29" />
<volume nNodes="341" nStmts="36" nExprs="36" nInputs="31" nOutputs="8" nParams="0" nAlwaysClocks="58" nBAssign="54" nNBAssign="54" nWAssign="31" nOther="72" />
</block>
<block name="bw_rf_16x65">
<input name="rd_clk"/>
<input name="wr_clk"/>
<input name="csn_rd"/>
<input name="csn_wr"/>
<input name="hold"/>
<input name="testmux_sel"/>
<input name="scan_en"/>
<input name="margin"/>
<input name="rd_a"/>
<input name="wr_a"/>
<input name="di"/>
<input name="si"/>
<output name="so"/>
<output name="do"/>
<output name="listen_out"/>
<param name="SYNC_CLOCK_CHK1"/>
<param name="SYNC_CLOCK_CHK2"/>
<param name="SYNC_CLOCK_CHK3"/>
<param name="MARGIN_WARNING"/>
<complexity cyclo1="37" cyclo2="37" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="36" />
<volume nNodes="273" nStmts="33" nExprs="35" nInputs="12" nOutputs="3" nParams="4" nAlwaysClocks="66" nBAssign="16" nNBAssign="19" nWAssign="28" nOther="76" />
</block>
<block name="bw_rf_16x81">
<input name="rd_clk"/>
<input name="wr_clk"/>
<input name="csn_rd"/>
<input name="csn_wr"/>
<input name="hold"/>
<input name="testmux_sel"/>
<input name="scan_en"/>
<input name="margin"/>
<input name="rd_a"/>
<input name="wr_a"/>
<input name="di"/>
<input name="si"/>
<output name="so"/>
<output name="do"/>
<output name="listen_out"/>
<param name="SYNC_CLOCK_CHK1"/>
<param name="SYNC_CLOCK_CHK2"/>
<param name="SYNC_CLOCK_CHK3"/>
<param name="MARGIN_WARNING"/>
<complexity cyclo1="37" cyclo2="37" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="36" />
<volume nNodes="273" nStmts="33" nExprs="35" nInputs="12" nOutputs="3" nParams="4" nAlwaysClocks="66" nBAssign="16" nNBAssign="19" nWAssign="28" nOther="76" />
</block>
<block name="sparc_exu">
<input name="mux_drive_disable"/>
<input name="mem_write_disable"/>
<input name="short_si0"/>
<input name="short_si1"/>
<input name="si0"/>
<input name="arst_l"/>
<input name="ffu_exu_rsr_data_m"/>
<input name="grst_l"/>
<input name="ifu_exu_addr_mask_d"/>
<input name="ifu_exu_aluop_d"/>
<input name="ifu_exu_casa_d"/>
<input name="ifu_exu_dbrinst_d"/>
<input name="ifu_exu_disable_ce_e"/>
<input name="ifu_exu_dontmv_regz0_e"/>
<input name="ifu_exu_dontmv_regz1_e"/>
<input name="ifu_exu_ecc_mask"/>
<input name="ifu_exu_enshift_d"/>
<input name="ifu_exu_flushw_e"/>
<input name="ifu_exu_ialign_d"/>
<input name="ifu_exu_imm_data_d"/>
<input name="ifu_exu_inj_irferr"/>
<input name="ifu_exu_inst_vld_e"/>
<input name="ifu_exu_inst_vld_w"/>
<input name="ifu_exu_invert_d"/>
<input name="ifu_exu_kill_e"/>
<input name="ifu_exu_muldivop_d"/>
<input name="ifu_exu_muls_d"/>
<input name="ifu_exu_nceen_e"/>
<input name="ifu_exu_pc_d"/>
<input name="ifu_exu_pcver_e"/>
<input name="ifu_exu_range_check_jlret_d"/>
<input name="ifu_exu_range_check_other_d"/>
<input name="ifu_exu_rd_d"/>
<input name="ifu_exu_rd_exusr_e"/>
<input name="ifu_exu_rd_ffusr_e"/>
<input name="ifu_exu_rd_ifusr_e"/>
<input name="ifu_exu_ren1_s"/>
<input name="ifu_exu_ren2_s"/>
<input name="ifu_exu_ren3_s"/>
<input name="ifu_exu_restore_d"/>
<input name="ifu_exu_restored_e"/>
<input name="ifu_exu_return_d"/>
<input name="ifu_exu_rs1_s"/>
<input name="ifu_exu_rs1_vld_d"/>
<input name="ifu_exu_rs2_s"/>
<input name="ifu_exu_rs2_vld_d"/>
<input name="ifu_exu_rs3_s"/>
<input name="ifu_exu_rs3e_vld_d"/>
<input name="ifu_exu_rs3o_vld_d"/>
<input name="ifu_exu_save_d"/>
<input name="ifu_exu_saved_e"/>
<input name="ifu_exu_setcc_d"/>
<input name="ifu_exu_sethi_inst_d"/>
<input name="ifu_exu_shiftop_d"/>
<input name="ifu_exu_tagop_d"/>
<input name="ifu_exu_tcc_e"/>
<input name="ifu_exu_tid_s2"/>
<input name="ifu_exu_ttype_vld_m"/>
<input name="ifu_exu_tv_d"/>
<input name="ifu_exu_use_rsr_e_l"/>
<input name="ifu_exu_usecin_d"/>
<input name="ifu_exu_useimm_d"/>
<input name="ifu_exu_wen_d"/>
<input name="ifu_tlu_flush_m"/>
<input name="ifu_tlu_sraddr_d"/>
<input name="ifu_tlu_wsr_inst_d"/>
<input name="lsu_exu_dfill_data_g"/>
<input name="lsu_exu_dfill_vld_g"/>
<input name="lsu_exu_flush_pipe_w"/>
<input name="lsu_exu_ldst_miss_g2"/>
<input name="lsu_exu_ldxa_data_g"/>
<input name="lsu_exu_ldxa_m"/>
<input name="lsu_exu_rd_m"/>
<input name="lsu_exu_st_dtlb_perr_g"/>
<input name="lsu_exu_thr_m"/>
<input name="mul_exu_ack"/>
<input name="mul_exu_data_g"/>
<input name="rclk"/>
<input name="se"/>
<input name="sehold"/>
<input name="tlu_exu_agp"/>
<input name="tlu_exu_agp_swap"/>
<input name="tlu_exu_agp_tid"/>
<input name="tlu_exu_ccr_m"/>
<input name="tlu_exu_cwp_m"/>
<input name="tlu_exu_cwp_retry_m"/>
<input name="tlu_exu_cwpccr_update_m"/>
<input name="tlu_exu_pic_onebelow_m"/>
<input name="tlu_exu_pic_twobelow_m"/>
<input name="tlu_exu_priv_trap_m"/>
<input name="tlu_exu_rsr_data_m"/>
<output name="short_so0"/>
<output name="short_so1"/>
<output name="so0"/>
<output name="exu_ffu_wsr_inst_e"/>
<output name="exu_ifu_brpc_e"/>
<output name="exu_ifu_cc_d"/>
<output name="exu_ifu_ecc_ce_m"/>
<output name="exu_ifu_ecc_ue_m"/>
<output name="exu_ifu_err_reg_m"/>
<output name="exu_ifu_inj_ack"/>
<output name="exu_ifu_longop_done_g"/>
<output name="exu_ifu_oddwin_s"/>
<output name="exu_ifu_regn_e"/>
<output name="exu_ifu_regz_e"/>
<output name="exu_ifu_spill_e"/>
<output name="exu_ifu_va_oor_m"/>
<output name="exu_lsu_early_va_e"/>
<output name="exu_lsu_ldst_va_e"/>
<output name="exu_lsu_priority_trap_m"/>
<output name="exu_lsu_rs2_data_e"/>
<output name="exu_lsu_rs3_data_e"/>
<output name="exu_mmu_early_va_e"/>
<output name="exu_mul_input_vld"/>
<output name="exu_mul_rs1_data"/>
<output name="exu_mul_rs2_data"/>
<output name="exu_spu_rs3_data_e"/>
<output name="exu_tlu_ccr0_w"/>
<output name="exu_tlu_ccr1_w"/>
<output name="exu_tlu_ccr2_w"/>
<output name="exu_tlu_ccr3_w"/>
<output name="exu_tlu_cwp0_w"/>
<output name="exu_tlu_cwp1_w"/>
<output name="exu_tlu_cwp2_w"/>
<output name="exu_tlu_cwp3_w"/>
<output name="exu_tlu_cwp_cmplt"/>
<output name="exu_tlu_cwp_cmplt_tid"/>
<output name="exu_tlu_cwp_retry"/>
<output name="exu_tlu_misalign_addr_jmpl_rtn_m"/>
<output name="exu_tlu_spill"/>
<output name="exu_tlu_spill_other"/>
<output name="exu_tlu_spill_tid"/>
<output name="exu_tlu_spill_wtype"/>
<output name="exu_tlu_ttype_m"/>
<output name="exu_tlu_ttype_vld_m"/>
<output name="exu_tlu_ue_trap_m"/>
<output name="exu_tlu_va_oor_jl_ret_m"/>
<output name="exu_tlu_va_oor_m"/>
<output name="exu_tlu_wsr_data_m"/>
<output name="exu_ifu_err_synd_m"/>
<instance name="bw_r_irf"/>
<instance name="sparc_exu_byp"/>
<instance name="sparc_exu_ecc"/>
<instance name="sparc_exu_ecl"/>
<instance name="sparc_exu_alu"/>
<instance name="sparc_exu_shft"/>
<instance name="sparc_exu_div"/>
<instance name="sparc_exu_rml"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1477" nStmts="0" nExprs="664" nInputs="91" nOutputs="49" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="813" />
</block>
<block name="sparc_exu_alu">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="byp_alu_rs1_data_e"/>
<input name="byp_alu_rs2_data_e_l"/>
<input name="byp_alu_rs3_data_e"/>
<input name="byp_alu_rcc_data_e"/>
<input name="ecl_alu_cin_e"/>
<input name="ifu_exu_invert_d"/>
<input name="ecl_alu_log_sel_and_e"/>
<input name="ecl_alu_log_sel_or_e"/>
<input name="ecl_alu_log_sel_xor_e"/>
<input name="ecl_alu_log_sel_move_e"/>
<input name="ecl_alu_out_sel_sum_e_l"/>
<input name="ecl_alu_out_sel_rs3_e_l"/>
<input name="ecl_alu_out_sel_shift_e_l"/>
<input name="ecl_alu_out_sel_logic_e_l"/>
<input name="shft_alu_shift_out_e"/>
<input name="ecl_alu_sethi_inst_e"/>
<input name="ifu_lsu_casa_e"/>
<output name="so"/>
<output name="alu_byp_rd_data_e"/>
<output name="exu_ifu_brpc_e"/>
<output name="exu_lsu_ldst_va_e"/>
<output name="exu_lsu_early_va_e"/>
<output name="exu_mmu_early_va_e"/>
<output name="alu_ecl_add_n64_e"/>
<output name="alu_ecl_add_n32_e"/>
<output name="alu_ecl_log_n64_e"/>
<output name="alu_ecl_log_n32_e"/>
<output name="alu_ecl_zhigh_e"/>
<output name="alu_ecl_zlow_e"/>
<output name="exu_ifu_regz_e"/>
<output name="exu_ifu_regn_e"/>
<output name="alu_ecl_adderin2_63_e"/>
<output name="alu_ecl_adderin2_31_e"/>
<output name="alu_ecl_adder_out_63_e"/>
<output name="alu_ecl_cout32_e"/>
<output name="alu_ecl_cout64_e_l"/>
<output name="alu_ecl_mem_addr_invalid_e_l"/>
<instance name="sparc_exu_aluzcmp64"/>
<instance name="dp_mux2es"/>
<instance name="sparc_exu_aluaddsub"/>
<instance name="dff"/>
<instance name="sparc_exu_alulogic"/>
<instance name="dp_mux2es"/>
<instance name="mux4ds"/>
<instance name="sparc_exu_alu_16eql"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="167" nStmts="0" nExprs="49" nInputs="20" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="100" />
</block>
<block name="sparc_exu_alu_16eql">
<input name="in"/>
<output name="equal"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="30" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="27" nOther="3" />
</block>
<block name="sparc_exu_aluadder64">
<input name="rs1_data"/>
<input name="rs2_data"/>
<input name="cin"/>
<output name="adder_out"/>
<output name="cout32"/>
<output name="cout64"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="9" nStmts="0" nExprs="0" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="7" />
</block>
<block name="sparc_exu_aluaddsub">
<input name="clk"/>
<input name="se"/>
<input name="byp_alu_rs1_data_e"/>
<input name="byp_alu_rs2_data_e"/>
<input name="ecl_alu_cin_e"/>
<input name="ifu_exu_invert_d"/>
<output name="adder_out"/>
<output name="spr_out"/>
<output name="alu_ecl_cout64_e_l"/>
<output name="alu_ecl_cout32_e"/>
<output name="alu_ecl_adderin2_63_e"/>
<output name="alu_ecl_adderin2_31_e"/>
<instance name="dff"/>
<instance name="sparc_exu_aluadder64"/>
<instance name="sparc_exu_aluspr"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="54" nStmts="0" nExprs="15" nInputs="6" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="33" />
</block>
<block name="sparc_exu_alulogic">
<input name="rs1_data"/>
<input name="rs2_data"/>
<input name="isand"/>
<input name="isor"/>
<input name="isxor"/>
<input name="pass_rs2_data"/>
<input name="inv_logic"/>
<input name="ifu_exu_sethi_inst_e"/>
<output name="logic_out"/>
<instance name="mux4ds"/>
<instance name="dp_buffer"/>
<instance name="dp_buffer"/>
<instance name="dp_buffer"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="57" nStmts="0" nExprs="19" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="33" />
</block>
<block name="sparc_exu_aluor32">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="25" nOther="3" />
</block>
<block name="sparc_exu_aluspr">
<input name="rs1_data"/>
<input name="rs2_data"/>
<input name="cin"/>
<output name="spr_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="9" nStmts="0" nExprs="0" nInputs="3" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="5" />
</block>
<block name="sparc_exu_aluzcmp64">
<input name="in"/>
<output name="zero64"/>
<output name="zero32"/>
<instance name="sparc_exu_aluor32"/>
<instance name="sparc_exu_aluor32"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="16" nStmts="0" nExprs="4" nInputs="1" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="10" />
</block>
<block name="sparc_exu_byp">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="sehold"/>
<input name="ecl_byp_rs1_mux2_sel_e"/>
<input name="ecl_byp_rs1_mux2_sel_rf"/>
<input name="ecl_byp_rs1_mux2_sel_ld"/>
<input name="ecl_byp_rs1_mux2_sel_usemux1"/>
<input name="ecl_byp_rs1_mux1_sel_m"/>
<input name="ecl_byp_rs1_mux1_sel_w"/>
<input name="ecl_byp_rs1_mux1_sel_w2"/>
<input name="ecl_byp_rs1_mux1_sel_other"/>
<input name="ecl_byp_rcc_mux2_sel_e"/>
<input name="ecl_byp_rcc_mux2_sel_rf"/>
<input name="ecl_byp_rcc_mux2_sel_ld"/>
<input name="ecl_byp_rcc_mux2_sel_usemux1"/>
<input name="ecl_byp_rcc_mux1_sel_m"/>
<input name="ecl_byp_rcc_mux1_sel_w"/>
<input name="ecl_byp_rcc_mux1_sel_w2"/>
<input name="ecl_byp_rcc_mux1_sel_other"/>
<input name="ecl_byp_rs2_mux2_sel_e"/>
<input name="ecl_byp_rs2_mux2_sel_rf"/>
<input name="ecl_byp_rs2_mux2_sel_ld"/>
<input name="ecl_byp_rs2_mux2_sel_usemux1"/>
<input name="ecl_byp_rs2_mux1_sel_m"/>
<input name="ecl_byp_rs2_mux1_sel_w"/>
<input name="ecl_byp_rs2_mux1_sel_w2"/>
<input name="ecl_byp_rs2_mux1_sel_other"/>
<input name="ecl_byp_rs3_mux2_sel_e"/>
<input name="ecl_byp_rs3_mux2_sel_rf"/>
<input name="ecl_byp_rs3_mux2_sel_ld"/>
<input name="ecl_byp_rs3_mux2_sel_usemux1"/>
<input name="ecl_byp_rs3_mux1_sel_m"/>
<input name="ecl_byp_rs3_mux1_sel_w"/>
<input name="ecl_byp_rs3_mux1_sel_w2"/>
<input name="ecl_byp_rs3_mux1_sel_other"/>
<input name="ecl_byp_rs3h_mux2_sel_e"/>
<input name="ecl_byp_rs3h_mux2_sel_rf"/>
<input name="ecl_byp_rs3h_mux2_sel_ld"/>
<input name="ecl_byp_rs3h_mux2_sel_usemux1"/>
<input name="ecl_byp_rs3h_mux1_sel_m"/>
<input name="ecl_byp_rs3h_mux1_sel_w"/>
<input name="ecl_byp_rs3h_mux1_sel_w2"/>
<input name="ecl_byp_rs3h_mux1_sel_other"/>
<input name="ecl_byp_rs1_longmux_sel_g2"/>
<input name="ecl_byp_rs1_longmux_sel_w2"/>
<input name="ecl_byp_rs1_longmux_sel_ldxa"/>
<input name="ecl_byp_rs2_longmux_sel_g2"/>
<input name="ecl_byp_rs2_longmux_sel_w2"/>
<input name="ecl_byp_rs2_longmux_sel_ldxa"/>
<input name="ecl_byp_rs3_longmux_sel_g2"/>
<input name="ecl_byp_rs3_longmux_sel_w2"/>
<input name="ecl_byp_rs3_longmux_sel_ldxa"/>
<input name="ecl_byp_rs3h_longmux_sel_g2"/>
<input name="ecl_byp_rs3h_longmux_sel_w2"/>
<input name="ecl_byp_rs3h_longmux_sel_ldxa"/>
<input name="ecl_byp_sel_load_m"/>
<input name="ecl_byp_sel_pipe_m"/>
<input name="ecl_byp_sel_ecc_m"/>
<input name="ecl_byp_sel_muldiv_g"/>
<input name="ecl_byp_sel_load_g"/>
<input name="ecl_byp_sel_restore_g"/>
<input name="ecl_byp_std_e_l"/>
<input name="ecl_byp_ldxa_g"/>
<input name="alu_byp_rd_data_e"/>
<input name="ifu_exu_imm_data_d"/>
<input name="irf_byp_rs1_data_d_l"/>
<input name="irf_byp_rs2_data_d_l"/>
<input name="irf_byp_rs3_data_d_l"/>
<input name="irf_byp_rs3h_data_d_l"/>
<input name="lsu_exu_dfill_data_g"/>
<input name="lsu_exu_ldxa_data_g"/>
<input name="div_byp_muldivout_g"/>
<input name="ecc_byp_ecc_result_m"/>
<input name="ecl_byp_ecc_mask_m_l"/>
<input name="ifu_exu_pc_d"/>
<input name="ecl_byp_3lsb_m"/>
<input name="ecl_byp_restore_m"/>
<input name="ecl_byp_sel_restore_m"/>
<input name="ecl_byp_eclpr_e"/>
<input name="div_byp_yreg_e"/>
<input name="ifu_exu_pcver_e"/>
<input name="tlu_exu_rsr_data_m"/>
<input name="ffu_exu_rsr_data_m"/>
<input name="ecl_byp_sel_yreg_e"/>
<input name="ecl_byp_sel_eclpr_e"/>
<input name="ecl_byp_sel_ifusr_e"/>
<input name="ecl_byp_sel_alu_e"/>
<input name="ecl_byp_sel_ifex_m"/>
<input name="ecl_byp_sel_ffusr_m"/>
<input name="ecl_byp_sel_tlusr_m"/>
<output name="so"/>
<output name="byp_alu_rs1_data_e"/>
<output name="byp_alu_rs2_data_e_l"/>
<output name="byp_alu_rs2_data_e"/>
<output name="exu_lsu_rs3_data_e"/>
<output name="exu_spu_rs3_data_e"/>
<output name="exu_lsu_rs2_data_e"/>
<output name="byp_alu_rcc_data_e"/>
<output name="byp_irf_rd_data_w"/>
<output name="exu_tlu_wsr_data_m"/>
<output name="byp_irf_rd_data_w2"/>
<output name="byp_ecc_rs3_data_e"/>
<output name="byp_ecc_rcc_data_e"/>
<output name="byp_ecl_rs2_31_e"/>
<output name="byp_ecl_rs1_31_e"/>
<output name="byp_ecl_rs1_63_e"/>
<output name="byp_ecl_rs1_2_0_e"/>
<output name="byp_ecl_rs2_3_0_e"/>
<output name="byp_ecc_rs1_synd_d"/>
<output name="byp_ecc_rs2_synd_d"/>
<output name="byp_ecc_rs3_synd_d"/>
<instance name="clken_buf"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dp_buffer"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="sparc_exu_byp_eccgen"/>
<instance name="mux3ds"/>
<instance name="sparc_exu_byp_eccgen"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="699" nStmts="0" nExprs="255" nInputs="91" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="424" />
</block>
<block name="sparc_exu_byp_eccgen">
<input name="d"/>
<input name="msk"/>
<input name="clk"/>
<input name="se"/>
<output name="p"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="612" nStmts="0" nExprs="200" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="56" nOther="356" />
</block>
<block name="sparc_exu_div">
<input name="byp_div_yreg_data_w"/>
<input name="ecl_div_thr_e"/>
<input name="ecl_div_yreg_data_31_g"/>
<input name="ecl_div_yreg_shift_g"/>
<input name="ecl_div_yreg_wen_g"/>
<input name="ecl_div_yreg_wen_l"/>
<input name="ecl_div_yreg_wen_w"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="ecl_div_keep_d"/>
<input name="ecl_div_ld_inputs"/>
<input name="ecl_div_sel_adder"/>
<input name="ecl_div_last_cycle"/>
<input name="ecl_div_almostlast_cycle"/>
<input name="ecl_div_div64"/>
<input name="ecl_div_sel_u32"/>
<input name="ecl_div_sel_pos32"/>
<input name="ecl_div_sel_neg32"/>
<input name="ecl_div_sel_64b"/>
<input name="ecl_div_upper32_zero"/>
<input name="ecl_div_upper33_one"/>
<input name="ecl_div_upper33_zero"/>
<input name="mul_exu_data_g"/>
<input name="ecl_div_sel_div"/>
<input name="ecl_div_mul_wen"/>
<input name="ecl_div_dividend_sign"/>
<input name="ecl_div_subtract_l"/>
<input name="ecl_div_cin"/>
<input name="ecl_div_newq"/>
<input name="ecl_div_xinmask"/>
<input name="ecl_div_keepx"/>
<input name="ecl_div_mul_get_new_data"/>
<input name="ecl_div_mul_keep_data"/>
<input name="ecl_div_mul_get_32bit_data"/>
<input name="ecl_div_mul_sext_rs2_e"/>
<input name="ecl_div_mul_sext_rs1_e"/>
<input name="byp_div_rs1_data_e"/>
<input name="byp_div_rs2_data_e"/>
<input name="ecl_div_muls_rs1_31_e_l"/>
<input name="ecl_div_muls"/>
<input name="ecl_div_zero_rs2_e"/>
<output name="so"/>
<output name="div_ecl_xin_msb_l"/>
<output name="div_ecl_x_msb"/>
<output name="div_ecl_d_msb"/>
<output name="div_ecl_cout64"/>
<output name="div_ecl_cout32"/>
<output name="div_ecl_gencc_in_msb_l"/>
<output name="div_ecl_gencc_in_31"/>
<output name="div_ecl_upper32_equal"/>
<output name="div_ecl_low32_nonzero"/>
<output name="div_ecl_dividend_msb"/>
<output name="div_byp_muldivout_g"/>
<output name="div_byp_yreg_e"/>
<output name="div_ecl_yreg_0_l"/>
<output name="exu_mul_rs1_data"/>
<output name="exu_mul_rs2_data"/>
<output name="div_ecl_adder_out_31"/>
<output name="div_ecl_detect_zero_low"/>
<output name="div_ecl_detect_zero_high"/>
<output name="div_ecl_d_62"/>
<instance name="dp_buffer"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="sparc_exu_div_32eql"/>
<instance name="sparc_exu_aluor32"/>
<instance name="mux4ds"/>
<instance name="dp_mux2es"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="sparc_exu_aluadder64"/>
<instance name="sparc_exu_aluspr"/>
<instance name="dp_mux2es"/>
<instance name="sparc_exu_div_yreg"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="367" nStmts="0" nExprs="123" nInputs="42" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="216" />
</block>
<block name="sparc_exu_div_32eql">
<input name="in"/>
<output name="equal"/>
<instance name="sparc_exu_aluor32"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="41" nStmts="0" nExprs="2" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="33" nOther="6" />
</block>
<block name="sparc_exu_div_yreg">
<input name="clk"/>
<input name="se"/>
<input name="byp_div_yreg_data_w"/>
<input name="mul_div_yreg_data_g"/>
<input name="ecl_div_thr_e"/>
<input name="ecl_div_yreg_wen_w"/>
<input name="ecl_div_yreg_wen_g"/>
<input name="ecl_div_yreg_wen_l"/>
<input name="ecl_div_yreg_data_31_g"/>
<input name="ecl_div_yreg_shift_g"/>
<output name="yreg_mdq_y_e"/>
<output name="div_ecl_yreg_0_l"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="185" nStmts="0" nExprs="75" nInputs="10" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="108" />
</block>
<block name="sparc_exu_ecc">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="byp_ecc_rcc_data_e"/>
<input name="ecl_ecc_rs1_use_rf_e"/>
<input name="byp_ecc_rs1_synd_d"/>
<input name="byp_alu_rs2_data_e"/>
<input name="ecl_ecc_rs2_use_rf_e"/>
<input name="byp_ecc_rs2_synd_d"/>
<input name="byp_ecc_rs3_data_e"/>
<input name="ecl_ecc_rs3_use_rf_e"/>
<input name="byp_ecc_rs3_synd_d"/>
<input name="ecl_ecc_sel_rs1_m_l"/>
<input name="ecl_ecc_sel_rs2_m_l"/>
<input name="ecl_ecc_sel_rs3_m_l"/>
<input name="ecl_ecc_log_rs1_m"/>
<input name="ecl_ecc_log_rs2_m"/>
<input name="ecl_ecc_log_rs3_m"/>
<output name="so"/>
<output name="ecc_ecl_rs1_ce"/>
<output name="ecc_ecl_rs1_ue"/>
<output name="ecc_ecl_rs2_ce"/>
<output name="ecc_ecl_rs2_ue"/>
<output name="ecc_ecl_rs3_ce"/>
<output name="ecc_ecl_rs3_ue"/>
<output name="ecc_byp_ecc_result_m"/>
<output name="exu_ifu_err_synd_m"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="zzecc_exu_chkecc2"/>
<instance name="zzecc_exu_chkecc2"/>
<instance name="zzecc_exu_chkecc2"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="sparc_exu_ecc_dec"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="248" nStmts="0" nExprs="89" nInputs="18" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="154" />
</block>
<block name="sparc_exu_ecc_dec">
<input name="q"/>
<output name="e"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="67" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="64" nOther="3" />
</block>
<block name="sparc_exu_ecl">
<input name="byp_ecl_wrccr_data_w"/>
<input name="div_ecl_adder_out_31"/>
<input name="div_ecl_cout32"/>
<input name="div_ecl_cout64"/>
<input name="div_ecl_d_62"/>
<input name="div_ecl_d_msb"/>
<input name="div_ecl_detect_zero_high"/>
<input name="div_ecl_detect_zero_low"/>
<input name="div_ecl_dividend_msb"/>
<input name="div_ecl_gencc_in_31"/>
<input name="div_ecl_gencc_in_msb_l"/>
<input name="div_ecl_low32_nonzero"/>
<input name="div_ecl_upper32_equal"/>
<input name="div_ecl_x_msb"/>
<input name="div_ecl_xin_msb_l"/>
<input name="ecc_ecl_rs1_ce"/>
<input name="ecc_ecl_rs1_ue"/>
<input name="ecc_ecl_rs2_ce"/>
<input name="ecc_ecl_rs2_ue"/>
<input name="ecc_ecl_rs3_ce"/>
<input name="ecc_ecl_rs3_ue"/>
<input name="ifu_exu_disable_ce_e"/>
<input name="ifu_exu_ecc_mask"/>
<input name="ifu_exu_inj_irferr"/>
<input name="ifu_exu_inst_vld_e"/>
<input name="ifu_exu_inst_vld_w"/>
<input name="ifu_exu_muldivop_d"/>
<input name="ifu_exu_return_d"/>
<input name="ifu_tlu_sraddr_d"/>
<input name="ifu_tlu_wsr_inst_d"/>
<input name="lsu_exu_ldst_miss_g2"/>
<input name="mul_exu_ack"/>
<input name="rml_ecl_canrestore_d"/>
<input name="rml_ecl_cansave_d"/>
<input name="rml_ecl_cleanwin_d"/>
<input name="rml_ecl_cwp_d"/>
<input name="rml_ecl_gl_e"/>
<input name="rml_ecl_kill_m"/>
<input name="rml_ecl_otherwin_d"/>
<input name="rml_ecl_rmlop_done_e"/>
<input name="rml_ecl_swap_done"/>
<input name="rml_ecl_wstate_d"/>
<input name="rst_tri_en"/>
<input name="sehold"/>
<input name="tlu_exu_ccr_m"/>
<input name="tlu_exu_cwpccr_update_m"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="ifu_exu_dbrinst_d"/>
<input name="ifu_exu_aluop_d"/>
<input name="ifu_exu_shiftop_d"/>
<input name="ifu_exu_invert_d"/>
<input name="ifu_exu_usecin_d"/>
<input name="ifu_exu_enshift_d"/>
<input name="byp_ecl_rs2_3_0_e"/>
<input name="byp_ecl_rs1_2_0_e"/>
<input name="byp_ecl_rd_data_3lsb_m"/>
<input name="ifu_exu_use_rsr_e_l"/>
<input name="ifu_exu_rd_exusr_e"/>
<input name="ifu_exu_rd_ifusr_e"/>
<input name="ifu_exu_rd_ffusr_e"/>
<input name="ifu_exu_rs1_vld_d"/>
<input name="ifu_exu_rs2_vld_d"/>
<input name="ifu_exu_rs3e_vld_d"/>
<input name="ifu_exu_rs3o_vld_d"/>
<input name="ifu_exu_dontmv_regz0_e"/>
<input name="ifu_exu_dontmv_regz1_e"/>
<input name="ifu_exu_rd_d"/>
<input name="ifu_exu_tid_s2"/>
<input name="ifu_exu_kill_e"/>
<input name="ifu_exu_wen_d"/>
<input name="ifu_exu_ialign_d"/>
<input name="exu_ifu_regz_e"/>
<input name="alu_ecl_add_n64_e"/>
<input name="alu_ecl_add_n32_e"/>
<input name="alu_ecl_log_n64_e"/>
<input name="alu_ecl_log_n32_e"/>
<input name="alu_ecl_zhigh_e"/>
<input name="alu_ecl_zlow_e"/>
<input name="ifu_exu_setcc_d"/>
<input name="lsu_exu_dfill_vld_g"/>
<input name="lsu_exu_rd_m"/>
<input name="lsu_exu_thr_m"/>
<input name="lsu_exu_ldxa_m"/>
<input name="byp_ecl_rs1_31_e"/>
<input name="byp_ecl_rs2_31_e"/>
<input name="byp_ecl_rs1_63_e"/>
<input name="alu_ecl_cout64_e_l"/>
<input name="alu_ecl_cout32_e"/>
<input name="alu_ecl_adder_out_63_e"/>
<input name="alu_ecl_adder_out_31_e"/>
<input name="alu_ecl_adderin2_63_e"/>
<input name="alu_ecl_adderin2_31_e"/>
<input name="ifu_exu_rs1_s"/>
<input name="ifu_exu_rs2_s"/>
<input name="ifu_exu_rs3_s"/>
<input name="ifu_exu_tagop_d"/>
<input name="ifu_exu_tv_d"/>
<input name="ifu_exu_muls_d"/>
<input name="div_ecl_yreg_0_l"/>
<input name="alu_ecl_mem_addr_invalid_e_l"/>
<input name="ifu_exu_range_check_jlret_d"/>
<input name="ifu_exu_range_check_other_d"/>
<input name="ifu_exu_addr_mask_d"/>
<input name="ifu_exu_save_d"/>
<input name="ifu_exu_restore_d"/>
<input name="ifu_exu_casa_d"/>
<input name="rml_ecl_clean_window_e"/>
<input name="rml_ecl_fill_e"/>
<input name="rml_ecl_other_e"/>
<input name="rml_ecl_wtype_e"/>
<input name="ifu_exu_tcc_e"/>
<input name="alu_ecl_adder_out_7_0_e"/>
<input name="ifu_exu_useimm_d"/>
<input name="ifu_exu_nceen_e"/>
<input name="ifu_tlu_flush_m"/>
<input name="ifu_exu_ttype_vld_m"/>
<input name="tlu_exu_priv_trap_m"/>
<input name="tlu_exu_pic_onebelow_m"/>
<input name="tlu_exu_pic_twobelow_m"/>
<input name="lsu_exu_flush_pipe_w"/>
<input name="ifu_exu_sethi_inst_d"/>
<input name="lsu_exu_st_dtlb_perr_g"/>
<output name="ecl_byp_ecc_mask_m_l"/>
<output name="ecl_byp_eclpr_e"/>
<output name="ecl_byp_sel_load_g"/>
<output name="ecl_byp_sel_load_m"/>
<output name="ecl_byp_sel_muldiv_g"/>
<output name="ecl_byp_sel_pipe_m"/>
<output name="ecl_byp_sel_restore_g"/>
<output name="ecl_byp_sel_restore_m"/>
<output name="ecl_div_almostlast_cycle"/>
<output name="ecl_div_cin"/>
<output name="ecl_div_dividend_sign"/>
<output name="ecl_div_keep_d"/>
<output name="ecl_div_keepx"/>
<output name="ecl_div_last_cycle"/>
<output name="ecl_div_mul_get_32bit_data"/>
<output name="ecl_div_mul_get_new_data"/>
<output name="ecl_div_mul_keep_data"/>
<output name="ecl_div_mul_sext_rs1_e"/>
<output name="ecl_div_mul_sext_rs2_e"/>
<output name="ecl_div_newq"/>
<output name="ecl_div_sel_64b"/>
<output name="ecl_div_sel_adder"/>
<output name="ecl_div_sel_neg32"/>
<output name="ecl_div_sel_pos32"/>
<output name="ecl_div_sel_u32"/>
<output name="ecl_div_subtract_l"/>
<output name="ecl_div_upper32_zero"/>
<output name="ecl_div_upper33_one"/>
<output name="ecl_div_upper33_zero"/>
<output name="ecl_div_xinmask"/>
<output name="ecl_div_yreg_shift_g"/>
<output name="ecl_div_yreg_wen_g"/>
<output name="ecl_div_yreg_wen_l"/>
<output name="ecl_div_yreg_wen_w"/>
<output name="ecl_ecc_log_rs1_m"/>
<output name="ecl_ecc_log_rs2_m"/>
<output name="ecl_ecc_log_rs3_m"/>
<output name="ecl_ecc_sel_rs1_m_l"/>
<output name="ecl_ecc_sel_rs2_m_l"/>
<output name="ecl_ecc_sel_rs3_m_l"/>
<output name="ecl_rml_canrestore_wen_w"/>
<output name="ecl_rml_cansave_wen_w"/>
<output name="ecl_rml_cleanwin_wen_w"/>
<output name="ecl_rml_cwp_wen_e"/>
<output name="ecl_rml_otherwin_wen_w"/>
<output name="ecl_rml_wstate_wen_w"/>
<output name="exu_ffu_wsr_inst_e"/>
<output name="exu_ifu_ecc_ce_m"/>
<output name="exu_ifu_ecc_ue_m"/>
<output name="exu_ifu_err_reg_m"/>
<output name="exu_ifu_err_synd_7_m"/>
<output name="exu_ifu_inj_ack"/>
<output name="exu_ifu_longop_done_g"/>
<output name="exu_mul_input_vld"/>
<output name="exu_tlu_ccr0_w"/>
<output name="exu_tlu_ccr1_w"/>
<output name="exu_tlu_ccr2_w"/>
<output name="exu_tlu_ccr3_w"/>
<output name="so"/>
<output name="ecl_byp_sel_alu_e"/>
<output name="ecl_byp_sel_eclpr_e"/>
<output name="ecl_byp_sel_yreg_e"/>
<output name="ecl_byp_sel_ifusr_e"/>
<output name="ecl_byp_sel_ffusr_m"/>
<output name="ecl_byp_sel_ifex_m"/>
<output name="ecl_byp_sel_tlusr_m"/>
<output name="exu_ifu_va_oor_m"/>
<output name="ecl_alu_out_sel_sum_e_l"/>
<output name="ecl_alu_out_sel_rs3_e_l"/>
<output name="ecl_alu_out_sel_shift_e_l"/>
<output name="ecl_alu_out_sel_logic_e_l"/>
<output name="ecl_alu_log_sel_and_e"/>
<output name="ecl_alu_log_sel_or_e"/>
<output name="ecl_alu_log_sel_xor_e"/>
<output name="ecl_alu_log_sel_move_e"/>
<output name="ecl_alu_sethi_inst_e"/>
<output name="ecl_alu_cin_e"/>
<output name="ecl_shft_lshift_e_l"/>
<output name="ecl_shft_op32_e"/>
<output name="ecl_shft_shift4_e"/>
<output name="ecl_shft_shift1_e"/>
<output name="ecl_shft_enshift_e_l"/>
<output name="ecl_byp_restore_m"/>
<output name="ecl_byp_rs1_mux2_sel_e"/>
<output name="ecl_byp_rs1_mux2_sel_rf"/>
<output name="ecl_byp_rs1_mux2_sel_ld"/>
<output name="ecl_byp_rs1_mux2_sel_usemux1"/>
<output name="ecl_byp_rs1_mux1_sel_m"/>
<output name="ecl_byp_rs1_mux1_sel_w"/>
<output name="ecl_byp_rs1_mux1_sel_w2"/>
<output name="ecl_byp_rs1_mux1_sel_other"/>
<output name="ecl_byp_rcc_mux2_sel_e"/>
<output name="ecl_byp_rcc_mux2_sel_rf"/>
<output name="ecl_byp_rcc_mux2_sel_ld"/>
<output name="ecl_byp_rcc_mux2_sel_usemux1"/>
<output name="ecl_byp_rcc_mux1_sel_m"/>
<output name="ecl_byp_rcc_mux1_sel_w"/>
<output name="ecl_byp_rcc_mux1_sel_w2"/>
<output name="ecl_byp_rcc_mux1_sel_other"/>
<output name="ecl_byp_rs2_mux2_sel_e"/>
<output name="ecl_byp_rs2_mux2_sel_rf"/>
<output name="ecl_byp_rs2_mux2_sel_ld"/>
<output name="ecl_byp_rs2_mux2_sel_usemux1"/>
<output name="ecl_byp_rs2_mux1_sel_m"/>
<output name="ecl_byp_rs2_mux1_sel_w"/>
<output name="ecl_byp_rs2_mux1_sel_w2"/>
<output name="ecl_byp_rs2_mux1_sel_other"/>
<output name="ecl_byp_rs3_mux2_sel_e"/>
<output name="ecl_byp_rs3_mux2_sel_rf"/>
<output name="ecl_byp_rs3_mux2_sel_ld"/>
<output name="ecl_byp_rs3_mux2_sel_usemux1"/>
<output name="ecl_byp_rs3_mux1_sel_m"/>
<output name="ecl_byp_rs3_mux1_sel_w"/>
<output name="ecl_byp_rs3_mux1_sel_w2"/>
<output name="ecl_byp_rs3_mux1_sel_other"/>
<output name="ecl_byp_rs3h_mux2_sel_e"/>
<output name="ecl_byp_rs3h_mux2_sel_rf"/>
<output name="ecl_byp_rs3h_mux2_sel_ld"/>
<output name="ecl_byp_rs3h_mux2_sel_usemux1"/>
<output name="ecl_byp_rs3h_mux1_sel_m"/>
<output name="ecl_byp_rs3h_mux1_sel_w"/>
<output name="ecl_byp_rs3h_mux1_sel_w2"/>
<output name="ecl_byp_rs3h_mux1_sel_other"/>
<output name="ecl_byp_rs1_longmux_sel_g2"/>
<output name="ecl_byp_rs1_longmux_sel_w2"/>
<output name="ecl_byp_rs1_longmux_sel_ldxa"/>
<output name="ecl_byp_rs2_longmux_sel_g2"/>
<output name="ecl_byp_rs2_longmux_sel_w2"/>
<output name="ecl_byp_rs2_longmux_sel_ldxa"/>
<output name="ecl_byp_rs3_longmux_sel_g2"/>
<output name="ecl_byp_rs3_longmux_sel_w2"/>
<output name="ecl_byp_rs3_longmux_sel_ldxa"/>
<output name="ecl_byp_rs3h_longmux_sel_g2"/>
<output name="ecl_byp_rs3h_longmux_sel_w2"/>
<output name="ecl_byp_rs3h_longmux_sel_ldxa"/>
<output name="ecl_byp_std_e_l"/>
<output name="ecl_byp_ldxa_g"/>
<output name="ecl_byp_3lsb_m"/>
<output name="ecl_ecc_rs1_use_rf_e"/>
<output name="ecl_ecc_rs2_use_rf_e"/>
<output name="ecl_ecc_rs3_use_rf_e"/>
<output name="ecl_irf_rd_m"/>
<output name="ecl_irf_tid_m"/>
<output name="ecl_irf_wen_w"/>
<output name="ecl_irf_wen_w2"/>
<output name="ecl_irf_rd_g"/>
<output name="ecl_irf_tid_g"/>
<output name="ecl_div_thr_e"/>
<output name="ecl_rml_thr_m"/>
<output name="ecl_rml_thr_w"/>
<output name="ecl_rml_xor_data_e"/>
<output name="ecl_div_ld_inputs"/>
<output name="ecl_div_sel_div"/>
<output name="ecl_div_div64"/>
<output name="exu_ifu_cc_d"/>
<output name="ecl_shft_extendbit_e"/>
<output name="ecl_shft_extend32bit_e_l"/>
<output name="ecl_div_zero_rs2_e"/>
<output name="ecl_div_muls_rs1_31_e_l"/>
<output name="ecl_div_yreg_data_31_g"/>
<output name="exu_tlu_va_oor_m"/>
<output name="exu_tlu_va_oor_jl_ret_m"/>
<output name="ecl_rml_kill_e"/>
<output name="ecl_rml_kill_w"/>
<output name="ecl_byp_sel_ecc_m"/>
<output name="exu_tlu_ttype_m"/>
<output name="exu_tlu_ttype_vld_m"/>
<output name="exu_tlu_ue_trap_m"/>
<output name="exu_tlu_misalign_addr_jmpl_rtn_m"/>
<output name="exu_lsu_priority_trap_m"/>
<output name="ecl_div_mul_wen"/>
<output name="ecl_div_muls"/>
<output name="ecl_rml_early_flush_w"/>
<output name="ecl_rml_inst_vld_w"/>
<output name="ecl_alu_casa_e"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sparc_exu_eclccr"/>
<instance name="sparc_exu_ecl_wb"/>
<instance name="sparc_exu_ecl_eccctl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sparc_exu_eclbyplog_rs1"/>
<instance name="sparc_exu_eclbyplog"/>
<instance name="sparc_exu_eclbyplog"/>
<instance name="sparc_exu_eclbyplog"/>
<instance name="sparc_exu_ecl_divcntl"/>
<instance name="sparc_exu_ecl_mdqctl"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="2095" nStmts="0" nExprs="718" nInputs="126" nOutputs="175" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="139" nOther="1238" />
</block>
<block name="sparc_exu_ecl_cnt6">
<input name="reset"/>
<input name="clk"/>
<input name="se"/>
<output name="cntr"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="5" nInputs="3" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="11" nOther="13" />
</block>
<block name="sparc_exu_ecl_divcntl">
<input name="clk"/>
<input name="se"/>
<input name="reset"/>
<input name="mdqctl_divcntl_input_vld"/>
<input name="wb_divcntl_ack_g"/>
<input name="mdqctl_divcntl_reset_div"/>
<input name="div_ecl_gencc_in_msb_l"/>
<input name="div_ecl_gencc_in_31"/>
<input name="div_ecl_upper32_equal"/>
<input name="div_ecl_low32_nonzero"/>
<input name="ecl_div_signed_div"/>
<input name="div_ecl_dividend_msb"/>
<input name="div_ecl_xin_msb_l"/>
<input name="div_ecl_x_msb"/>
<input name="div_ecl_d_msb"/>
<input name="div_ecl_cout64"/>
<input name="div_ecl_divisorin_31"/>
<input name="ecl_div_div64"/>
<input name="mdqctl_divcntl_muldone"/>
<input name="ecl_div_muls"/>
<input name="div_ecl_adder_out_31"/>
<input name="muls_rs1_31_m_l"/>
<input name="div_ecl_cout32"/>
<input name="rs2_data_31_m"/>
<input name="div_ecl_detect_zero_high"/>
<input name="div_ecl_detect_zero_low"/>
<input name="div_ecl_d_62"/>
<output name="ecl_div_xinmask"/>
<output name="ecl_div_keep_d"/>
<output name="ecl_div_ld_inputs"/>
<output name="ecl_div_sel_adder"/>
<output name="ecl_div_last_cycle"/>
<output name="ecl_div_almostlast_cycle"/>
<output name="ecl_div_sel_div"/>
<output name="divcntl_wb_req_g"/>
<output name="divcntl_ccr_cc_w2"/>
<output name="ecl_div_sel_64b"/>
<output name="ecl_div_sel_u32"/>
<output name="ecl_div_sel_pos32"/>
<output name="ecl_div_sel_neg32"/>
<output name="ecl_div_upper32_zero"/>
<output name="ecl_div_upper33_one"/>
<output name="ecl_div_upper33_zero"/>
<output name="ecl_div_dividend_sign"/>
<output name="ecl_div_newq"/>
<output name="ecl_div_subtract_l"/>
<output name="ecl_div_keepx"/>
<output name="ecl_div_cin"/>
<instance name="dff"/>
<instance name="sparc_exu_ecl_cnt6"/>
<instance name="mux2ds"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="290" nStmts="0" nExprs="68" nInputs="27" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="70" nOther="152" />
</block>
<block name="sparc_exu_ecl_eccctl">
<input name="clk"/>
<input name="se"/>
<input name="rst_tri_en"/>
<input name="ecc_ecl_rs1_ce"/>
<input name="ecc_ecl_rs1_ue"/>
<input name="ecc_ecl_rs2_ce"/>
<input name="ecc_ecl_rs2_ue"/>
<input name="ecc_ecl_rs3_ce"/>
<input name="ecc_ecl_rs3_ue"/>
<input name="ecl_byp_rcc_mux2_sel_rf"/>
<input name="ecl_byp_rs2_mux2_sel_rf"/>
<input name="ecl_byp_rs3_mux2_sel_rf"/>
<input name="rs1_vld_e"/>
<input name="rs2_vld_e"/>
<input name="rs3_vld_e"/>
<input name="ifu_exu_rs1_m"/>
<input name="ifu_exu_rs2_m"/>
<input name="ifu_exu_rs3_m"/>
<input name="rml_ecl_cwp_d"/>
<input name="ifu_exu_ecc_mask"/>
<input name="ifu_exu_inj_irferr"/>
<input name="ifu_exu_disable_ce_e"/>
<input name="wb_eccctl_spec_wen_next"/>
<input name="ifu_exu_nceen_e"/>
<input name="ifu_exu_inst_vld_e"/>
<input name="rml_ecl_gl_e"/>
<input name="cancel_rs3_ecc_e"/>
<output name="ue_trap_m"/>
<output name="ecl_ecc_sel_rs1_m_l"/>
<output name="ecl_ecc_sel_rs2_m_l"/>
<output name="ecl_ecc_sel_rs3_m_l"/>
<output name="ecl_ecc_log_rs1_m"/>
<output name="ecl_ecc_log_rs2_m"/>
<output name="ecl_ecc_log_rs3_m"/>
<output name="ecl_byp_sel_ecc_m"/>
<output name="ecl_ecc_rs1_use_rf_e"/>
<output name="ecl_ecc_rs2_use_rf_e"/>
<output name="ecl_ecc_rs3_use_rf_e"/>
<output name="eccctl_wb_rd_m"/>
<output name="exu_ifu_ecc_ce_m"/>
<output name="exu_ifu_ecc_ue_m"/>
<output name="exu_ifu_err_reg_m"/>
<output name="ecl_byp_ecc_mask_m_l"/>
<output name="exu_ifu_inj_ack"/>
<output name="exu_ifu_err_synd_7_m"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="327" nStmts="0" nExprs="98" nInputs="27" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="201" />
</block>
<block name="sparc_exu_ecl_mdqctl">
<input name="clk"/>
<input name="se"/>
<input name="reset"/>
<input name="ifu_exu_muldivop_d"/>
<input name="tid_d"/>
<input name="ifu_exu_rd_d"/>
<input name="tid_w1"/>
<input name="flush_w1"/>
<input name="ifu_exu_inst_vld_w"/>
<input name="wb_divcntl_ack_g"/>
<input name="divcntl_wb_req_g"/>
<input name="byp_alu_rs1_data_31_e"/>
<input name="byp_alu_rs2_data_31_e"/>
<input name="mul_exu_ack"/>
<input name="ecl_div_sel_div"/>
<input name="ifu_exu_muls_d"/>
<input name="div_ecl_detect_zero_high"/>
<input name="div_ecl_detect_zero_low"/>
<input name="ifu_tlu_flush_w"/>
<input name="early_flush_w"/>
<output name="mdqctl_divcntl_input_vld"/>
<output name="mdqctl_divcntl_reset_div"/>
<output name="mdqctl_divcntl_muldone"/>
<output name="ecl_div_div64"/>
<output name="ecl_div_signed_div"/>
<output name="ecl_div_muls"/>
<output name="mdqctl_wb_divthr_g"/>
<output name="mdqctl_wb_divrd_g"/>
<output name="mdqctl_wb_multhr_g"/>
<output name="mdqctl_wb_mulrd_g"/>
<output name="mdqctl_wb_divsetcc_g"/>
<output name="mdqctl_wb_mulsetcc_g"/>
<output name="mdqctl_wb_yreg_shift_g"/>
<output name="exu_mul_input_vld"/>
<output name="mdqctl_wb_yreg_wen_g"/>
<output name="ecl_div_mul_sext_rs1_e"/>
<output name="ecl_div_mul_sext_rs2_e"/>
<output name="ecl_div_mul_get_new_data"/>
<output name="ecl_div_mul_keep_data"/>
<output name="ecl_div_mul_get_32bit_data"/>
<output name="ecl_div_mul_wen"/>
<output name="div_zero_m"/>
<instance name="mux2ds"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="284" nStmts="0" nExprs="73" nInputs="20" nOutputs="22" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="46" nOther="165" />
</block>
<block name="sparc_exu_ecl_wb">
<input name="clk"/>
<input name="se"/>
<input name="reset"/>
<input name="sehold"/>
<input name="ld_rd_g"/>
<input name="ld_tid_g"/>
<input name="lsu_exu_dfill_vld_g"/>
<input name="lsu_exu_ldst_miss_g2"/>
<input name="rd_m"/>
<input name="tid_m"/>
<input name="thr_m"/>
<input name="tid_w1"/>
<input name="ifu_exu_wen_d"/>
<input name="ifu_exu_kill_e"/>
<input name="ecl_exu_kill_m"/>
<input name="rml_ecl_kill_m"/>
<input name="ifu_tlu_flush_w"/>
<input name="flush_w1"/>
<input name="divcntl_wb_req_g"/>
<input name="mdqctl_wb_divrd_g"/>
<input name="mdqctl_wb_divthr_g"/>
<input name="mdqctl_wb_mulrd_g"/>
<input name="mdqctl_wb_multhr_g"/>
<input name="mdqctl_wb_divsetcc_g"/>
<input name="mdqctl_wb_mulsetcc_g"/>
<input name="ecl_div_sel_div"/>
<input name="ifu_tlu_wsr_inst_d"/>
<input name="ifu_tlu_sraddr_d"/>
<input name="rml_ecl_cwp_d"/>
<input name="rml_ecl_cansave_d"/>
<input name="rml_ecl_canrestore_d"/>
<input name="rml_ecl_otherwin_d"/>
<input name="rml_ecl_wstate_d"/>
<input name="rml_ecl_cleanwin_d"/>
<input name="exu_ifu_cc_d"/>
<input name="rml_ecl_swap_done"/>
<input name="rml_ecl_rmlop_done_e"/>
<input name="mdqctl_wb_yreg_wen_g"/>
<input name="mdqctl_wb_yreg_shift_g"/>
<input name="ecl_byp_sel_ecc_m"/>
<input name="eccctl_wb_rd_m"/>
<input name="ifu_exu_inst_vld_e"/>
<input name="ifu_exu_inst_vld_w"/>
<input name="ifu_exu_return_d"/>
<input name="restore_e"/>
<input name="rml_ecl_fill_e"/>
<input name="early_flush_w"/>
<input name="ecl_byp_ldxa_g"/>
<output name="wb_ccr_wrccr_w"/>
<output name="ecl_rml_cwp_wen_e"/>
<output name="ecl_rml_cansave_wen_w"/>
<output name="ecl_rml_canrestore_wen_w"/>
<output name="ecl_rml_otherwin_wen_w"/>
<output name="ecl_rml_wstate_wen_w"/>
<output name="ecl_rml_cleanwin_wen_w"/>
<output name="ecl_byp_sel_load_m"/>
<output name="ecl_byp_sel_restore_m"/>
<output name="ecl_byp_sel_pipe_m"/>
<output name="ecl_byp_restore_m"/>
<output name="ecl_irf_tid_m"/>
<output name="ecl_irf_rd_m"/>
<output name="ecl_irf_rd_g"/>
<output name="ecl_irf_wen_w2"/>
<output name="ecl_irf_tid_g"/>
<output name="wb_e"/>
<output name="bypass_m"/>
<output name="ecl_irf_wen_w"/>
<output name="ecl_byp_sel_load_g"/>
<output name="ecl_byp_sel_muldiv_g"/>
<output name="ecl_byp_sel_restore_g"/>
<output name="wb_divcntl_ack_g"/>
<output name="wb_ccr_setcc_g"/>
<output name="ecl_byp_eclpr_e"/>
<output name="exu_ifu_longop_done_g"/>
<output name="ecl_div_yreg_wen_w"/>
<output name="ecl_div_yreg_wen_g"/>
<output name="ecl_div_yreg_shift_g"/>
<output name="ecl_div_yreg_wen_l"/>
<output name="wb_eccctl_spec_wen_next"/>
<output name="bypass_w"/>
<output name="wb_byplog_rd_w2"/>
<output name="wb_byplog_tid_w2"/>
<output name="wb_byplog_wen_w2"/>
<output name="wb_byplog_rd_g2"/>
<output name="wb_byplog_wen_g2"/>
<output name="read_yreg_e"/>
<output name="exu_ffu_wsr_inst_e"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="623" nStmts="0" nExprs="172" nInputs="48" nOutputs="39" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="107" nOther="344" />
</block>
<block name="sparc_exu_eclbyplog">
<input name="sehold"/>
<input name="use_other"/>
<input name="rs"/>
<input name="rd_e"/>
<input name="rd_m"/>
<input name="ecl_irf_rd_w"/>
<input name="ld_rd_g"/>
<input name="wb_byplog_rd_w2"/>
<input name="wb_byplog_rd_g2"/>
<input name="tid_d"/>
<input name="thr_match_de"/>
<input name="thr_match_dm"/>
<input name="ecl_irf_tid_w"/>
<input name="ld_thr_match_dg"/>
<input name="wb_byplog_tid_w2"/>
<input name="ld_thr_match_dg2"/>
<input name="ifu_exu_kill_e"/>
<input name="wb_e"/>
<input name="bypass_m"/>
<input name="lsu_exu_dfill_vld_g"/>
<input name="bypass_w"/>
<input name="wb_byplog_wen_w2"/>
<input name="wb_byplog_wen_g2"/>
<input name="ecl_byp_ldxa_g"/>
<output name="rs_sel_mux1_m"/>
<output name="rs_sel_mux1_w"/>
<output name="rs_sel_mux1_w2"/>
<output name="rs_sel_mux1_other"/>
<output name="rs_sel_mux2_usemux1"/>
<output name="rs_sel_mux2_rf"/>
<output name="rs_sel_mux2_e"/>
<output name="rs_sel_mux2_ld"/>
<output name="rs_sel_longmux_g2"/>
<output name="rs_sel_longmux_w2"/>
<output name="rs_sel_longmux_ldxa"/>
<instance name="sparc_exu_eclcomp7"/>
<instance name="sparc_exu_eclcomp7"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="74" nStmts="0" nExprs="6" nInputs="24" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="24" nOther="44" />
</block>
<block name="sparc_exu_eclbyplog_rs1">
<input name="sehold"/>
<input name="use_other"/>
<input name="rs"/>
<input name="rd_e"/>
<input name="rd_m"/>
<input name="ecl_irf_rd_w"/>
<input name="ld_rd_g"/>
<input name="wb_byplog_rd_w2"/>
<input name="wb_byplog_rd_g2"/>
<input name="tid_d"/>
<input name="thr_match_de"/>
<input name="thr_match_dm"/>
<input name="ecl_irf_tid_w"/>
<input name="ld_thr_match_dg"/>
<input name="wb_byplog_tid_w2"/>
<input name="ld_thr_match_dg2"/>
<input name="ifu_exu_kill_e"/>
<input name="wb_e"/>
<input name="bypass_m"/>
<input name="lsu_exu_dfill_vld_g"/>
<input name="bypass_w"/>
<input name="wb_byplog_wen_w2"/>
<input name="wb_byplog_wen_g2"/>
<input name="ecl_byp_ldxa_g"/>
<output name="rs_sel_mux1_m"/>
<output name="rs_sel_mux1_w"/>
<output name="rs_sel_mux1_w2"/>
<output name="rs_sel_mux1_other"/>
<output name="rs_sel_mux2_usemux1"/>
<output name="rs_sel_mux2_rf"/>
<output name="rs_sel_mux2_e"/>
<output name="rs_sel_mux2_ld"/>
<output name="rs_sel_longmux_g2"/>
<output name="rs_sel_longmux_w2"/>
<output name="rs_sel_longmux_ldxa"/>
<output name="ecl_byp_rcc_mux1_sel_m"/>
<output name="ecl_byp_rcc_mux1_sel_w"/>
<output name="ecl_byp_rcc_mux1_sel_w2"/>
<output name="ecl_byp_rcc_mux1_sel_other"/>
<output name="ecl_byp_rcc_mux2_sel_usemux1"/>
<output name="ecl_byp_rcc_mux2_sel_rf"/>
<output name="ecl_byp_rcc_mux2_sel_e"/>
<output name="ecl_byp_rcc_mux2_sel_ld"/>
<instance name="sparc_exu_eclcomp7"/>
<instance name="sparc_exu_eclcomp7"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="91" nStmts="0" nExprs="6" nInputs="24" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="33" nOther="52" />
</block>
<block name="sparc_exu_eclccr">
<input name="clk"/>
<input name="se"/>
<input name="alu_xcc_e"/>
<input name="alu_icc_e"/>
<input name="tid_d"/>
<input name="thrdec_d"/>
<input name="thr_match_dm"/>
<input name="thr_match_de"/>
<input name="tid_w"/>
<input name="thr_w"/>
<input name="ifu_exu_kill_e"/>
<input name="ifu_exu_setcc_d"/>
<input name="byp_ecl_wrccr_data_w"/>
<input name="wb_ccr_wrccr_w"/>
<input name="wb_ccr_setcc_g"/>
<input name="divcntl_ccr_cc_w2"/>
<input name="wb_ccr_thr_g"/>
<input name="tlu_exu_cwpccr_update_m"/>
<input name="tlu_exu_ccr_m"/>
<input name="ifu_exu_inst_vld_w"/>
<input name="ifu_tlu_flush_w"/>
<input name="early_flush_w"/>
<output name="exu_ifu_cc_d"/>
<output name="exu_tlu_ccr0_w"/>
<output name="exu_tlu_ccr1_w"/>
<output name="exu_tlu_ccr2_w"/>
<output name="exu_tlu_ccr3_w"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux3ds"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="317" nStmts="0" nExprs="109" nInputs="22" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="33" nOther="175" />
</block>
<block name="sparc_exu_eclcomp7">
<input name="in1"/>
<input name="in2"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="10" nStmts="0" nExprs="0" nInputs="2" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="4" />
</block>
<block name="sparc_exu_reg">
<input name="clk"/>
<input name="se"/>
<input name="thr_out"/>
<input name="wen_w"/>
<input name="thr_w"/>
<input name="data_in_w"/>
<output name="data_out"/>
<param name="SIZE"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="137" nStmts="0" nExprs="54" nInputs="6" nOutputs="1" nParams="1" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="79" />
</block>
<block name="sparc_exu_rml">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="ifu_exu_tid_s2"/>
<input name="ifu_exu_save_d"/>
<input name="ifu_exu_restore_d"/>
<input name="ifu_exu_saved_e"/>
<input name="ifu_exu_restored_e"/>
<input name="ifu_exu_flushw_e"/>
<input name="ecl_rml_thr_m"/>
<input name="ecl_rml_thr_w"/>
<input name="ecl_rml_cwp_wen_e"/>
<input name="ecl_rml_cansave_wen_w"/>
<input name="ecl_rml_canrestore_wen_w"/>
<input name="ecl_rml_otherwin_wen_w"/>
<input name="ecl_rml_wstate_wen_w"/>
<input name="ecl_rml_cleanwin_wen_w"/>
<input name="ecl_rml_xor_data_e"/>
<input name="ecl_rml_kill_e"/>
<input name="ecl_rml_kill_w"/>
<input name="ecl_rml_early_flush_w"/>
<input name="exu_tlu_wsr_data_w"/>
<input name="tlu_exu_agp"/>
<input name="tlu_exu_agp_swap"/>
<input name="tlu_exu_agp_tid"/>
<input name="tlu_exu_cwp_m"/>
<input name="tlu_exu_cwpccr_update_m"/>
<input name="ecl_rml_inst_vld_w"/>
<input name="rst_tri_en"/>
<input name="tlu_exu_cwp_retry_m"/>
<output name="exu_tlu_cwp0_w"/>
<output name="exu_tlu_cwp1_w"/>
<output name="exu_tlu_cwp2_w"/>
<output name="exu_tlu_cwp3_w"/>
<output name="exu_tlu_cwp_retry"/>
<output name="exu_tlu_spill_other"/>
<output name="exu_tlu_spill_wtype"/>
<output name="so"/>
<output name="exu_tlu_cwp_cmplt"/>
<output name="exu_tlu_cwp_cmplt_tid"/>
<output name="rml_ecl_cwp_d"/>
<output name="rml_ecl_cansave_d"/>
<output name="rml_ecl_canrestore_d"/>
<output name="rml_ecl_otherwin_d"/>
<output name="rml_ecl_wstate_d"/>
<output name="rml_ecl_cleanwin_d"/>
<output name="rml_ecl_fill_e"/>
<output name="rml_ecl_clean_window_e"/>
<output name="rml_ecl_other_e"/>
<output name="rml_ecl_wtype_e"/>
<output name="exu_ifu_spill_e"/>
<output name="rml_ecl_gl_e"/>
<output name="rml_irf_old_lo_cwp_e"/>
<output name="rml_irf_new_lo_cwp_e"/>
<output name="rml_irf_old_e_cwp_e"/>
<output name="rml_irf_new_e_cwp_e"/>
<output name="rml_irf_swap_even_e"/>
<output name="rml_irf_swap_odd_e"/>
<output name="rml_irf_swap_local_e"/>
<output name="rml_irf_kill_restore_w"/>
<output name="rml_irf_cwpswap_tid_e"/>
<output name="rml_ecl_swap_done"/>
<output name="rml_ecl_rmlop_done_e"/>
<output name="exu_ifu_oddwin_s"/>
<output name="exu_tlu_spill"/>
<output name="exu_tlu_spill_tid"/>
<output name="rml_ecl_kill_m"/>
<output name="rml_irf_old_agp"/>
<output name="rml_irf_new_agp"/>
<output name="rml_irf_swap_global"/>
<output name="rml_irf_global_tid"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sparc_exu_rml_inc3"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sparc_exu_rml_cwp"/>
<instance name="sparc_exu_rml_inc3"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sparc_exu_rml_inc3"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sparc_exu_reg"/>
<instance name="dff"/>
<instance name="sparc_exu_reg"/>
<instance name="dff"/>
<instance name="sparc_exu_reg"/>
<instance name="dff"/>
<instance name="sparc_exu_reg"/>
<instance name="dff"/>
<instance name="sparc_exu_reg"/>
<instance name="sparc_exu_reg"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="10" cyclo2="10" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="9" />
<volume nNodes="1041" nStmts="0" nExprs="365" nInputs="32" nOutputs="41" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="84" nOther="592" />
</block>
<block name="sparc_exu_rml_cwp">
<input name="clk"/>
<input name="se"/>
<input name="reset"/>
<input name="rst_tri_en"/>
<input name="rml_ecl_wtype_e"/>
<input name="rml_ecl_other_e"/>
<input name="exu_tlu_spill_e"/>
<input name="tlu_exu_cwpccr_update_m"/>
<input name="tlu_exu_cwp_retry_m"/>
<input name="tlu_exu_cwp_m"/>
<input name="thr_d"/>
<input name="ecl_rml_thr_m"/>
<input name="ecl_rml_thr_w"/>
<input name="tid_e"/>
<input name="next_cwp_w"/>
<input name="next_cwp_e"/>
<input name="cwp_wen_w"/>
<input name="save_e"/>
<input name="restore_e"/>
<input name="ifu_exu_flushw_e"/>
<input name="ecl_rml_cwp_wen_e"/>
<input name="full_swap_e"/>
<input name="rml_kill_w"/>
<output name="rml_ecl_cwp_d"/>
<output name="rml_ecl_cwp_e"/>
<output name="exu_tlu_cwp0_w"/>
<output name="exu_tlu_cwp1_w"/>
<output name="exu_tlu_cwp2_w"/>
<output name="exu_tlu_cwp3_w"/>
<output name="rml_irf_cwpswap_tid_e"/>
<output name="old_cwp_e"/>
<output name="new_cwp_e"/>
<output name="swap_locals_ins"/>
<output name="swap_outs"/>
<output name="exu_tlu_spill"/>
<output name="exu_tlu_spill_wtype"/>
<output name="exu_tlu_spill_other"/>
<output name="exu_tlu_spill_tid"/>
<output name="rml_ecl_swap_done"/>
<output name="exu_tlu_cwp_cmplt"/>
<output name="exu_tlu_cwp_cmplt_tid"/>
<output name="exu_tlu_cwp_retry"/>
<output name="oddwin_w"/>
<instance name="mux2ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="sparc_exu_rndrob"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="695" nStmts="0" nExprs="260" nInputs="23" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="61" nOther="374" />
</block>
<block name="sparc_exu_rml_inc3">
<input name="din"/>
<input name="inc"/>
<output name="dout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="7" nStmts="0" nExprs="0" nInputs="2" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="4" />
</block>
<block name="sparc_exu_rndrob">
<input name="clk"/>
<input name="reset"/>
<input name="se"/>
<input name="req_vec"/>
<input name="advance"/>
<output name="grant_vec"/>
<instance name="dffr"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="28" nStmts="0" nExprs="6" nInputs="5" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="16" />
</block>
<block name="sparc_exu_shft">
<input name="ecl_shft_lshift_e_l"/>
<input name="ecl_shft_op32_e"/>
<input name="ecl_shft_shift4_e"/>
<input name="ecl_shft_shift1_e"/>
<input name="byp_alu_rs1_data_e"/>
<input name="byp_alu_rs2_data_e"/>
<input name="ecl_shft_enshift_e_l"/>
<input name="ecl_shft_extendbit_e"/>
<input name="ecl_shft_extend32bit_e_l"/>
<output name="shft_alu_shift_out_e"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dp_buffer"/>
<instance name="dp_buffer"/>
<instance name="dp_buffer"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dp_buffer"/>
<instance name="dp_buffer"/>
<instance name="dp_buffer"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="210" nStmts="0" nExprs="88" nInputs="9" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="113" />
</block>
<block name="sparc_ffu">
<input name="mux_drive_disable"/>
<input name="mem_write_disable"/>
<input name="short_si0"/>
<input name="arst_l"/>
<input name="cpx_fccval"/>
<input name="cpx_fcmp"/>
<input name="cpx_fpexc"/>
<input name="cpx_fpu_data"/>
<input name="cpx_req"/>
<input name="cpx_vld"/>
<input name="exu_ffu_gsr_align_m"/>
<input name="exu_ffu_gsr_mask_m"/>
<input name="exu_ffu_gsr_rnd_m"/>
<input name="exu_ffu_gsr_scale_m"/>
<input name="exu_ffu_ist_e"/>
<input name="exu_ffu_wsr_inst_e"/>
<input name="grst_l"/>
<input name="ifu_exu_disable_ce_e"/>
<input name="ifu_exu_ecc_mask"/>
<input name="ifu_exu_nceen_e"/>
<input name="ifu_ffu_fcc_num_d"/>
<input name="ifu_ffu_fld_d"/>
<input name="ifu_ffu_fpop1_d"/>
<input name="ifu_ffu_fpop2_d"/>
<input name="ifu_ffu_fpopcode_d"/>
<input name="ifu_ffu_frd_d"/>
<input name="ifu_ffu_frs1_d"/>
<input name="ifu_ffu_frs2_d"/>
<input name="ifu_ffu_fst_d"/>
<input name="ifu_ffu_inj_frferr"/>
<input name="ifu_ffu_ldfsr_d"/>
<input name="ifu_ffu_ldst_single_d"/>
<input name="ifu_ffu_ldxfsr_d"/>
<input name="ifu_ffu_mvcnd_m"/>
<input name="ifu_ffu_quad_op_e"/>
<input name="ifu_ffu_stfsr_d"/>
<input name="ifu_ffu_tid_d"/>
<input name="ifu_ffu_visop_d"/>
<input name="ifu_lsu_ld_inst_e"/>
<input name="ifu_tlu_flsh_inst_e"/>
<input name="ifu_tlu_flush_w"/>
<input name="ifu_tlu_inst_vld_w"/>
<input name="ifu_tlu_sraddr_d"/>
<input name="lsu_ffu_ack"/>
<input name="lsu_ffu_bld_cnt_w"/>
<input name="lsu_ffu_blk_asi_e"/>
<input name="lsu_ffu_flush_pipe_w"/>
<input name="lsu_ffu_ld_data"/>
<input name="lsu_ffu_ld_vld"/>
<input name="lsu_ffu_stb_full0"/>
<input name="lsu_ffu_stb_full1"/>
<input name="lsu_ffu_stb_full2"/>
<input name="lsu_ffu_stb_full3"/>
<input name="rclk"/>
<input name="se"/>
<input name="sehold"/>
<input name="si"/>
<output name="ffu_lsu_data"/>
<output name="short_so0"/>
<output name="ffu_ifu_cc_vld_w2"/>
<output name="ffu_ifu_cc_w2"/>
<output name="ffu_ifu_ecc_ce_w2"/>
<output name="ffu_ifu_ecc_ue_w2"/>
<output name="ffu_ifu_err_reg_w2"/>
<output name="ffu_ifu_err_synd_w2"/>
<output name="ffu_ifu_fpop_done_w2"/>
<output name="ffu_ifu_fst_ce_w"/>
<output name="ffu_ifu_inj_ack"/>
<output name="ffu_ifu_stallreq"/>
<output name="ffu_ifu_tid_w2"/>
<output name="ffu_lsu_blk_st_e"/>
<output name="ffu_lsu_blk_st_va_e"/>
<output name="ffu_lsu_fpop_rq_vld"/>
<output name="ffu_lsu_kill_fst_w"/>
<output name="ffu_tlu_fpu_cmplt"/>
<output name="ffu_tlu_fpu_tid"/>
<output name="ffu_tlu_ill_inst_m"/>
<output name="ffu_tlu_trap_ieee754"/>
<output name="ffu_tlu_trap_other"/>
<output name="ffu_tlu_trap_ue"/>
<output name="so"/>
<output name="ffu_exu_rsr_data_m"/>
<instance name="bw_r_frf"/>
<instance name="sparc_ffu_dp"/>
<instance name="sparc_ffu_ctl"/>
<instance name="sparc_ffu_vis"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="556" nStmts="0" nExprs="234" nInputs="57" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="321" />
</block>
<block name="sparc_ffu_ctl">
<input name="dp_ctl_gsr_mask_e"/>
<input name="dp_ctl_gsr_scale_e"/>
<input name="exu_ffu_gsr_align_m"/>
<input name="exu_ffu_gsr_mask_m"/>
<input name="exu_ffu_gsr_rnd_m"/>
<input name="exu_ffu_gsr_scale_m"/>
<input name="exu_ffu_wsr_inst_e"/>
<input name="ifu_tlu_sraddr_d"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="rst_tri_en"/>
<input name="dp_ctl_rs2_sign"/>
<input name="cpx_vld"/>
<input name="cpx_fcmp"/>
<input name="cpx_req"/>
<input name="cpx_fccval"/>
<input name="cpx_fpexc"/>
<input name="dp_ctl_fsr_fcc"/>
<input name="dp_ctl_fsr_rnd"/>
<input name="dp_ctl_fsr_tem"/>
<input name="dp_ctl_fsr_aexc"/>
<input name="dp_ctl_fsr_cexc"/>
<input name="dp_ctl_synd_out_low"/>
<input name="dp_ctl_synd_out_high"/>
<input name="ifu_ffu_fpop1_d"/>
<input name="ifu_ffu_fpop2_d"/>
<input name="ifu_ffu_visop_d"/>
<input name="ifu_ffu_fpopcode_d"/>
<input name="ifu_ffu_frs1_d"/>
<input name="ifu_ffu_frs2_d"/>
<input name="ifu_ffu_frd_d"/>
<input name="ifu_ffu_fld_d"/>
<input name="ifu_ffu_fst_d"/>
<input name="ifu_ffu_ldst_single_d"/>
<input name="ifu_ffu_tid_d"/>
<input name="ifu_ffu_fcc_num_d"/>
<input name="ifu_ffu_mvcnd_m"/>
<input name="ifu_ffu_inj_frferr"/>
<input name="ifu_exu_ecc_mask"/>
<input name="ifu_ffu_ldfsr_d"/>
<input name="ifu_ffu_ldxfsr_d"/>
<input name="ifu_ffu_stfsr_d"/>
<input name="ifu_ffu_quad_op_e"/>
<input name="ifu_tlu_inst_vld_w"/>
<input name="lsu_ffu_flush_pipe_w"/>
<input name="ifu_tlu_flush_w"/>
<input name="lsu_ffu_ack"/>
<input name="lsu_ffu_ld_vld"/>
<input name="lsu_ffu_bld_cnt_w"/>
<input name="dp_ctl_ld_fcc"/>
<input name="ifu_exu_nceen_e"/>
<input name="ifu_exu_disable_ce_e"/>
<input name="lsu_ffu_blk_asi_e"/>
<input name="exu_ffu_ist_e"/>
<input name="ifu_tlu_flsh_inst_e"/>
<input name="ifu_lsu_ld_inst_e"/>
<input name="lsu_ffu_stb_full0"/>
<input name="lsu_ffu_stb_full1"/>
<input name="lsu_ffu_stb_full2"/>
<input name="lsu_ffu_stb_full3"/>
<output name="ctl_dp_gsr_wsr_w2"/>
<output name="ctl_dp_thr_e"/>
<output name="ctl_dp_wsr_data_w2"/>
<output name="ctl_vis_add32"/>
<output name="ctl_vis_align0"/>
<output name="ctl_vis_align2"/>
<output name="ctl_vis_align4"/>
<output name="ctl_vis_align6"/>
<output name="ctl_vis_align_odd"/>
<output name="ctl_vis_cin"/>
<output name="ctl_vis_log_constant"/>
<output name="ctl_vis_log_invert_rs1"/>
<output name="ctl_vis_log_invert_rs2"/>
<output name="ctl_vis_log_pass_const"/>
<output name="ctl_vis_log_pass_rs1"/>
<output name="ctl_vis_log_pass_rs2"/>
<output name="ctl_vis_log_sel_nand"/>
<output name="ctl_vis_log_sel_nor"/>
<output name="ctl_vis_log_sel_pass"/>
<output name="ctl_vis_log_sel_xor"/>
<output name="ctl_vis_sel_add"/>
<output name="ctl_vis_sel_align"/>
<output name="ctl_vis_sel_log"/>
<output name="ctl_vis_subtract"/>
<output name="ffu_exu_rsr_data_hi_m"/>
<output name="ffu_exu_rsr_data_lo_m"/>
<output name="ffu_exu_rsr_data_mid_m"/>
<output name="so"/>
<output name="ctl_dp_rst_l"/>
<output name="ffu_ifu_fpop_done_w2"/>
<output name="ffu_ifu_cc_vld_w2"/>
<output name="ffu_ifu_cc_w2"/>
<output name="ffu_ifu_tid_w2"/>
<output name="ffu_ifu_stallreq"/>
<output name="ffu_ifu_ecc_ce_w2"/>
<output name="ffu_ifu_ecc_ue_w2"/>
<output name="ffu_ifu_err_reg_w2"/>
<output name="ffu_ifu_err_synd_w2"/>
<output name="ffu_ifu_fst_ce_w"/>
<output name="ffu_lsu_kill_fst_w"/>
<output name="ffu_ifu_inj_ack"/>
<output name="ffu_lsu_data"/>
<output name="ffu_lsu_fpop_rq_vld"/>
<output name="ffu_lsu_blk_st_va_e"/>
<output name="ffu_lsu_blk_st_e"/>
<output name="ffu_tlu_trap_ieee754"/>
<output name="ffu_tlu_trap_other"/>
<output name="ffu_tlu_trap_ue"/>
<output name="ffu_tlu_ill_inst_m"/>
<output name="ffu_tlu_fpu_tid"/>
<output name="ffu_tlu_fpu_cmplt"/>
<output name="ctl_frf_ren"/>
<output name="ctl_frf_wen"/>
<output name="ctl_frf_addr"/>
<output name="ctl_dp_fp_thr"/>
<output name="ctl_dp_fcc_w2"/>
<output name="ctl_dp_ftt_w2"/>
<output name="ctl_dp_exc_w2"/>
<output name="ctl_dp_ecc_sel_frf"/>
<output name="ctl_dp_output_sel_rs1"/>
<output name="ctl_dp_output_sel_rs2"/>
<output name="ctl_dp_output_sel_frf"/>
<output name="ctl_dp_output_sel_fsr"/>
<output name="ctl_dp_rs2_frf_read"/>
<output name="ctl_dp_rs2_sel_vis"/>
<output name="ctl_dp_rs2_sel_fpu_lsu"/>
<output name="ctl_dp_rs2_keep_data"/>
<output name="ctl_dp_rd_ecc"/>
<output name="ctl_dp_fsr_sel_ld"/>
<output name="ctl_dp_fsr_sel_fpu"/>
<output name="ctl_dp_fsr_sel_old"/>
<output name="ctl_dp_noshift64_frf"/>
<output name="ctl_dp_shift_frf_right"/>
<output name="ctl_dp_shift_frf_left"/>
<output name="ctl_dp_zero_low32_frf"/>
<output name="ctl_dp_new_rs1"/>
<output name="ctl_dp_sign"/>
<output name="ctl_dp_flip_fpu"/>
<output name="ctl_dp_flip_lsu"/>
<output name="ctl_dp_noflip_fpu"/>
<output name="ctl_dp_noflip_lsu"/>
<output name="ctl_frf_write_synd"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="sparc_ffu_ctl_visctl"/>
<complexity cyclo1="29" cyclo2="29" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="28" />
<volume nNodes="2118" nStmts="0" nExprs="667" nInputs="63" nOutputs="82" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="274" nOther="1177" />
</block>
<block name="sparc_ffu_ctl_visctl">
<input name="clk"/>
<input name="se"/>
<input name="reset"/>
<input name="opf"/>
<input name="tid_w2"/>
<input name="tid_e"/>
<input name="tid"/>
<input name="visop_e"/>
<input name="kill_w"/>
<input name="ifu_tlu_sraddr_d"/>
<input name="exu_ffu_wsr_inst_e"/>
<input name="exu_ffu_gsr_align_m"/>
<input name="exu_ffu_gsr_rnd_m"/>
<input name="exu_ffu_gsr_mask_m"/>
<input name="exu_ffu_gsr_scale_m"/>
<input name="ifu_ffu_rnd_e"/>
<input name="dp_ctl_fsr_rnd"/>
<input name="flush_w2"/>
<input name="thr_match_mw2"/>
<input name="thr_match_ww2"/>
<input name="ifu_tlu_inst_vld_w"/>
<input name="ue_trap_w3"/>
<input name="frs1_e"/>
<input name="frs2_e"/>
<input name="frd_e"/>
<input name="rollback_c3"/>
<input name="rollback_rs2_w2"/>
<input name="visop"/>
<input name="rollback_rs1_w3"/>
<input name="dp_ctl_gsr_mask_e"/>
<input name="dp_ctl_gsr_scale_e"/>
<output name="ctl_vis_sel_add"/>
<output name="ctl_vis_sel_log"/>
<output name="ctl_vis_sel_align"/>
<output name="ctl_vis_add32"/>
<output name="ctl_vis_subtract"/>
<output name="ctl_vis_cin"/>
<output name="ctl_vis_align0"/>
<output name="ctl_vis_align2"/>
<output name="ctl_vis_align4"/>
<output name="ctl_vis_align6"/>
<output name="ctl_vis_align_odd"/>
<output name="ctl_vis_log_sel_pass"/>
<output name="ctl_vis_log_sel_nand"/>
<output name="ctl_vis_log_sel_nor"/>
<output name="ctl_vis_log_sel_xor"/>
<output name="ctl_vis_log_invert_rs1"/>
<output name="ctl_vis_log_invert_rs2"/>
<output name="ctl_vis_log_constant"/>
<output name="ctl_vis_log_pass_const"/>
<output name="ctl_vis_log_pass_rs1"/>
<output name="ctl_vis_log_pass_rs2"/>
<output name="vis_result"/>
<output name="illegal_vis_e"/>
<output name="vis_nofrf_e"/>
<output name="visop_m"/>
<output name="visop_w_vld"/>
<output name="vis_wen_next"/>
<output name="fpu_rnd"/>
<output name="ffu_exu_rsr_data_hi_m"/>
<output name="ffu_exu_rsr_data_mid_m"/>
<output name="ffu_exu_rsr_data_lo_m"/>
<output name="ctl_dp_wsr_data_w2"/>
<output name="ctl_dp_gsr_wsr_w2"/>
<output name="ctl_dp_thr_e"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="669" nStmts="0" nExprs="209" nInputs="31" nOutputs="34" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="97" nOther="363" />
</block>
<block name="sparc_ffu_dp">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="ctl_dp_rst_l"/>
<input name="frf_dp_data"/>
<input name="cpx_fpu_data"/>
<input name="lsu_ffu_ld_data"/>
<input name="vis_dp_rd_data"/>
<input name="ctl_dp_wsr_data_w2"/>
<input name="ctl_dp_sign"/>
<input name="ctl_dp_exc_w2"/>
<input name="ctl_dp_fcc_w2"/>
<input name="ctl_dp_ftt_w2"/>
<input name="ctl_dp_noshift64_frf"/>
<input name="ctl_dp_shift_frf_right"/>
<input name="ctl_dp_shift_frf_left"/>
<input name="ctl_dp_zero_low32_frf"/>
<input name="ctl_dp_output_sel_rs1"/>
<input name="ctl_dp_output_sel_rs2"/>
<input name="ctl_dp_output_sel_frf"/>
<input name="ctl_dp_output_sel_fsr"/>
<input name="ctl_dp_noflip_lsu"/>
<input name="ctl_dp_flip_lsu"/>
<input name="ctl_dp_noflip_fpu"/>
<input name="ctl_dp_flip_fpu"/>
<input name="ctl_dp_rs2_frf_read"/>
<input name="ctl_dp_rs2_sel_vis"/>
<input name="ctl_dp_rs2_sel_fpu_lsu"/>
<input name="ctl_dp_rs2_keep_data"/>
<input name="ctl_dp_rd_ecc"/>
<input name="ctl_dp_fp_thr"/>
<input name="ctl_dp_fsr_sel_old"/>
<input name="ctl_dp_fsr_sel_ld"/>
<input name="ctl_dp_fsr_sel_fpu"/>
<input name="ctl_dp_gsr_wsr_w2"/>
<input name="ctl_dp_thr_e"/>
<input name="ctl_dp_new_rs1"/>
<input name="ctl_dp_ecc_sel_frf"/>
<output name="so"/>
<output name="dp_frf_data"/>
<output name="ffu_lsu_data"/>
<output name="dp_vis_rs1_data"/>
<output name="dp_vis_rs2_data"/>
<output name="dp_ctl_rs2_sign"/>
<output name="dp_ctl_fsr_fcc"/>
<output name="dp_ctl_fsr_rnd"/>
<output name="dp_ctl_fsr_tem"/>
<output name="dp_ctl_fsr_aexc"/>
<output name="dp_ctl_fsr_cexc"/>
<output name="dp_ctl_ld_fcc"/>
<output name="dp_ctl_gsr_mask_e"/>
<output name="dp_ctl_gsr_scale_e"/>
<output name="dp_ctl_synd_out_low"/>
<output name="dp_ctl_synd_out_high"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="dp_buffer"/>
<instance name="mux4ds"/>
<instance name="dp_mux2es"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="mux4ds"/>
<instance name="dp_mux2es"/>
<instance name="zzecc_sctag_ecc39"/>
<instance name="zzecc_sctag_ecc39"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="mux4ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="577" nStmts="0" nExprs="216" nInputs="38" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="333" />
</block>
<block name="sparc_ffu_part_add32">
<input name="a"/>
<input name="b"/>
<input name="cin"/>
<input name="add32"/>
<output name="z"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="9" nStmts="0" nExprs="0" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="6" />
</block>
<block name="sparc_ffu_vis">
<input name="dp_vis_rs1_data"/>
<input name="dp_vis_rs2_data"/>
<input name="ctl_vis_sel_add"/>
<input name="ctl_vis_sel_log"/>
<input name="ctl_vis_sel_align"/>
<input name="ctl_vis_add32"/>
<input name="ctl_vis_subtract"/>
<input name="ctl_vis_cin"/>
<input name="ctl_vis_align0"/>
<input name="ctl_vis_align2"/>
<input name="ctl_vis_align4"/>
<input name="ctl_vis_align6"/>
<input name="ctl_vis_align_odd"/>
<input name="ctl_vis_log_sel_pass"/>
<input name="ctl_vis_log_sel_nand"/>
<input name="ctl_vis_log_sel_nor"/>
<input name="ctl_vis_log_sel_xor"/>
<input name="ctl_vis_log_invert_rs1"/>
<input name="ctl_vis_log_invert_rs2"/>
<input name="ctl_vis_log_constant"/>
<input name="ctl_vis_log_pass_const"/>
<input name="ctl_vis_log_pass_rs1"/>
<input name="ctl_vis_log_pass_rs2"/>
<output name="vis_dp_rd_data"/>
<instance name="sparc_ffu_part_add32"/>
<instance name="sparc_ffu_part_add32"/>
<instance name="dp_buffer"/>
<instance name="dp_buffer"/>
<instance name="mux4ds"/>
<instance name="dp_mux2es"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="mux3ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="155" nStmts="0" nExprs="57" nInputs="23" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="91" />
</block>
<block name="sparc_ifu">
<input name="mem_write_disable"/>
<input name="mux_drive_disable"/>
<input name="exu_tlu_wsr_data_m"/>
<input name="lsu_ictag_mrgn"/>
<input name="lsu_idtlb_mrgn"/>
<input name="si0"/>
<input name="short_si0"/>
<input name="short_si1"/>
<input name="tlu_itlb_tte_tag_w2"/>
<input name="tlu_itlb_tte_data_w2"/>
<input name="tlu_itlb_rw_index_vld_g"/>
<input name="tlu_itlb_rw_index_g"/>
<input name="tlu_idtlb_dmp_key_g"/>
<input name="tlu_itlb_dmp_all_g"/>
<input name="lsu_sscan_data"/>
<input name="tlu_sscan_data"/>
<input name="arst_l"/>
<input name="const_cpuid"/>
<input name="const_maskid"/>
<input name="ctu_sscan_se"/>
<input name="ctu_sscan_snap"/>
<input name="ctu_sscan_tid"/>
<input name="ctu_tck"/>
<input name="efc_spc_fuse_clk1"/>
<input name="efc_spc_fuse_clk2"/>
<input name="efc_spc_ifuse_ashift"/>
<input name="efc_spc_ifuse_data"/>
<input name="efc_spc_ifuse_dshift"/>
<input name="exu_ifu_brpc_e"/>
<input name="exu_ifu_cc_d"/>
<input name="exu_ifu_ecc_ce_m"/>
<input name="exu_ifu_ecc_ue_m"/>
<input name="exu_ifu_err_reg_m"/>
<input name="exu_ifu_err_synd_m"/>
<input name="exu_ifu_inj_ack"/>
<input name="exu_ifu_longop_done_g"/>
<input name="exu_ifu_oddwin_s"/>
<input name="exu_ifu_regn_e"/>
<input name="exu_ifu_regz_e"/>
<input name="exu_ifu_spill_e"/>
<input name="exu_ifu_va_oor_m"/>
<input name="ffu_ifu_cc_vld_w2"/>
<input name="ffu_ifu_cc_w2"/>
<input name="ffu_ifu_ecc_ce_w2"/>
<input name="ffu_ifu_ecc_ue_w2"/>
<input name="ffu_ifu_err_reg_w2"/>
<input name="ffu_ifu_err_synd_w2"/>
<input name="ffu_ifu_fpop_done_w2"/>
<input name="ffu_ifu_fst_ce_w"/>
<input name="ffu_ifu_inj_ack"/>
<input name="ffu_ifu_stallreq"/>
<input name="ffu_ifu_tid_w2"/>
<input name="gdbginit_l"/>
<input name="grst_l"/>
<input name="lsu_ifu_addr_real_l"/>
<input name="lsu_ifu_asi_addr"/>
<input name="lsu_ifu_asi_load"/>
<input name="lsu_ifu_asi_state"/>
<input name="lsu_ifu_asi_thrid"/>
<input name="lsu_ifu_asi_vld"/>
<input name="lsu_ifu_cpxpkt_i1"/>
<input name="lsu_ifu_dc_parity_error_w2"/>
<input name="lsu_ifu_dcache_data_perror"/>
<input name="lsu_ifu_dcache_tag_perror"/>
<input name="lsu_ifu_direct_map_l1"/>
<input name="lsu_ifu_dtlb_data_su"/>
<input name="lsu_ifu_dtlb_data_ue"/>
<input name="lsu_ifu_dtlb_tag_ue"/>
<input name="lsu_ifu_err_addr"/>
<input name="lsu_ifu_error_tid"/>
<input name="lsu_ifu_icache_en"/>
<input name="lsu_ifu_inj_ack"/>
<input name="lsu_ifu_io_error"/>
<input name="lsu_ifu_l2_corr_error"/>
<input name="lsu_ifu_l2_unc_error"/>
<input name="lsu_ifu_ld_icache_index"/>
<input name="lsu_ifu_ld_pcxpkt_tid"/>
<input name="lsu_ifu_ld_pcxpkt_vld"/>
<input name="lsu_ifu_ldst_cmplt"/>
<input name="lsu_ifu_ldst_miss_g"/>
<input name="lsu_ifu_ldsta_internal_e"/>
<input name="lsu_ifu_pcxpkt_ack_d"/>
<input name="lsu_ifu_quad_asi_e"/>
<input name="lsu_ifu_stallreq"/>
<input name="lsu_ifu_stbcnt0"/>
<input name="lsu_ifu_stbcnt1"/>
<input name="lsu_ifu_stbcnt2"/>
<input name="lsu_ifu_stbcnt3"/>
<input name="lsu_ifu_stxa_data"/>
<input name="lsu_ifu_t0_tlz"/>
<input name="lsu_ifu_t1_tlz"/>
<input name="lsu_ifu_t2_tlz"/>
<input name="lsu_ifu_t3_tlz"/>
<input name="lsu_pid_state0"/>
<input name="lsu_pid_state1"/>
<input name="lsu_pid_state2"/>
<input name="lsu_pid_state3"/>
<input name="lsu_t0_pctxt_state"/>
<input name="lsu_t1_pctxt_state"/>
<input name="lsu_t2_pctxt_state"/>
<input name="lsu_t3_pctxt_state"/>
<input name="mbist_bisi_mode"/>
<input name="mbist_dcache_data_in"/>
<input name="mbist_loop_mode"/>
<input name="mbist_loop_on_address"/>
<input name="mbist_start"/>
<input name="mbist_stop_on_fail"/>
<input name="mbist_stop_on_next_fail"/>
<input name="mbist_userdata_mode"/>
<input name="rclk"/>
<input name="se"/>
<input name="sehold"/>
<input name="spu_ifu_corr_err_w2"/>
<input name="spu_ifu_err_addr_w2"/>
<input name="spu_ifu_int_w2"/>
<input name="spu_ifu_mamem_err_w1"/>
<input name="spu_ifu_ttype_tid_w2"/>
<input name="spu_ifu_ttype_vld_w2"/>
<input name="spu_ifu_ttype_w2"/>
<input name="spu_ifu_unc_err_w1"/>
<input name="testmode_l"/>
<input name="tlu_hpstate_enb"/>
<input name="tlu_hpstate_ibe"/>
<input name="tlu_hpstate_priv"/>
<input name="tlu_idtlb_dmp_thrid_g"/>
<input name="tlu_ifu_flush_pipe_w"/>
<input name="tlu_ifu_hintp_vld"/>
<input name="tlu_ifu_hwint_i3"/>
<input name="tlu_ifu_nukeint_i2"/>
<input name="tlu_ifu_pstate_ie"/>
<input name="tlu_ifu_pstate_pef"/>
<input name="tlu_ifu_rerr_vld"/>
<input name="tlu_ifu_resumint_i2"/>
<input name="tlu_ifu_rstint_i2"/>
<input name="tlu_ifu_rstthr_i2"/>
<input name="tlu_ifu_sftint_vld"/>
<input name="tlu_ifu_trap_tid_w1"/>
<input name="tlu_ifu_trapnpc_vld_w1"/>
<input name="tlu_ifu_trapnpc_w2"/>
<input name="tlu_ifu_trappc_vld_w1"/>
<input name="tlu_ifu_trappc_w2"/>
<input name="tlu_itlb_data_rd_g"/>
<input name="tlu_itlb_dmp_actxt_g"/>
<input name="tlu_itlb_dmp_nctxt_g"/>
<input name="tlu_itlb_dmp_vld_g"/>
<input name="tlu_itlb_invalidate_all_g"/>
<input name="tlu_itlb_tag_rd_g"/>
<input name="tlu_itlb_wr_vld_g"/>
<input name="tlu_lsu_pstate_am"/>
<input name="tlu_lsu_pstate_priv"/>
<input name="tlu_lsu_redmode"/>
<output name="ifu_exu_addr_mask_d"/>
<output name="so0"/>
<output name="short_so0"/>
<output name="short_so1"/>
<output name="ifu_tlu_inst_vld_w"/>
<output name="ifu_tlu_flush_w"/>
<output name="ifu_lsu_alt_space_e"/>
<output name="ifu_tlu_ttype_vld_m"/>
<output name="ifu_exu_muldivop_d"/>
<output name="ifu_lsu_thrid_s"/>
<output name="mbist_write_data"/>
<output name="ifu_exu_aluop_d"/>
<output name="ifu_exu_casa_d"/>
<output name="ifu_exu_dbrinst_d"/>
<output name="ifu_exu_disable_ce_e"/>
<output name="ifu_exu_dontmv_regz0_e"/>
<output name="ifu_exu_dontmv_regz1_e"/>
<output name="ifu_exu_ecc_mask"/>
<output name="ifu_exu_enshift_d"/>
<output name="ifu_exu_flushw_e"/>
<output name="ifu_exu_ialign_d"/>
<output name="ifu_exu_imm_data_d"/>
<output name="ifu_exu_inj_irferr"/>
<output name="ifu_exu_inst_vld_e"/>
<output name="ifu_exu_inst_vld_w"/>
<output name="ifu_exu_invert_d"/>
<output name="ifu_exu_kill_e"/>
<output name="ifu_exu_muls_d"/>
<output name="ifu_exu_nceen_e"/>
<output name="ifu_exu_pc_d"/>
<output name="ifu_exu_pcver_e"/>
<output name="ifu_exu_range_check_jlret_d"/>
<output name="ifu_exu_range_check_other_d"/>
<output name="ifu_exu_rd_d"/>
<output name="ifu_exu_rd_exusr_e"/>
<output name="ifu_exu_rd_ffusr_e"/>
<output name="ifu_exu_rd_ifusr_e"/>
<output name="ifu_exu_ren1_s"/>
<output name="ifu_exu_ren2_s"/>
<output name="ifu_exu_ren3_s"/>
<output name="ifu_exu_restore_d"/>
<output name="ifu_exu_restored_e"/>
<output name="ifu_exu_return_d"/>
<output name="ifu_exu_rs1_s"/>
<output name="ifu_exu_rs1_vld_d"/>
<output name="ifu_exu_rs2_s"/>
<output name="ifu_exu_rs2_vld_d"/>
<output name="ifu_exu_rs3_s"/>
<output name="ifu_exu_rs3e_vld_d"/>
<output name="ifu_exu_rs3o_vld_d"/>
<output name="ifu_exu_save_d"/>
<output name="ifu_exu_saved_e"/>
<output name="ifu_exu_setcc_d"/>
<output name="ifu_exu_sethi_inst_d"/>
<output name="ifu_exu_shiftop_d"/>
<output name="ifu_exu_tagop_d"/>
<output name="ifu_exu_tcc_e"/>
<output name="ifu_exu_tid_s2"/>
<output name="ifu_exu_ttype_vld_m"/>
<output name="ifu_exu_tv_d"/>
<output name="ifu_exu_use_rsr_e_l"/>
<output name="ifu_exu_usecin_d"/>
<output name="ifu_exu_useimm_d"/>
<output name="ifu_exu_wen_d"/>
<output name="ifu_exu_wsr_inst_d"/>
<output name="ifu_ffu_fcc_num_d"/>
<output name="ifu_ffu_fld_d"/>
<output name="ifu_ffu_fpop1_d"/>
<output name="ifu_ffu_fpop2_d"/>
<output name="ifu_ffu_fpopcode_d"/>
<output name="ifu_ffu_frd_d"/>
<output name="ifu_ffu_frs1_d"/>
<output name="ifu_ffu_frs2_d"/>
<output name="ifu_ffu_fst_d"/>
<output name="ifu_ffu_inj_frferr"/>
<output name="ifu_ffu_ldfsr_d"/>
<output name="ifu_ffu_ldst_size_d"/>
<output name="ifu_ffu_ldxfsr_d"/>
<output name="ifu_ffu_mvcnd_m"/>
<output name="ifu_ffu_quad_op_e"/>
<output name="ifu_ffu_stfsr_d"/>
<output name="ifu_ffu_visop_d"/>
<output name="ifu_lsu_alt_space_d"/>
<output name="ifu_lsu_asi_ack"/>
<output name="ifu_lsu_asi_rd_unc"/>
<output name="ifu_lsu_casa_e"/>
<output name="ifu_lsu_destid_s"/>
<output name="ifu_lsu_error_inj"/>
<output name="ifu_lsu_fwd_data_vld"/>
<output name="ifu_lsu_fwd_wr_ack"/>
<output name="ifu_lsu_ibuf_busy"/>
<output name="ifu_lsu_imm_asi_d"/>
<output name="ifu_lsu_imm_asi_vld_d"/>
<output name="ifu_lsu_inv_clear"/>
<output name="ifu_lsu_ld_inst_e"/>
<output name="ifu_lsu_ldst_dbl_e"/>
<output name="ifu_lsu_ldst_fp_e"/>
<output name="ifu_lsu_ldst_size_e"/>
<output name="ifu_lsu_ldstub_e"/>
<output name="ifu_lsu_ldxa_data_vld_w2"/>
<output name="ifu_lsu_ldxa_data_w2"/>
<output name="ifu_lsu_ldxa_illgl_va_w2"/>
<output name="ifu_lsu_ldxa_tid_w2"/>
<output name="ifu_lsu_memref_d"/>
<output name="ifu_lsu_nceen"/>
<output name="ifu_lsu_pcxpkt_e"/>
<output name="ifu_lsu_pcxreq_d"/>
<output name="ifu_lsu_pref_inst_e"/>
<output name="ifu_lsu_rd_e"/>
<output name="ifu_lsu_sign_ext_e"/>
<output name="ifu_lsu_st_inst_e"/>
<output name="ifu_lsu_swap_e"/>
<output name="ifu_lsu_wsr_inst_d"/>
<output name="ifu_mmu_trap_m"/>
<output name="ifu_spu_inst_vld_w"/>
<output name="ifu_spu_nceen"/>
<output name="ifu_spu_trap_ack"/>
<output name="ifu_tlu_alt_space_d"/>
<output name="ifu_tlu_done_inst_d"/>
<output name="ifu_tlu_flsh_inst_e"/>
<output name="ifu_tlu_flush_m"/>
<output name="ifu_tlu_hwint_m"/>
<output name="ifu_tlu_icmiss_e"/>
<output name="ifu_tlu_imm_asi_d"/>
<output name="ifu_tlu_immu_miss_m"/>
<output name="ifu_tlu_inst_vld_m"/>
<output name="ifu_tlu_itlb_done"/>
<output name="ifu_tlu_l2imiss"/>
<output name="ifu_tlu_mb_inst_e"/>
<output name="ifu_tlu_npc_m"/>
<output name="ifu_tlu_pc_m"/>
<output name="ifu_tlu_pc_oor_e"/>
<output name="ifu_tlu_priv_violtn_m"/>
<output name="ifu_tlu_retry_inst_d"/>
<output name="ifu_tlu_rsr_inst_d"/>
<output name="ifu_tlu_rstint_m"/>
<output name="ifu_tlu_sftint_m"/>
<output name="ifu_tlu_sir_inst_m"/>
<output name="ifu_tlu_sraddr_d"/>
<output name="ifu_tlu_sraddr_d_v2"/>
<output name="ifu_tlu_thrid_d"/>
<output name="ifu_tlu_thrid_e"/>
<output name="ifu_tlu_trap_m"/>
<output name="ifu_tlu_ttype_m"/>
<output name="mbist_dcache_fail"/>
<output name="mbist_dcache_index"/>
<output name="mbist_dcache_read"/>
<output name="mbist_dcache_way"/>
<output name="mbist_dcache_word"/>
<output name="mbist_dcache_write"/>
<output name="mbist_done"/>
<output name="mbist_icache_fail"/>
<output name="sparc_sscan_so"/>
<output name="spc_efc_ifuse_data"/>
<instance name="sparc_ifu_dec"/>
<instance name="sparc_ifu_swl"/>
<instance name="sparc_ifu_dcl"/>
<instance name="sparc_ifu_imd"/>
<instance name="sparc_ifu_fdp"/>
<instance name="sparc_ifu_fcl"/>
<instance name="bw_r_tlb"/>
<instance name="sparc_ifu_wseldp"/>
<instance name="cmp_sram_redhdr"/>
<instance name="bw_r_icd"/>
<instance name="bw_r_idct"/>
<instance name="bw_r_rf16x32"/>
<instance name="sparc_ifu_ifqdp"/>
<instance name="sparc_ifu_ifqctl"/>
<instance name="sparc_ifu_invctl"/>
<instance name="sparc_ifu_errdp"/>
<instance name="sparc_ifu_errctl"/>
<instance name="sparc_ifu_mbist"/>
<instance name="sparc_ifu_sscan"/>
<instance name="sink"/>
<instance name="sink"/>
<instance name="sink"/>
<instance name="sink"/>
<instance name="sink"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2678" nStmts="0" nExprs="1173" nInputs="151" nOutputs="154" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="1505" />
</block>
<block name="sparc_ifu_cmp35">
<input name="a"/>
<input name="b"/>
<input name="valid"/>
<output name="hit"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="14" nStmts="1" nExprs="1" nInputs="3" nOutputs="1" nParams="0" nAlwaysClocks="3" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="7" />
</block>
<block name="sparc_ifu_ctr5">
<input name="clk"/>
<input name="se"/>
<input name="si"/>
<input name="rst_ctr_l"/>
<output name="limit"/>
<output name="so"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="5" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="15" />
</block>
<block name="sparc_ifu_dcl">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="dtu_reset"/>
<input name="exu_ifu_cc_d"/>
<input name="fcl_dcl_regz_e"/>
<input name="exu_ifu_regn_e"/>
<input name="ffu_ifu_cc_w2"/>
<input name="ffu_ifu_cc_vld_w2"/>
<input name="tlu_ifu_flush_pipe_w"/>
<input name="swl_dcl_thr_d"/>
<input name="swl_dcl_thr_w2"/>
<input name="imd_dcl_brcond_d"/>
<input name="imd_dcl_mvcond_d"/>
<input name="fdp_dcl_op_s"/>
<input name="fdp_dcl_op3_s"/>
<input name="imd_dcl_abit_d"/>
<input name="dec_dcl_cctype_d"/>
<input name="dtu_dcl_opf2_d"/>
<input name="fcl_dtu_inst_vld_e"/>
<input name="fcl_dtu_intr_vld_e"/>
<input name="ifu_tlu_flush_w"/>
<output name="ifu_exu_kill_e"/>
<output name="ifu_exu_dontmv_regz0_e"/>
<output name="ifu_exu_dontmv_regz1_e"/>
<output name="ifu_exu_tcc_e"/>
<output name="ifu_exu_dbrinst_d"/>
<output name="ifu_ffu_mvcnd_m"/>
<output name="dcl_fcl_bcregz0_e"/>
<output name="dcl_fcl_bcregz1_e"/>
<output name="dtu_inst_anull_e"/>
<output name="dcl_swl_tcc_done_m"/>
<output name="dcl_imd_immdata_sel_simm13_d_l"/>
<output name="dcl_imd_immdata_sel_movcc_d_l"/>
<output name="dcl_imd_immdata_sel_sethi_d_l"/>
<output name="dcl_imd_immdata_sel_movr_d_l"/>
<output name="dcl_imd_broff_sel_call_d_l"/>
<output name="dcl_imd_broff_sel_br_d_l"/>
<output name="dcl_imd_broff_sel_bcc_d_l"/>
<output name="dcl_imd_broff_sel_bpcc_d_l"/>
<output name="dcl_imd_immbr_sel_br_d"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="bw_u1_soffm2_4x"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="bw_u1_muxi21_6x"/>
<instance name="bw_u1_inv_20x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="mux4ds"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="613" nStmts="0" nExprs="200" nInputs="22" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="80" nOther="333" />
</block>
<block name="sparc_ifu_dec">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="dtu_inst_d"/>
<input name="erb_dtu_imask"/>
<input name="swl_dec_ibe_e"/>
<input name="dtu_inst_anull_e"/>
<input name="lsu_ifu_ldsta_internal_e"/>
<input name="fcl_dtu_tlzero_d"/>
<input name="fcl_dtu_privmode_d"/>
<input name="fcl_dtu_hprivmode_d"/>
<input name="fcl_dtu_inst_vld_d"/>
<input name="fcl_dtu_ely_inst_vld_d"/>
<input name="fcl_dec_intr_vld_d"/>
<input name="fcl_dtu_inst_vld_e"/>
<input name="fcl_dec_dslot_s"/>
<input name="swl_dec_mulbusy_e"/>
<input name="swl_dec_fpbusy_e"/>
<input name="swl_dec_divbusy_e"/>
<input name="swl_dec_fp_enable_d"/>
<output name="so"/>
<output name="ifu_exu_aluop_d"/>
<output name="ifu_exu_invert_d"/>
<output name="ifu_exu_useimm_d"/>
<output name="ifu_exu_usecin_d"/>
<output name="ifu_exu_enshift_d"/>
<output name="ifu_exu_tagop_d"/>
<output name="ifu_exu_tv_d"/>
<output name="ifu_exu_muls_d"/>
<output name="ifu_exu_ialign_d"/>
<output name="ifu_exu_range_check_jlret_d"/>
<output name="ifu_exu_range_check_other_d"/>
<output name="ifu_exu_shiftop_d"/>
<output name="ifu_exu_muldivop_d"/>
<output name="ifu_exu_wen_d"/>
<output name="ifu_exu_setcc_d"/>
<output name="ifu_exu_rd_ifusr_e"/>
<output name="ifu_exu_rd_exusr_e"/>
<output name="ifu_exu_rd_ffusr_e"/>
<output name="ifu_exu_rs1_vld_d"/>
<output name="ifu_exu_rs2_vld_d"/>
<output name="ifu_exu_rs3e_vld_d"/>
<output name="ifu_exu_rs3o_vld_d"/>
<output name="ifu_exu_use_rsr_e_l"/>
<output name="ifu_exu_save_d"/>
<output name="ifu_exu_restore_d"/>
<output name="ifu_exu_return_d"/>
<output name="ifu_exu_flushw_e"/>
<output name="ifu_exu_saved_e"/>
<output name="ifu_exu_restored_e"/>
<output name="ifu_tlu_rsr_inst_d"/>
<output name="ifu_lsu_wsr_inst_d"/>
<output name="ifu_exu_wsr_inst_d"/>
<output name="ifu_tlu_done_inst_d"/>
<output name="ifu_tlu_retry_inst_d"/>
<output name="ifu_lsu_ld_inst_e"/>
<output name="ifu_lsu_st_inst_e"/>
<output name="ifu_lsu_pref_inst_e"/>
<output name="ifu_lsu_alt_space_e"/>
<output name="ifu_lsu_alt_space_d"/>
<output name="ifu_tlu_alt_space_d"/>
<output name="ifu_lsu_memref_d"/>
<output name="ifu_lsu_sign_ext_e"/>
<output name="ifu_lsu_ldstub_e"/>
<output name="ifu_lsu_casa_e"/>
<output name="ifu_exu_casa_d"/>
<output name="ifu_lsu_swap_e"/>
<output name="ifu_tlu_mb_inst_e"/>
<output name="ifu_tlu_sir_inst_m"/>
<output name="ifu_tlu_flsh_inst_e"/>
<output name="ifu_lsu_ldst_dbl_e"/>
<output name="ifu_lsu_ldst_fp_e"/>
<output name="ifu_lsu_ldst_size_e"/>
<output name="ifu_ffu_fpop1_d"/>
<output name="ifu_ffu_visop_d"/>
<output name="ifu_ffu_fpop2_d"/>
<output name="ifu_ffu_fld_d"/>
<output name="ifu_ffu_fst_d"/>
<output name="ifu_ffu_ldst_size_d"/>
<output name="ifu_ffu_ldfsr_d"/>
<output name="ifu_ffu_ldxfsr_d"/>
<output name="ifu_ffu_stfsr_d"/>
<output name="ifu_ffu_quad_op_e"/>
<output name="dec_fcl_rdsr_sel_pc_d"/>
<output name="dec_fcl_rdsr_sel_thr_d"/>
<output name="dec_imd_call_inst_d"/>
<output name="dtu_fcl_flush_sonly_e"/>
<output name="dtu_fcl_illinst_e"/>
<output name="dtu_fcl_fpdis_e"/>
<output name="dtu_fcl_privop_e"/>
<output name="dtu_fcl_imask_hit_e"/>
<output name="dtu_fcl_br_inst_d"/>
<output name="dtu_fcl_sir_inst_e"/>
<output name="dtu_ifq_kill_latest_d"/>
<output name="dec_swl_wrt_tcr_w"/>
<output name="dec_swl_wrtfprs_w"/>
<output name="dec_swl_ll_done_d"/>
<output name="dec_swl_br_done_d"/>
<output name="dec_swl_rdsr_sel_thr_d"/>
<output name="dec_swl_ld_inst_d"/>
<output name="dec_swl_sta_inst_e"/>
<output name="dec_swl_std_inst_d"/>
<output name="dec_swl_st_inst_d"/>
<output name="dec_swl_fpop_d"/>
<output name="dec_swl_allfp_d"/>
<output name="dec_swl_frf_upper_d"/>
<output name="dec_swl_frf_lower_d"/>
<output name="dec_swl_div_inst_d"/>
<output name="dec_swl_mul_inst_d"/>
<output name="wsr_fixed_inst_w"/>
<output name="ifu_exu_sethi_inst_d"/>
<output name="dec_dcl_cctype_d"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="876" nStmts="0" nExprs="205" nInputs="20" nOutputs="92" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="235" nOther="436" />
</block>
<block name="sparc_ifu_errctl">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="erd_erc_tte_pgsz"/>
<input name="icv_itlb_valid_f"/>
<input name="fcl_erb_ievld_s1"/>
<input name="fcl_erb_tevld_s1"/>
<input name="fcl_erb_immuevld_s1"/>
<input name="fcl_erb_inst_issue_d"/>
<input name="fcl_erb_inst_vld_d1"/>
<input name="ifu_tlu_inst_vld_w"/>
<input name="ifu_lsu_thrid_s"/>
<input name="fcl_erb_asi_tid_f"/>
<input name="ifq_fcl_asi_tid_bf"/>
<input name="fcl_erb_clear_iferr"/>
<input name="fcl_erb_itlbrd_vld_s"/>
<input name="fcl_erb_itlbrd_data_s"/>
<input name="erd_erc_tagpe_s1"/>
<input name="erd_erc_nirpe_s1"/>
<input name="erd_erc_fetpe_s1"/>
<input name="erd_erc_tlbt_pe_s1"/>
<input name="erd_erc_tlbd_pe_s1"/>
<input name="tlu_lsu_pstate_priv"/>
<input name="lsu_ifu_dtlb_data_su"/>
<input name="lsu_ifu_dtlb_data_ue"/>
<input name="lsu_ifu_dtlb_tag_ue"/>
<input name="lsu_ifu_dcache_data_perror"/>
<input name="lsu_ifu_dcache_tag_perror"/>
<input name="lsu_ifu_l2_unc_error"/>
<input name="lsu_ifu_l2_corr_error"/>
<input name="lsu_ifu_io_error"/>
<input name="lsu_ifu_error_tid"/>
<input name="spu_ifu_unc_err_w1"/>
<input name="spu_ifu_mamem_err_w1"/>
<input name="spu_ifu_corr_err_w2"/>
<input name="spu_ifu_int_w2"/>
<input name="spu_ifu_ttype_tid_w2"/>
<input name="lsu_ifu_inj_ack"/>
<input name="ffu_ifu_ecc_ce_w2"/>
<input name="ffu_ifu_ecc_ue_w2"/>
<input name="ffu_ifu_inj_ack"/>
<input name="ffu_ifu_tid_w2"/>
<input name="exu_ifu_ecc_ce_m"/>
<input name="exu_ifu_ecc_ue_m"/>
<input name="exu_ifu_inj_ack"/>
<input name="ifq_erb_ue_rep"/>
<input name="ifq_erb_ce_rep"/>
<input name="ifq_erb_l2_ue"/>
<input name="ifq_erb_io_ue"/>
<input name="ifq_erb_ifet_ce"/>
<input name="ifq_erb_l2err_tid"/>
<input name="ifq_erb_rdtag_f"/>
<input name="ifq_erb_rdinst_f"/>
<input name="ifq_erb_asi_erren_i2"/>
<input name="ifq_erb_asi_errstat_i2"/>
<input name="ifq_erb_asi_errinj_i2"/>
<input name="ifq_erb_asi_erraddr_i2"/>
<input name="ifq_erb_asi_imask_i2"/>
<input name="ifq_erb_asiwr_i2"/>
<input name="ifq_fcl_asird_bf"/>
<input name="ifq_erb_fwdrd_bf"/>
<input name="ifq_erb_asidata_i2"/>
<input name="ifq_erb_asiway_f"/>
<output name="erc_erd_pgsz_b0"/>
<output name="erc_erd_pgsz_b1"/>
<output name="ifu_lsu_asi_rd_unc"/>
<output name="ifu_lsu_ldxa_tid_w2"/>
<output name="ifu_lsu_ldxa_data_vld_w2"/>
<output name="ifu_lsu_fwd_data_vld"/>
<output name="ifu_lsu_error_inj"/>
<output name="ifu_exu_ecc_mask"/>
<output name="ifu_exu_inj_irferr"/>
<output name="ifu_ffu_inj_frferr"/>
<output name="ifu_exu_nceen_e"/>
<output name="ifu_lsu_nceen"/>
<output name="ifu_spu_nceen"/>
<output name="erb_fcl_spu_uetrap"/>
<output name="erb_ifq_itlberr_s1"/>
<output name="erb_ifq_ifeterr_d1"/>
<output name="erb_dtu_ifeterr_d1"/>
<output name="erb_fcl_itlb_ce_d1"/>
<output name="erb_fcl_ce_trapvec"/>
<output name="erb_fcl_ue_trapvec"/>
<output name="erb_fcl_ifet_uevec_d1"/>
<output name="erc_erd_errstat_asidata"/>
<output name="erc_erd_errinj_asidata"/>
<output name="erc_erd_erren_asidata"/>
<output name="erc_erd_eadr0_sel_irf_l"/>
<output name="erc_erd_eadr0_sel_itlb_l"/>
<output name="erc_erd_eadr0_sel_frf_l"/>
<output name="erc_erd_eadr0_sel_lsu_l"/>
<output name="erc_erd_asiway_s1_l"/>
<output name="erc_erd_eadr1_sel_pcd1_l"/>
<output name="erc_erd_eadr1_sel_l1pa_l"/>
<output name="erc_erd_eadr1_sel_l2pa_l"/>
<output name="erc_erd_eadr1_sel_other_l"/>
<output name="erc_erd_eadr2_sel_mx1_l"/>
<output name="erc_erd_eadr2_sel_wrt_l"/>
<output name="erc_erd_eadr2_sel_mx0_l"/>
<output name="erc_erd_eadr2_sel_old_l"/>
<output name="erc_erd_asi_thr_l"/>
<output name="erc_erd_asisrc_sel_icd_s_l"/>
<output name="erc_erd_asisrc_sel_misc_s_l"/>
<output name="erc_erd_asisrc_sel_err_s_l"/>
<output name="erc_erd_asisrc_sel_itlb_s_l"/>
<output name="erc_erd_errasi_sel_en_l"/>
<output name="erc_erd_errasi_sel_stat_l"/>
<output name="erc_erd_errasi_sel_inj_l"/>
<output name="erc_erd_errasi_sel_addr_l"/>
<output name="erc_erd_miscasi_sel_ict_l"/>
<output name="erc_erd_miscasi_sel_imask_l"/>
<output name="erc_erd_miscasi_sel_other_l"/>
<output name="erc_erd_ld_imask"/>
<output name="erb_reset"/>
<output name="so"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sink"/>
<instance name="sink"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="1064" nStmts="0" nExprs="292" nInputs="65" nOutputs="52" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="199" nOther="573" />
</block>
<block name="sparc_ifu_errdp">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="erb_reset"/>
<input name="itlb_rd_tte_data"/>
<input name="itlb_rd_tte_tag"/>
<input name="itlb_ifq_paddr_s"/>
<input name="wsel_fdp_fetdata_s1"/>
<input name="wsel_fdp_topdata_s1"/>
<input name="wsel_erb_asidata_s"/>
<input name="ict_itlb_tags_f"/>
<input name="icv_itlb_valid_f"/>
<input name="lsu_ifu_err_addr"/>
<input name="spu_ifu_err_addr_w2"/>
<input name="fdp_erb_pc_f"/>
<input name="exu_ifu_err_reg_m"/>
<input name="exu_ifu_err_synd_m"/>
<input name="ffu_ifu_err_reg_w2"/>
<input name="ffu_ifu_err_synd_w2"/>
<input name="tlu_itlb_rw_index_g"/>
<input name="erc_erd_pgsz_b0"/>
<input name="erc_erd_pgsz_b1"/>
<input name="erc_erd_erren_asidata"/>
<input name="erc_erd_errstat_asidata"/>
<input name="erc_erd_errinj_asidata"/>
<input name="ifq_erb_asidata_i2"/>
<input name="ifq_erb_wrtag_f"/>
<input name="ifq_erb_wrindex_f"/>
<input name="erc_erd_asiway_s1_l"/>
<input name="fcl_erb_itlbrd_data_s"/>
<input name="erc_erd_ld_imask"/>
<input name="erc_erd_asisrc_sel_icd_s_l"/>
<input name="erc_erd_asisrc_sel_misc_s_l"/>
<input name="erc_erd_asisrc_sel_err_s_l"/>
<input name="erc_erd_asisrc_sel_itlb_s_l"/>
<input name="erc_erd_errasi_sel_en_l"/>
<input name="erc_erd_errasi_sel_stat_l"/>
<input name="erc_erd_errasi_sel_inj_l"/>
<input name="erc_erd_errasi_sel_addr_l"/>
<input name="erc_erd_miscasi_sel_ict_l"/>
<input name="erc_erd_miscasi_sel_imask_l"/>
<input name="erc_erd_miscasi_sel_other_l"/>
<input name="erc_erd_asi_thr_l"/>
<input name="erc_erd_eadr0_sel_irf_l"/>
<input name="erc_erd_eadr0_sel_itlb_l"/>
<input name="erc_erd_eadr0_sel_frf_l"/>
<input name="erc_erd_eadr0_sel_lsu_l"/>
<input name="erc_erd_eadr1_sel_pcd1_l"/>
<input name="erc_erd_eadr1_sel_l1pa_l"/>
<input name="erc_erd_eadr1_sel_l2pa_l"/>
<input name="erc_erd_eadr1_sel_other_l"/>
<input name="erc_erd_eadr2_sel_mx1_l"/>
<input name="erc_erd_eadr2_sel_wrt_l"/>
<input name="erc_erd_eadr2_sel_mx0_l"/>
<input name="erc_erd_eadr2_sel_old_l"/>
<output name="so"/>
<output name="ifu_lsu_ldxa_data_w2"/>
<output name="erb_dtu_imask"/>
<output name="erd_erc_tlbt_pe_s1"/>
<output name="erd_erc_tlbd_pe_s1"/>
<output name="erd_erc_tagpe_s1"/>
<output name="erd_erc_nirpe_s1"/>
<output name="erd_erc_fetpe_s1"/>
<output name="erd_erc_tte_pgsz"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sparc_ifu_par32"/>
<instance name="sparc_ifu_par32"/>
<instance name="sparc_ifu_par32"/>
<instance name="sparc_ifu_par32"/>
<instance name="dp_mux4ds"/>
<instance name="sparc_ifu_par34"/>
<instance name="sparc_ifu_par34"/>
<instance name="sparc_ifu_par32"/>
<instance name="sparc_ifu_par32"/>
<instance name="sparc_ifu_par32"/>
<instance name="sparc_ifu_par16"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux3ds"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux2es"/>
<instance name="dffr"/>
<instance name="sink"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="688" nStmts="0" nExprs="271" nInputs="55" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="408" />
</block>
<block name="sparc_ifu_fcl">
<input name="rclk"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="se"/>
<input name="sehold"/>
<input name="si"/>
<input name="rst_tri_en"/>
<input name="tlu_ifu_flush_pipe_w"/>
<input name="exu_ifu_va_oor_m"/>
<input name="exu_ifu_oddwin_s"/>
<input name="spu_ifu_ttype_tid_w2"/>
<input name="spu_ifu_ttype_vld_w2"/>
<input name="spu_ifu_ttype_w2"/>
<input name="erb_fcl_spu_uetrap"/>
<input name="exu_ifu_regz_e"/>
<input name="dcl_fcl_bcregz0_e"/>
<input name="dcl_fcl_bcregz1_e"/>
<input name="dtu_fcl_rollback_g"/>
<input name="dtu_fcl_retract_d"/>
<input name="dtu_fcl_br_inst_d"/>
<input name="dtu_fcl_sir_inst_e"/>
<input name="dtu_fcl_privop_e"/>
<input name="dtu_fcl_fpdis_e"/>
<input name="dtu_fcl_imask_hit_e"/>
<input name="dtu_fcl_illinst_e"/>
<input name="dtu_fcl_thr_active"/>
<input name="dec_fcl_rdsr_sel_pc_d"/>
<input name="dec_fcl_rdsr_sel_thr_d"/>
<input name="ifq_fcl_wrreq_bf"/>
<input name="ifq_fcl_icd_wrreq_bf"/>
<input name="ifq_fcl_ictv_wrreq_bf"/>
<input name="ifq_fcl_rdreq_bf"/>
<input name="ifq_fcl_asi_tid_bf"/>
<input name="ifq_fcl_asird_bf"/>
<input name="ifq_fcl_invreq_bf"/>
<input name="erb_fcl_itlb_ce_d1"/>
<input name="erb_dtu_ifeterr_d1"/>
<input name="erb_fcl_ifet_uevec_d1"/>
<input name="erb_fcl_ue_trapvec"/>
<input name="erb_fcl_ce_trapvec"/>
<input name="dtu_fcl_nextthr_bf"/>
<input name="dtu_fcl_ntr_s"/>
<input name="dtu_fcl_running_s"/>
<input name="dtu_fcl_flush_sonly_e"/>
<input name="fdp_fcl_swc_s2"/>
<input name="fdp_fcl_va2_bf"/>
<input name="itlb_fcl_tlbmiss_f_l"/>
<input name="itlb_fcl_priv_s1"/>
<input name="itlb_fcl_cp_s1"/>
<input name="itlb_fcl_imiss_s_l"/>
<input name="fdp_fcl_pc_oor_vec_f"/>
<input name="fdp_fcl_pc_oor_e"/>
<input name="fdp_fcl_op_s"/>
<input name="fdp_fcl_op3_s"/>
<input name="fdp_fcl_ibit_s"/>
<input name="lsu_ifu_stallreq"/>
<input name="ffu_ifu_stallreq"/>
<input name="ifq_fcl_stallreq"/>
<input name="dtu_inst_anull_e"/>
<input name="ifq_fcl_fill_thr"/>
<input name="ifq_fcl_flush_sonly_e"/>
<input name="tlu_ifu_trap_tid_w1"/>
<input name="tlu_ifu_trappc_vld_w1"/>
<input name="tlu_ifu_trapnpc_vld_w1"/>
<input name="tlu_lsu_pstate_priv"/>
<input name="tlu_lsu_pstate_am"/>
<input name="tlu_hpstate_priv"/>
<input name="tlu_lsu_redmode"/>
<input name="tlu_hpstate_enb"/>
<input name="lsu_ifu_addr_real_l"/>
<input name="lsu_pid_state0"/>
<input name="lsu_pid_state1"/>
<input name="lsu_pid_state2"/>
<input name="lsu_pid_state3"/>
<input name="lsu_ifu_icache_en"/>
<input name="lsu_ifu_dc_parity_error_w2"/>
<input name="lsu_ifu_t0_tlz"/>
<input name="lsu_ifu_t1_tlz"/>
<input name="lsu_ifu_t2_tlz"/>
<input name="lsu_ifu_t3_tlz"/>
<input name="tlu_ifu_hwint_i3"/>
<input name="tlu_ifu_pstate_ie"/>
<input name="tlu_ifu_sftint_vld"/>
<input name="tlu_ifu_hintp_vld"/>
<input name="tlu_ifu_rerr_vld"/>
<input name="tlu_ifu_rstthr_i2"/>
<input name="tlu_ifu_rstint_i2"/>
<input name="tlu_ifu_resumint_i2"/>
<input name="tlu_ifu_nukeint_i2"/>
<input name="tlu_itlb_wr_vld_g"/>
<input name="tlu_itlb_dmp_vld_g"/>
<input name="tlu_itlb_dmp_all_g"/>
<input name="tlu_itlb_data_rd_g"/>
<input name="tlu_itlb_tag_rd_g"/>
<input name="tlu_itlb_invalidate_all_g"/>
<input name="tlu_fcl_dmp_pid_bf"/>
<input name="tlu_fcl_dmp_real_bf"/>
<input name="tlu_idtlb_dmp_thrid_g"/>
<input name="exu_ifu_ecc_ce_m"/>
<input name="ffu_ifu_fst_ce_w"/>
<output name="fcl_icd_rdreq_bf"/>
<output name="fcl_icv_rdreq_bf"/>
<output name="fcl_icd_wrreq_bf"/>
<output name="fcl_ict_wrreq_bf"/>
<output name="fcl_icv_wrreq_bf"/>
<output name="fcl_icd_index_sel_ifq_bf"/>
<output name="fcl_ifq_grant_bf"/>
<output name="fcl_ifq_icmiss_s1"/>
<output name="fcl_ifq_rdreq_s1"/>
<output name="fcl_ifq_icache_en_s_l"/>
<output name="fcl_ifq_thr_s1"/>
<output name="fcl_ifq_canthr"/>
<output name="fcl_itlb_cam_vld_bf"/>
<output name="fcl_itlb_cam_bypass_bf"/>
<output name="fcl_itlb_addr_mask_l"/>
<output name="fcl_itlb_cam_real_bf"/>
<output name="fcl_itlb_cam_pid_bf"/>
<output name="fcl_itlb_wr_vld_bf"/>
<output name="fcl_itlb_dmp_vld_bf"/>
<output name="fcl_itlb_dmp_all_bf"/>
<output name="fcl_itlb_tag_rd_vld_bf"/>
<output name="fcl_itlb_invall_f_l"/>
<output name="fcl_itlb_data_rd_vld_bf"/>
<output name="fcl_erb_ievld_s1"/>
<output name="fcl_erb_tevld_s1"/>
<output name="fcl_erb_immuevld_s1"/>
<output name="ifu_lsu_thrid_s"/>
<output name="fcl_erb_asi_tid_f"/>
<output name="fcl_erb_clear_iferr"/>
<output name="fcl_erb_itlbrd_vld_s"/>
<output name="fcl_erb_itlbrd_data_s"/>
<output name="fcl_dec_dslot_s"/>
<output name="fcl_dtu_inst_vld_e"/>
<output name="fcl_dtu_intr_vld_e"/>
<output name="fcl_dtu_inst_vld_d"/>
<output name="fcl_dtu_ely_inst_vld_d"/>
<output name="fcl_dec_intr_vld_d"/>
<output name="fcl_erb_inst_issue_d"/>
<output name="fcl_erb_inst_vld_d1"/>
<output name="ifu_tlu_inst_vld_m"/>
<output name="ifu_exu_inst_vld_e"/>
<output name="ifu_exu_inst_vld_w"/>
<output name="ifu_spu_inst_vld_w"/>
<output name="ifu_tlu_inst_vld_w"/>
<output name="ifu_tlu_flush_w"/>
<output name="ifu_tlu_flush_m"/>
<output name="fcl_swl_int_activate_i3"/>
<output name="fcl_swl_flush_wake_w"/>
<output name="fcl_swl_flush_w"/>
<output name="fcl_dcl_regz_e"/>
<output name="ifu_tlu_thrid_e"/>
<output name="ifu_tlu_thrid_d"/>
<output name="ifu_tlu_immu_miss_m"/>
<output name="ifu_tlu_priv_violtn_m"/>
<output name="ifu_tlu_icmiss_e"/>
<output name="ifu_tlu_ttype_vld_m"/>
<output name="ifu_exu_ttype_vld_m"/>
<output name="ifu_mmu_trap_m"/>
<output name="ifu_tlu_trap_m"/>
<output name="ifu_tlu_ttype_m"/>
<output name="ifu_tlu_hwint_m"/>
<output name="ifu_tlu_sftint_m"/>
<output name="ifu_tlu_rstint_m"/>
<output name="fcl_dtu_rst_thr_w"/>
<output name="fcl_dtu_resum_thr_w"/>
<output name="ifu_tlu_itlb_done"/>
<output name="ifu_spu_trap_ack"/>
<output name="ifu_exu_tid_s2"/>
<output name="ifu_exu_ren1_s"/>
<output name="ifu_exu_ren2_s"/>
<output name="ifu_exu_ren3_s"/>
<output name="ifu_exu_disable_ce_e"/>
<output name="fcl_dtu_sync_intr_d"/>
<output name="fcl_dtu_tlzero_d"/>
<output name="fcl_dtu_privmode_d"/>
<output name="fcl_dtu_hprivmode_d"/>
<output name="fcl_dtu_hprivmode_w2"/>
<output name="fcl_dtu_nuke_thr_w"/>
<output name="fcl_swl_swout_f"/>
<output name="fcl_dtu_stall_bf"/>
<output name="fcl_swl_swcvld_s"/>
<output name="fcl_dtu_thr_f"/>
<output name="fcl_imd_oddwin_d"/>
<output name="fcl_fdp_oddwin_s"/>
<output name="fcl_fdp_pcoor_vec_f"/>
<output name="fcl_fdp_pcoor_f"/>
<output name="fcl_fdp_mask32b_f"/>
<output name="fcl_fdp_addr_mask_d"/>
<output name="fcl_fdp_tctxt_sel_prim"/>
<output name="fcl_fdp_usenir_sel_nir_s1"/>
<output name="fcl_fdp_rbinst_sel_inste_s"/>
<output name="fcl_fdp_thrtnpc_sel_tnpc_l"/>
<output name="fcl_fdp_thrtnpc_sel_npcw_l"/>
<output name="fcl_fdp_thrtnpc_sel_pcf_l"/>
<output name="fcl_fdp_thrtnpc_sel_old_l"/>
<output name="fcl_fdp_thr_s1_l"/>
<output name="fcl_fdp_next_thr_bf_l"/>
<output name="fcl_fdp_next_ctxt_bf_l"/>
<output name="fcl_fdp_nirthr_s1_l"/>
<output name="fcl_fdp_thr_s2_l"/>
<output name="fcl_fdp_tpcbf_sel_pcp4_bf_l"/>
<output name="fcl_fdp_tpcbf_sel_brpc_bf_l"/>
<output name="fcl_fdp_tpcbf_sel_trap_bf_l"/>
<output name="fcl_fdp_tpcbf_sel_old_bf_l"/>
<output name="fcl_fdp_pcbf_sel_nosw_bf_l"/>
<output name="fcl_fdp_pcbf_sel_swpc_bf_l"/>
<output name="fcl_fdp_pcbf_sel_br_bf_l"/>
<output name="fcl_fdp_trrbpc_sel_trap_bf_l"/>
<output name="fcl_fdp_trrbpc_sel_rb_bf_l"/>
<output name="fcl_fdp_trrbpc_sel_err_bf_l"/>
<output name="fcl_fdp_trrbpc_sel_pcs_bf_l"/>
<output name="fcl_fdp_noswpc_sel_tnpc_l_bf"/>
<output name="fcl_fdp_noswpc_sel_old_l_bf"/>
<output name="fcl_fdp_noswpc_sel_inc_l_bf"/>
<output name="fcl_fdp_nextpcs_sel_pce_f_l"/>
<output name="fcl_fdp_nextpcs_sel_pcd_f_l"/>
<output name="fcl_fdp_nextpcs_sel_pcs_f_l"/>
<output name="fcl_fdp_nextpcs_sel_pcf_f_l"/>
<output name="fcl_fdp_inst_sel_curr_s_l"/>
<output name="fcl_fdp_inst_sel_switch_s_l"/>
<output name="fcl_fdp_inst_sel_nir_s_l"/>
<output name="fcl_fdp_inst_sel_nop_s_l"/>
<output name="fcl_fdp_tinst_sel_curr_s_l"/>
<output name="fcl_fdp_tinst_sel_rb_s_l"/>
<output name="fcl_fdp_tinst_sel_old_s_l"/>
<output name="fcl_fdp_tinst_sel_ifq_s_l"/>
<output name="fcl_fdp_dmpthr_l"/>
<output name="fcl_fdp_ctxt_sel_dmp_bf_l"/>
<output name="fcl_fdp_ctxt_sel_sw_bf_l"/>
<output name="fcl_fdp_ctxt_sel_curr_bf_l"/>
<output name="fcl_fdp_rdsr_sel_pc_e_l"/>
<output name="fcl_fdp_rdsr_sel_thr_e_l"/>
<output name="fcl_fdp_rdsr_sel_ver_e_l"/>
<output name="so"/>
<output name="ifu_reset_l"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sparc_ifu_ctr5"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="bw_u1_nand3_4x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="bw_u1_buf_20x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="bw_u1_aoi22_2x"/>
<instance name="bw_u1_aoi22_2x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="dff"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="bw_u1_buf_5x"/>
<instance name="bw_u1_buf_20x"/>
<instance name="bw_u1_muxi21_6x"/>
<instance name="bw_u1_inv_15x"/>
<instance name="bw_u1_buf_5x"/>
<instance name="bw_u1_nand2_4x"/>
<instance name="dff"/>
<instance name="bw_u1_aoi21_4x"/>
<instance name="bw_u1_nand2_10x"/>
<instance name="bw_u1_nand2_15x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_buf_20x"/>
<instance name="bw_u1_buf_20x"/>
<instance name="bw_u1_buf_20x"/>
<instance name="bw_u1_buf_20x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_inv_8x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sink"/>
<complexity cyclo1="33" cyclo2="33" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="32" />
<volume nNodes="2805" nStmts="2" nExprs="845" nInputs="100" nOutputs="135" nParams="0" nAlwaysClocks="4" nBAssign="4" nNBAssign="0" nWAssign="417" nOther="1533" />
</block>
<block name="sparc_ifu_fdp">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="const_maskid"/>
<input name="lsu_t0_pctxt_state"/>
<input name="lsu_t1_pctxt_state"/>
<input name="lsu_t2_pctxt_state"/>
<input name="lsu_t3_pctxt_state"/>
<input name="exu_ifu_brpc_e"/>
<input name="tlu_ifu_trappc_w2"/>
<input name="tlu_ifu_trapnpc_w2"/>
<input name="tlu_itlb_dmp_nctxt_g"/>
<input name="tlu_itlb_dmp_actxt_g"/>
<input name="tlu_itlb_tte_tag_w2"/>
<input name="dtu_fdp_thrconf_e"/>
<input name="icd_fdp_fetdata_s1"/>
<input name="icd_fdp_topdata_s1"/>
<input name="ifq_fdp_fill_inst"/>
<input name="fcl_fdp_oddwin_s"/>
<input name="fcl_fdp_pcoor_vec_f"/>
<input name="fcl_fdp_pcoor_f"/>
<input name="fcl_fdp_mask32b_f"/>
<input name="fcl_fdp_addr_mask_d"/>
<input name="fcl_fdp_tctxt_sel_prim"/>
<input name="fcl_fdp_usenir_sel_nir_s1"/>
<input name="fcl_fdp_rbinst_sel_inste_s"/>
<input name="fcl_fdp_thrtnpc_sel_tnpc_l"/>
<input name="fcl_fdp_thrtnpc_sel_npcw_l"/>
<input name="fcl_fdp_thrtnpc_sel_pcf_l"/>
<input name="fcl_fdp_thrtnpc_sel_old_l"/>
<input name="fcl_fdp_thr_s1_l"/>
<input name="fcl_fdp_next_thr_bf_l"/>
<input name="fcl_fdp_next_ctxt_bf_l"/>
<input name="fcl_fdp_thr_s2_l"/>
<input name="fcl_fdp_nirthr_s1_l"/>
<input name="fcl_fdp_tpcbf_sel_pcp4_bf_l"/>
<input name="fcl_fdp_tpcbf_sel_brpc_bf_l"/>
<input name="fcl_fdp_tpcbf_sel_trap_bf_l"/>
<input name="fcl_fdp_tpcbf_sel_old_bf_l"/>
<input name="fcl_fdp_pcbf_sel_swpc_bf_l"/>
<input name="fcl_fdp_pcbf_sel_nosw_bf_l"/>
<input name="fcl_fdp_pcbf_sel_br_bf_l"/>
<input name="fcl_fdp_trrbpc_sel_trap_bf_l"/>
<input name="fcl_fdp_trrbpc_sel_rb_bf_l"/>
<input name="fcl_fdp_trrbpc_sel_err_bf_l"/>
<input name="fcl_fdp_trrbpc_sel_pcs_bf_l"/>
<input name="fcl_fdp_noswpc_sel_tnpc_l_bf"/>
<input name="fcl_fdp_noswpc_sel_old_l_bf"/>
<input name="fcl_fdp_noswpc_sel_inc_l_bf"/>
<input name="fcl_fdp_nextpcs_sel_pce_f_l"/>
<input name="fcl_fdp_nextpcs_sel_pcd_f_l"/>
<input name="fcl_fdp_nextpcs_sel_pcs_f_l"/>
<input name="fcl_fdp_nextpcs_sel_pcf_f_l"/>
<input name="fcl_fdp_rdsr_sel_pc_e_l"/>
<input name="fcl_fdp_rdsr_sel_ver_e_l"/>
<input name="fcl_fdp_rdsr_sel_thr_e_l"/>
<input name="fcl_fdp_inst_sel_curr_s_l"/>
<input name="fcl_fdp_inst_sel_switch_s_l"/>
<input name="fcl_fdp_inst_sel_nir_s_l"/>
<input name="fcl_fdp_inst_sel_nop_s_l"/>
<input name="fcl_fdp_tinst_sel_curr_s_l"/>
<input name="fcl_fdp_tinst_sel_rb_s_l"/>
<input name="fcl_fdp_tinst_sel_old_s_l"/>
<input name="fcl_fdp_tinst_sel_ifq_s_l"/>
<input name="fcl_fdp_dmpthr_l"/>
<input name="fcl_fdp_ctxt_sel_dmp_bf_l"/>
<input name="fcl_fdp_ctxt_sel_sw_bf_l"/>
<input name="fcl_fdp_ctxt_sel_curr_bf_l"/>
<output name="so"/>
<output name="fdp_itlb_ctxt_bf"/>
<output name="fdp_icd_vaddr_bf"/>
<output name="fdp_icv_index_bf"/>
<output name="fdp_erb_pc_f"/>
<output name="fdp_dtu_inst_s"/>
<output name="ifu_exu_pc_d"/>
<output name="ifu_exu_rs1_s"/>
<output name="ifu_exu_rs2_s"/>
<output name="ifu_exu_rs3_s"/>
<output name="ifu_tlu_pc_m"/>
<output name="ifu_tlu_npc_m"/>
<output name="ifu_tlu_pc_oor_e"/>
<output name="ifu_exu_pcver_e"/>
<output name="fdp_fcl_swc_s2"/>
<output name="fdp_fcl_pc_oor_vec_f"/>
<output name="fdp_fcl_pc_oor_e"/>
<output name="fdp_fcl_op_s"/>
<output name="fdp_fcl_op3_s"/>
<output name="fdp_fcl_ibit_s"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux3ds"/>
<instance name="dp_mux3ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux3ds"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux3ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sparc_ifu_incr46"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux4ds"/>
<instance name="dp_buffer"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="bw_u1_ckenbuf_6x"/>
<instance name="dff"/>
<instance name="bw_u1_ckenbuf_6x"/>
<instance name="dff"/>
<instance name="bw_u1_ckenbuf_6x"/>
<instance name="dff"/>
<instance name="bw_u1_ckenbuf_6x"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1327" nStmts="0" nExprs="533" nInputs="68" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="33" nOther="761" />
</block>
<block name="sparc_ifu_ifqctl">
<input name="ifd_ifc_milhit_s"/>
<input name="ifd_ifc_instoffset0"/>
<input name="ifd_ifc_instoffset1"/>
<input name="ifd_ifc_instoffset2"/>
<input name="ifd_ifc_instoffset3"/>
<input name="ifd_ifc_cpxvalid_i1"/>
<input name="ifd_ifc_cpxreq_i1"/>
<input name="ifd_ifc_cpxreq_nxt"/>
<input name="ifd_ifc_cpxthr_nxt"/>
<input name="ifd_ifc_cpxvld_i2"/>
<input name="ifd_ifc_iobpkt_i2"/>
<input name="ifd_ifc_4bpkt_i2"/>
<input name="ifd_ifc_cpxnc_i2"/>
<input name="ifd_ifc_fwd2ic_i2"/>
<input name="ifd_ifc_cpxce_i2"/>
<input name="ifd_ifc_cpxue_i2"/>
<input name="ifd_ifc_cpxms_i2"/>
<input name="ifd_ifc_miladdr4_i2"/>
<input name="ifd_ifc_asiaddr_i2"/>
<input name="ifd_ifc_asi_vachklo_i2"/>
<input name="ifd_ifc_destid0"/>
<input name="ifd_ifc_destid1"/>
<input name="ifd_ifc_destid2"/>
<input name="ifd_ifc_destid3"/>
<input name="ifd_ifc_newdestid_s"/>
<input name="ifd_ifc_pcxline_d"/>
<input name="inv_ifc_inv_pending"/>
<input name="fcl_ifq_icmiss_s1"/>
<input name="fcl_ifq_rdreq_s1"/>
<input name="fcl_ifq_thr_s1"/>
<input name="fcl_ifq_canthr"/>
<input name="fcl_ifq_grant_bf"/>
<input name="dtu_ifq_kill_latest_d"/>
<input name="erb_ifq_ifeterr_d1"/>
<input name="erb_ifq_itlberr_s1"/>
<input name="lsu_ifu_pcxpkt_ack_d"/>
<input name="lsu_ifu_direct_map_l1"/>
<input name="lsu_ifu_asi_vld"/>
<input name="lsu_ifu_asi_state"/>
<input name="lsu_ifu_asi_load"/>
<input name="lsu_ifu_asi_thrid"/>
<input name="fcl_ifq_icache_en_s_l"/>
<input name="mbist_ifq_run_bist"/>
<input name="mbist_icache_write"/>
<input name="mbist_icache_read"/>
<input name="ctu_sscan_tid"/>
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="gdbginit_l"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="rst_tri_en"/>
<input name="sehold"/>
<output name="ifu_lsu_inv_clear"/>
<output name="ifu_lsu_ibuf_busy"/>
<output name="ifu_lsu_asi_ack"/>
<output name="ifu_lsu_ldxa_illgl_va_w2"/>
<output name="ifu_lsu_fwd_wr_ack"/>
<output name="ifu_lsu_pcxreq_d"/>
<output name="ifu_lsu_destid_s"/>
<output name="ifu_tlu_l2imiss"/>
<output name="ifq_fcl_stallreq"/>
<output name="ifq_swl_stallreq"/>
<output name="ifq_fcl_flush_sonly_e"/>
<output name="ifq_fcl_wrreq_bf"/>
<output name="ifq_fcl_rdreq_bf"/>
<output name="ifq_fcl_icd_wrreq_bf"/>
<output name="ifq_fcl_ictv_wrreq_bf"/>
<output name="ifq_erb_fwdrd_bf"/>
<output name="ifq_erb_rdtag_f"/>
<output name="ifq_erb_rdinst_f"/>
<output name="ifq_erb_asi_erren_i2"/>
<output name="ifq_erb_asi_errstat_i2"/>
<output name="ifq_erb_asi_errinj_i2"/>
<output name="ifq_erb_asi_erraddr_i2"/>
<output name="ifq_erb_asi_imask_i2"/>
<output name="ifq_erb_asiwr_i2"/>
<output name="ifq_fcl_asird_bf"/>
<output name="ifq_fcl_asi_tid_bf"/>
<output name="ifq_erb_ue_rep"/>
<output name="ifq_erb_ce_rep"/>
<output name="ifq_erb_l2_ue"/>
<output name="ifq_erb_io_ue"/>
<output name="ifq_erb_ifet_ce"/>
<output name="ifq_erb_l2err_tid"/>
<output name="ifq_icv_wrdata_bf"/>
<output name="ifq_icd_worden_bf"/>
<output name="ifq_fcl_fill_thr"/>
<output name="ifq_dtu_thrrdy"/>
<output name="ifq_dtu_pred_rdy"/>
<output name="ifc_ifd_filladdr4_i2"/>
<output name="ifc_ifd_reqvalid_e"/>
<output name="ifc_ifd_idx_sel_fwd_i2"/>
<output name="ifc_ifd_errinv_e"/>
<output name="ifc_ifd_uncached_e"/>
<output name="ifc_ifd_thrid_e"/>
<output name="ifc_ifd_pcxline_adj_d"/>
<output name="ifc_inv_asireq_i2"/>
<output name="ifc_ifd_repway_s"/>
<output name="ifq_sscan_data"/>
<output name="ifc_ifd_milfill_sel_i2_l"/>
<output name="ifc_ifd_finst_sel_l"/>
<output name="ifc_ifd_milreq_sel_d_l"/>
<output name="ifc_ifd_ifqbyp_sel_fwd_l"/>
<output name="ifc_ifd_ifqbyp_sel_inq_l"/>
<output name="ifc_ifd_ifqbyp_sel_asi_l"/>
<output name="ifc_ifd_ifqbyp_sel_lsu_l"/>
<output name="ifc_ifd_ifqbyp_en_l"/>
<output name="ifc_ifd_addr_sel_bist_i2_l"/>
<output name="ifc_ifd_addr_sel_asi_i2_l"/>
<output name="ifc_ifd_addr_sel_old_i2_l"/>
<output name="ifc_ifd_addr_sel_fill_i2_l"/>
<output name="ifq_icd_data_sel_bist_i2"/>
<output name="ifq_icd_data_sel_fill_i2"/>
<output name="ifq_icd_data_sel_old_i2"/>
<output name="ifc_ifd_ldmil_sel_new"/>
<output name="ifc_ifd_ld_inq_i1"/>
<output name="ifc_inv_ifqadv_i2"/>
<output name="so"/>
<instance name="dffrl_async"/>
<instance name="sparc_ifu_milfsm"/>
<instance name="sparc_ifu_milfsm"/>
<instance name="sparc_ifu_milfsm"/>
<instance name="sparc_ifu_milfsm"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="bw_u1_inv_10x"/>
<instance name="bw_u1_inv_20x"/>
<instance name="dffr"/>
<instance name="sparc_ifu_ctr5"/>
<instance name="bw_u1_nand2_2x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sparc_ifu_lfsr5"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sparc_ifu_rndrob"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<complexity cyclo1="24" cyclo2="24" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="23" />
<volume nNodes="1525" nStmts="0" nExprs="497" nInputs="54" nOutputs="66" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="201" nOther="827" />
</block>
<block name="sparc_ifu_ifqdp">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="lsu_ifu_cpxpkt_i1"/>
<input name="lsu_ifu_asi_addr"/>
<input name="lsu_ifu_stxa_data"/>
<input name="itlb_ifq_paddr_s"/>
<input name="fdp_ifq_paddr_f"/>
<input name="ifc_ifd_reqvalid_e"/>
<input name="ifc_ifd_filladdr4_i2"/>
<input name="ifc_ifd_repway_s"/>
<input name="ifc_ifd_uncached_e"/>
<input name="ifc_ifd_thrid_e"/>
<input name="ifc_ifd_pcxline_adj_d"/>
<input name="ifc_ifd_errinv_e"/>
<input name="ifc_ifd_ldmil_sel_new"/>
<input name="ifc_ifd_ld_inq_i1"/>
<input name="ifc_ifd_idx_sel_fwd_i2"/>
<input name="ifc_ifd_milreq_sel_d_l"/>
<input name="ifc_ifd_milfill_sel_i2_l"/>
<input name="ifc_ifd_finst_sel_l"/>
<input name="ifc_ifd_ifqbyp_sel_fwd_l"/>
<input name="ifc_ifd_ifqbyp_sel_inq_l"/>
<input name="ifc_ifd_ifqbyp_sel_asi_l"/>
<input name="ifc_ifd_ifqbyp_sel_lsu_l"/>
<input name="ifc_ifd_ifqbyp_en_l"/>
<input name="ifc_ifd_addr_sel_bist_i2_l"/>
<input name="ifc_ifd_addr_sel_asi_i2_l"/>
<input name="ifc_ifd_addr_sel_old_i2_l"/>
<input name="ifc_ifd_addr_sel_fill_i2_l"/>
<input name="mbist_icache_way"/>
<input name="mbist_icache_word"/>
<input name="mbist_icache_index"/>
<output name="so"/>
<output name="ifu_lsu_pcxpkt_e"/>
<output name="ifq_fdp_fill_inst"/>
<output name="ifq_erb_asidata_i2"/>
<output name="ifd_inv_ifqop_i2"/>
<output name="ifq_icd_index_bf"/>
<output name="ifq_icd_wrdata_i2"/>
<output name="ifq_ict_wrtag_f"/>
<output name="ifq_erb_wrindex_f"/>
<output name="ifq_icd_wrway_bf"/>
<output name="ifd_ifc_milhit_s"/>
<output name="ifd_ifc_instoffset0"/>
<output name="ifd_ifc_instoffset1"/>
<output name="ifd_ifc_instoffset2"/>
<output name="ifd_ifc_instoffset3"/>
<output name="ifd_ifc_cpxthr_nxt"/>
<output name="ifd_ifc_cpxreq_nxt"/>
<output name="ifd_ifc_cpxreq_i1"/>
<output name="ifd_ifc_destid0"/>
<output name="ifd_ifc_destid1"/>
<output name="ifd_ifc_destid2"/>
<output name="ifd_ifc_destid3"/>
<output name="ifd_ifc_newdestid_s"/>
<output name="ifd_ifc_pcxline_d"/>
<output name="ifd_ifc_asi_vachklo_i2"/>
<output name="ifd_ifc_cpxvld_i2"/>
<output name="ifd_ifc_asiaddr_i2"/>
<output name="ifd_ifc_iobpkt_i2"/>
<output name="ifd_ifc_fwd2ic_i2"/>
<output name="ifd_ifc_4bpkt_i2"/>
<output name="ifd_ifc_cpxnc_i2"/>
<output name="ifd_ifc_cpxce_i2"/>
<output name="ifd_ifc_cpxue_i2"/>
<output name="ifd_ifc_cpxms_i2"/>
<output name="ifd_ifc_miladdr4_i2"/>
<output name="ifd_inv_wrway_i2"/>
<instance name="dff"/>
<instance name="sparc_ifu_cmp35"/>
<instance name="sparc_ifu_cmp35"/>
<instance name="sparc_ifu_cmp35"/>
<instance name="sparc_ifu_cmp35"/>
<instance name="sparc_ifu_par32"/>
<instance name="bw_u1_ckenbuf_6x"/>
<instance name="bw_u1_ckenbuf_6x"/>
<instance name="bw_u1_ckenbuf_6x"/>
<instance name="bw_u1_ckenbuf_6x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="bw_u1_ckenbuf_6x"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="bw_u1_ckenbuf_6x"/>
<instance name="dff"/>
<instance name="sparc_ifu_swpla"/>
<instance name="sparc_ifu_swpla"/>
<instance name="sparc_ifu_swpla"/>
<instance name="sparc_ifu_swpla"/>
<instance name="sparc_ifu_par32"/>
<instance name="sparc_ifu_par32"/>
<instance name="sparc_ifu_par32"/>
<instance name="sparc_ifu_par32"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="sink"/>
<instance name="sink"/>
<instance name="sink"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="532" nStmts="0" nExprs="172" nInputs="33" nOutputs="36" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="303" />
</block>
<block name="sparc_ifu_imd">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="fdp_dtu_inst_s"/>
<input name="fcl_imd_oddwin_d"/>
<input name="dcl_imd_immdata_sel_simm13_d_l"/>
<input name="dcl_imd_immdata_sel_movcc_d_l"/>
<input name="dcl_imd_immdata_sel_sethi_d_l"/>
<input name="dcl_imd_immdata_sel_movr_d_l"/>
<input name="dcl_imd_broff_sel_call_d_l"/>
<input name="dcl_imd_broff_sel_br_d_l"/>
<input name="dcl_imd_broff_sel_bcc_d_l"/>
<input name="dcl_imd_broff_sel_bpcc_d_l"/>
<input name="dcl_imd_immbr_sel_br_d"/>
<input name="dcl_imd_call_inst_d"/>
<output name="ifu_exu_imm_data_d"/>
<output name="dtu_inst_d"/>
<output name="ifu_exu_rd_d"/>
<output name="ifu_lsu_rd_e"/>
<output name="ifu_lsu_imm_asi_d"/>
<output name="ifu_tlu_imm_asi_d"/>
<output name="ifu_lsu_imm_asi_vld_d"/>
<output name="ifu_tlu_sraddr_d"/>
<output name="ifu_tlu_sraddr_d_v2"/>
<output name="imd_dcl_brcond_d"/>
<output name="imd_dcl_mvcond_d"/>
<output name="imd_dcl_abit_d"/>
<output name="so"/>
<output name="ifu_ffu_frs1_d"/>
<output name="ifu_ffu_frs2_d"/>
<output name="ifu_ffu_frd_d"/>
<output name="ifu_ffu_fpopcode_d"/>
<output name="ifu_ffu_fcc_num_d"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="161" nStmts="0" nExprs="45" nInputs="15" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="24" nOther="92" />
</block>
<block name="sparc_ifu_incr46">
<input name="a"/>
<output name="a_inc"/>
<output name="ofl"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="9" nStmts="0" nExprs="0" nInputs="1" nOutputs="2" nParams="0" nAlwaysClocks="1" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="6" />
</block>
<block name="sparc_ifu_invctl">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="const_cpuid"/>
<input name="mbist_icache_write"/>
<input name="lsu_ifu_ld_icache_index"/>
<input name="lsu_ifu_ld_pcxpkt_vld"/>
<input name="lsu_ifu_ld_pcxpkt_tid"/>
<input name="ifc_inv_ifqadv_i2"/>
<input name="ifc_inv_asireq_i2"/>
<input name="ifq_icd_index_bf"/>
<input name="ifd_inv_ifqop_i2"/>
<input name="ifd_inv_wrway_i2"/>
<output name="so"/>
<output name="inv_ifc_inv_pending"/>
<output name="ifq_icv_wrindex_bf"/>
<output name="ifq_icv_wren_bf"/>
<output name="ifq_ict_dec_wrway_bf"/>
<output name="ifq_fcl_invreq_bf"/>
<output name="ifq_erb_asiway_f"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux3ds"/>
<instance name="sink"/>
<complexity cyclo1="21" cyclo2="21" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="20" />
<volume nNodes="423" nStmts="0" nExprs="146" nInputs="13" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="74" nOther="203" />
</block>
<block name="sparc_ifu_lfsr5">
<input name="advance"/>
<input name="clk"/>
<input name="se"/>
<input name="si"/>
<input name="so"/>
<input name="reset"/>
<output name="out"/>
<instance name="dff"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="38" nStmts="2" nExprs="7" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="3" nBAssign="7" nNBAssign="0" nWAssign="1" nOther="18" />
</block>
<block name="sparc_ifu_lru4">
<input name="clk"/>
<input name="reset"/>
<input name="se"/>
<input name="si"/>
<input name="recent_vec"/>
<input name="load_recent"/>
<input name="req_vec"/>
<input name="spec_vec"/>
<input name="use_spec"/>
<output name="grant_vec"/>
<output name="so"/>
<instance name="dp_buffer"/>
<instance name="dp_buffer"/>
<instance name="dp_buffer"/>
<instance name="dp_buffer"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="184" nStmts="0" nExprs="57" nInputs="9" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="37" nOther="90" />
</block>
<block name="sparc_ifu_mbist">
<input name="rclk"/>
<input name="mbist_si"/>
<input name="mbist_se"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="mbist_start"/>
<input name="mbist_userdata_mode"/>
<input name="mbist_bisi_mode"/>
<input name="mbist_loop_mode"/>
<input name="mbist_loop_on_address"/>
<input name="mbist_stop_on_fail"/>
<input name="mbist_stop_on_next_fail"/>
<input name="mbist_dcache_data_in"/>
<input name="mbist_icache_data_in"/>
<output name="mbist_dcache_read"/>
<output name="mbist_dcache_write"/>
<output name="mbist_dcache_word"/>
<output name="mbist_dcache_index"/>
<output name="mbist_dcache_way"/>
<output name="mbist_icache_read"/>
<output name="mbist_icache_write"/>
<output name="mbist_icache_index"/>
<output name="mbist_icache_word"/>
<output name="mbist_icache_way"/>
<output name="mbist_ifq_run_bist"/>
<output name="mbist_icache_wdata"/>
<output name="mbist_dcache_wdata"/>
<output name="mbist_done"/>
<output name="mbist_dcache_fail"/>
<output name="mbist_icache_fail"/>
<output name="mbist_so"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="37" cyclo2="37" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="36" />
<volume nNodes="529" nStmts="0" nExprs="155" nInputs="14" nOutputs="17" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="94" nOther="280" />
</block>
<block name="sparc_ifu_milfsm">
<input name="ifc_fsm_can_thisthr"/>
<input name="ifc_fsm_fill_thisthr_i2"/>
<input name="ifc_fsm_wr_complete_f"/>
<input name="ifqadv_i2"/>
<input name="ifd_ifc_4bpkt_i2"/>
<input name="fcl_ifq_thr_s1"/>
<input name="ifc_fsm_imiss_thisthr_s"/>
<input name="ifc_fsm_milhit_s"/>
<input name="ifc_fsm_hiton_thismil_s"/>
<input name="ifc_fsm_pcxaccept_thisthr"/>
<input name="ifc_fsm_miladdr4"/>
<input name="clk"/>
<input name="se"/>
<input name="si"/>
<input name="reset"/>
<input name="ifc_fsm_err_thisthr"/>
<output name="so"/>
<output name="fsm_ifc_errreq"/>
<output name="fsm_ifc_wrt_tir"/>
<output name="fsm_ifc_comp_valid"/>
<output name="fsm_ifc_mil_valid"/>
<output name="fsm_ifc_mil_cancel"/>
<output name="fsm_ifc_thr_ready"/>
<output name="fsm_ifc_pred_rdy"/>
<output name="fsm_ifc_pcxreq"/>
<output name="fsm_ifc_addrbit4_i2"/>
<output name="fsm_ifc_milchld"/>
<output name="fsm_ifc_milstate"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<complexity cyclo1="17" cyclo2="12" nCaseStmts="1" nCaseItems="6" nLoops="0" nIfStmts="10" />
<volume nNodes="182" nStmts="11" nExprs="44" nInputs="16" nOutputs="12" nParams="0" nAlwaysClocks="10" nBAssign="16" nNBAssign="0" nWAssign="19" nOther="82" />
</block>
<block name="sparc_ifu_par16">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sparc_ifu_par32">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sparc_ifu_par34">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="sparc_ifu_rndrob">
<input name="clk"/>
<input name="reset"/>
<input name="se"/>
<input name="si"/>
<input name="req_vec"/>
<input name="advance"/>
<input name="rst_tri_enable"/>
<output name="grant_vec"/>
<output name="so"/>
<instance name="dff"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="32" nStmts="0" nExprs="5" nInputs="7" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="18" />
</block>
<block name="sparc_ifu_sscan">
<input name="ctu_sscan_snap"/>
<input name="ctu_sscan_se"/>
<input name="ctu_tck"/>
<input name="si"/>
<input name="se"/>
<input name="swl_sscan_thrstate"/>
<input name="ifq_sscan_test_data"/>
<input name="lsu_sscan_test_data"/>
<input name="tlu_sscan_test_data"/>
<input name="rclk"/>
<output name="sparc_sscan_so"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="sink"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="61" nStmts="0" nExprs="18" nInputs="10" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="41" />
</block>
<block name="sparc_ifu_swl">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="gdbginit_l"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="ctu_sscan_tid"/>
<input name="ifq_dtu_thrrdy"/>
<input name="ifq_dtu_pred_rdy"/>
<input name="ifu_tlu_inst_vld_w"/>
<input name="ifu_tlu_ttype_vld_m"/>
<input name="fcl_dtu_hprivmode_d"/>
<input name="fcl_dtu_hprivmode_w2"/>
<input name="tlu_ifu_flush_pipe_w"/>
<input name="fcl_swl_flush_w"/>
<input name="fcl_dtu_sync_intr_d"/>
<input name="fcl_dtu_nuke_thr_w"/>
<input name="fcl_dtu_rst_thr_w"/>
<input name="fcl_dtu_resum_thr_w"/>
<input name="fcl_dtu_thr_f"/>
<input name="tlu_hpstate_ibe"/>
<input name="lsu_ifu_ldsta_internal_e"/>
<input name="tlu_ifu_trappc_vld_w1"/>
<input name="dec_swl_ll_done_d"/>
<input name="dec_swl_br_done_d"/>
<input name="dec_swl_rdsr_sel_thr_d"/>
<input name="dec_swl_std_inst_d"/>
<input name="dec_swl_sta_inst_e"/>
<input name="wsr_fixed_inst_w"/>
<input name="dec_swl_ld_inst_d"/>
<input name="dec_swl_mul_inst_d"/>
<input name="dec_swl_div_inst_d"/>
<input name="dec_swl_fpop_d"/>
<input name="dec_swl_allfp_d"/>
<input name="dec_swl_frf_upper_d"/>
<input name="dec_swl_frf_lower_d"/>
<input name="dec_swl_wrtfprs_w"/>
<input name="dcl_swl_tcc_done_m"/>
<input name="exu_ifu_longop_done_g"/>
<input name="exu_ifu_spill_e"/>
<input name="lsu_ifu_ldst_cmplt"/>
<input name="lsu_ifu_dc_parity_error_w2"/>
<input name="lsu_ifu_stbcnt0"/>
<input name="lsu_ifu_stbcnt1"/>
<input name="lsu_ifu_stbcnt2"/>
<input name="lsu_ifu_stbcnt3"/>
<input name="lsu_ifu_quad_asi_e"/>
<input name="ffu_ifu_fpop_done_w2"/>
<input name="ffu_ifu_tid_w2"/>
<input name="ffu_ifu_fst_ce_w"/>
<input name="tlu_ifu_trap_tid_w1"/>
<input name="tlu_ifu_pstate_pef"/>
<input name="lsu_ifu_ldst_miss_g"/>
<input name="fcl_swl_int_activate_i3"/>
<input name="fcl_swl_flush_wake_w"/>
<input name="ifq_swl_stallreq"/>
<input name="fcl_dtu_stall_bf"/>
<input name="fcl_swl_swout_f"/>
<input name="fcl_swl_swcvld_s"/>
<input name="fdp_fcl_swc_s2"/>
<input name="fcl_ifq_icmiss_s1"/>
<input name="fcl_dtu_inst_vld_e"/>
<input name="fcl_dtu_intr_vld_e"/>
<input name="fcl_dtu_inst_vld_d"/>
<input name="erb_dtu_ifeterr_d1"/>
<input name="dtu_inst_anull_e"/>
<input name="const_cpuid"/>
<input name="thr_config_in_m"/>
<input name="dec_swl_wrt_tcr_w"/>
<input name="dec_swl_st_inst_d"/>
<input name="extra_longlat_compl"/>
<output name="swl_sscan_thrstate"/>
<output name="so"/>
<output name="dtu_reset"/>
<output name="swl_dec_mulbusy_e"/>
<output name="swl_dec_divbusy_e"/>
<output name="swl_dec_fpbusy_e"/>
<output name="swl_dec_fp_enable_d"/>
<output name="swl_dec_ibe_e"/>
<output name="dtu_fcl_ntr_s"/>
<output name="dtu_fcl_running_s"/>
<output name="dtu_fcl_rollback_g"/>
<output name="dtu_fcl_retract_d"/>
<output name="dtu_fcl_thr_active"/>
<output name="dtu_fcl_nextthr_bf"/>
<output name="swl_dcl_thr_d"/>
<output name="swl_dcl_thr_w2"/>
<output name="dtu_fdp_thrconf_e"/>
<instance name="dffrl_async"/>
<instance name="sparc_ifu_thrcmpl"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sparc_ifu_thrfsm"/>
<instance name="sparc_ifu_thrfsm"/>
<instance name="sparc_ifu_thrfsm"/>
<instance name="sparc_ifu_thrfsm"/>
<instance name="sparc_ifu_lru4"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="sink"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="1538" nStmts="0" nExprs="530" nInputs="71" nOutputs="17" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="171" nOther="837" />
</block>
<block name="sparc_ifu_swpla">
<input name="in"/>
<output name="out"/>
<instance name="sink"/>
<complexity cyclo1="15" cyclo2="15" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="14" />
<volume nNodes="54" nStmts="14" nExprs="16" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="15" nNBAssign="0" nWAssign="0" nOther="8" />
</block>
<block name="sparc_ifu_thrcmpl">
<input name="clk"/>
<input name="se"/>
<input name="si"/>
<input name="reset"/>
<input name="fcl_ifq_icmiss_s1"/>
<input name="erb_dtu_ifeterr_d1"/>
<input name="sw_cond_s"/>
<input name="en_spec_g"/>
<input name="atr_s"/>
<input name="dtu_fcl_thr_active"/>
<input name="ifq_dtu_thrrdy"/>
<input name="ifq_dtu_pred_rdy"/>
<input name="exu_lop_done"/>
<input name="branch_done_d"/>
<input name="fixedop_done"/>
<input name="ldmiss"/>
<input name="spec_ld_d"/>
<input name="trap"/>
<input name="retr_thr_wakeup"/>
<input name="flush_wake_w2"/>
<input name="ldhit_thr"/>
<input name="spec_ld_g"/>
<input name="clear_wmo_e"/>
<input name="wm_stbwait"/>
<input name="stb_retry"/>
<input name="rst_thread"/>
<input name="trap_thrrdy"/>
<input name="thr_s2"/>
<input name="thr_e"/>
<input name="thr_s1"/>
<input name="fp_thrrdy"/>
<input name="lsu_ifu_ldst_cmplt"/>
<input name="sta_done_e"/>
<input name="killed_inst_done_e"/>
<output name="completion"/>
<output name="wm_imiss"/>
<output name="wm_other"/>
<instance name="dffr"/>
<instance name="dffr"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="79" nStmts="0" nExprs="12" nInputs="34" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="11" nOther="56" />
</block>
<block name="sparc_ifu_thrfsm">
<input name="completion"/>
<input name="schedule"/>
<input name="spec_ld"/>
<input name="ldhit"/>
<input name="stall"/>
<input name="int_activate"/>
<input name="halt_thread"/>
<input name="start_thread"/>
<input name="nuke_thread"/>
<input name="thaw_thread"/>
<input name="rst_thread"/>
<input name="switch_out"/>
<input name="sw_cond"/>
<input name="clk"/>
<input name="se"/>
<input name="si"/>
<input name="reset"/>
<output name="so"/>
<output name="thr_state"/>
<instance name="dffr"/>
<complexity cyclo1="33" cyclo2="26" nCaseStmts="1" nCaseItems="8" nLoops="0" nIfStmts="24" />
<volume nNodes="152" nStmts="26" nExprs="39" nInputs="17" nOutputs="2" nParams="0" nAlwaysClocks="14" nBAssign="32" nNBAssign="0" nWAssign="0" nOther="41" />
</block>
<block name="sparc_ifu_wseldp">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="icd_wsel_fetdata_s1"/>
<input name="icd_wsel_topdata_s1"/>
<input name="itlb_wsel_waysel_s1"/>
<input name="ifq_erb_asiway_f"/>
<output name="wsel_fdp_fetdata_s1"/>
<output name="wsel_fdp_topdata_s1"/>
<output name="wsel_mbist_icache_data"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="78" nStmts="0" nExprs="25" nInputs="7" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="11" nOther="42" />
</block>
<block name="lsu">
<input name="arst_l"/>
<input name="bist_ctl_reg_out"/>
<input name="clk"/>
<input name="const_cpuid"/>
<input name="ctu_sscan_tid"/>
<input name="efc_spc_dfuse_ashift"/>
<input name="efc_spc_dfuse_data"/>
<input name="efc_spc_dfuse_dshift"/>
<input name="efc_spc_fuse_clk1"/>
<input name="efc_spc_fuse_clk2"/>
<input name="exu_lsu_rs2_data_e"/>
<input name="exu_lsu_rs3_data_e"/>
<input name="exu_tlu_misalign_addr_jmpl_rtn_m"/>
<input name="exu_tlu_va_oor_m"/>
<input name="ffu_lsu_blk_st_e"/>
<input name="ffu_lsu_blk_st_va_e"/>
<input name="ffu_lsu_fpop_rq_vld"/>
<input name="ffu_lsu_kill_fst_w"/>
<input name="gdbginit_l"/>
<input name="grst_l"/>
<input name="ifu_lsu_alt_space_d"/>
<input name="ifu_lsu_alt_space_e"/>
<input name="ifu_lsu_asi_ack"/>
<input name="ifu_lsu_asi_rd_unc"/>
<input name="ifu_lsu_casa_e"/>
<input name="ifu_lsu_destid_s"/>
<input name="ifu_lsu_fwd_data_vld"/>
<input name="ifu_lsu_fwd_wr_ack"/>
<input name="ifu_lsu_ibuf_busy"/>
<input name="ifu_lsu_imm_asi_d"/>
<input name="ifu_lsu_imm_asi_vld_d"/>
<input name="ifu_lsu_inv_clear"/>
<input name="ifu_lsu_ld_inst_e"/>
<input name="ifu_lsu_ldst_dbl_e"/>
<input name="ifu_lsu_ldst_fp_e"/>
<input name="ifu_lsu_ldst_size_e"/>
<input name="ifu_lsu_ldstub_e"/>
<input name="ifu_lsu_ldxa_data_vld_w2"/>
<input name="ifu_lsu_ldxa_data_w2"/>
<input name="ifu_lsu_ldxa_illgl_va_w2"/>
<input name="ifu_lsu_ldxa_tid_w2"/>
<input name="ifu_lsu_memref_d"/>
<input name="ifu_lsu_nceen"/>
<input name="ifu_lsu_pcxpkt_e"/>
<input name="ifu_lsu_pcxreq_d"/>
<input name="ifu_lsu_pref_inst_e"/>
<input name="ifu_lsu_rd_e"/>
<input name="ifu_lsu_sign_ext_e"/>
<input name="ifu_lsu_st_inst_e"/>
<input name="ifu_lsu_swap_e"/>
<input name="ifu_lsu_thrid_s"/>
<input name="ifu_tlu_flsh_inst_e"/>
<input name="ifu_tlu_flush_m"/>
<input name="ifu_tlu_inst_vld_m"/>
<input name="ifu_tlu_mb_inst_e"/>
<input name="ifu_tlu_sraddr_d"/>
<input name="ifu_tlu_thrid_e"/>
<input name="ifu_tlu_wsr_inst_d"/>
<input name="mbist_dcache_index"/>
<input name="mbist_dcache_read"/>
<input name="mbist_dcache_way"/>
<input name="mbist_dcache_word"/>
<input name="mbist_dcache_write"/>
<input name="mbist_write_data"/>
<input name="mem_write_disable"/>
<input name="mux_drive_disable"/>
<input name="pcx_spc_grant_px"/>
<input name="se"/>
<input name="sehold"/>
<input name="spu_lsu_int_w2"/>
<input name="spu_lsu_ldxa_data_vld_w2"/>
<input name="spu_lsu_ldxa_data_w2"/>
<input name="spu_lsu_ldxa_illgl_va_w2"/>
<input name="spu_lsu_ldxa_tid_w2"/>
<input name="spu_lsu_stxa_ack"/>
<input name="spu_lsu_stxa_ack_tid"/>
<input name="spu_lsu_unc_error_w2"/>
<input name="testmode_l"/>
<input name="tlu_dsfsr_flt_vld"/>
<input name="tlu_dtlb_data_rd_g"/>
<input name="tlu_dtlb_dmp_actxt_g"/>
<input name="tlu_dtlb_dmp_all_g"/>
<input name="tlu_dtlb_dmp_nctxt_g"/>
<input name="tlu_dtlb_dmp_pctxt_g"/>
<input name="tlu_dtlb_dmp_sctxt_g"/>
<input name="tlu_dtlb_dmp_vld_g"/>
<input name="tlu_dtlb_invalidate_all_g"/>
<input name="tlu_dtlb_rw_index_g"/>
<input name="tlu_dtlb_rw_index_vld_g"/>
<input name="tlu_dtlb_tag_rd_g"/>
<input name="tlu_dtlb_tte_data_w2"/>
<input name="tlu_dtlb_tte_tag_w2"/>
<input name="tlu_early_flush_pipe2_w"/>
<input name="tlu_early_flush_pipe_w"/>
<input name="tlu_exu_early_flush_pipe_w"/>
<input name="tlu_idtlb_dmp_key_g"/>
<input name="tlu_idtlb_dmp_thrid_g"/>
<input name="tlu_lsu_asi_m"/>
<input name="tlu_lsu_asi_update_m"/>
<input name="tlu_lsu_hpstate_en"/>
<input name="tlu_lsu_hpv_priv"/>
<input name="tlu_lsu_int_ld_ill_va_w2"/>
<input name="tlu_lsu_int_ldxa_data_w2"/>
<input name="tlu_lsu_int_ldxa_vld_w2"/>
<input name="tlu_lsu_ldxa_async_data_vld"/>
<input name="tlu_lsu_ldxa_tid_w2"/>
<input name="tlu_lsu_pcxpkt"/>
<input name="tlu_lsu_priv_trap_m"/>
<input name="tlu_lsu_pstate_am"/>
<input name="tlu_lsu_pstate_cle"/>
<input name="tlu_lsu_pstate_priv"/>
<input name="tlu_lsu_redmode"/>
<input name="tlu_lsu_redmode_rst_d1"/>
<input name="tlu_lsu_stxa_ack"/>
<input name="tlu_lsu_stxa_ack_tid"/>
<input name="tlu_lsu_tid_m"/>
<input name="tlu_lsu_tl_zero"/>
<input name="cpx_spc_data_cx"/>
<input name="spu_lsu_ldst_pckt"/>
<input name="exu_lsu_ldst_va_e"/>
<input name="exu_lsu_early_va_e"/>
<input name="ffu_lsu_data"/>
<input name="si0"/>
<input name="si1"/>
<input name="short_si1"/>
<input name="short_si0"/>
<input name="exu_tlu_wsr_data_m"/>
<output name="bist_ctl_reg_in"/>
<output name="bist_ctl_reg_wr_en"/>
<output name="ifu_tlu_flush_fd2_w"/>
<output name="ifu_tlu_flush_fd3_w"/>
<output name="ifu_tlu_flush_fd_w"/>
<output name="lsu_asi_reg0"/>
<output name="lsu_asi_reg1"/>
<output name="lsu_asi_reg2"/>
<output name="lsu_asi_reg3"/>
<output name="lsu_dmmu_sfsr_trp_wr"/>
<output name="lsu_dsfsr_din_g"/>
<output name="lsu_exu_dfill_data_w2"/>
<output name="lsu_exu_dfill_vld_w2"/>
<output name="lsu_exu_flush_pipe_w"/>
<output name="lsu_exu_ldst_miss_w2"/>
<output name="lsu_exu_rd_m"/>
<output name="lsu_exu_st_dtlb_perr_g"/>
<output name="lsu_exu_thr_m"/>
<output name="lsu_ffu_ack"/>
<output name="lsu_ffu_blk_asi_e"/>
<output name="lsu_ffu_flush_pipe_w"/>
<output name="lsu_ffu_ld_data"/>
<output name="lsu_ffu_ld_vld"/>
<output name="lsu_ffu_stb_full0"/>
<output name="lsu_ffu_stb_full1"/>
<output name="lsu_ffu_stb_full2"/>
<output name="lsu_ffu_stb_full3"/>
<output name="lsu_ictag_mrgn"/>
<output name="lsu_ifu_asi_addr"/>
<output name="lsu_ifu_asi_load"/>
<output name="lsu_ifu_asi_state"/>
<output name="lsu_ifu_asi_thrid"/>
<output name="lsu_ifu_asi_vld"/>
<output name="lsu_ifu_cpxpkt_i1"/>
<output name="lsu_ifu_cpxpkt_vld_i1"/>
<output name="lsu_ifu_dc_parity_error_w2"/>
<output name="lsu_ifu_dcache_data_perror"/>
<output name="lsu_ifu_dcache_tag_perror"/>
<output name="lsu_ifu_direct_map_l1"/>
<output name="lsu_ifu_error_tid"/>
<output name="lsu_ifu_flush_pipe_w"/>
<output name="lsu_ifu_icache_en"/>
<output name="lsu_ifu_io_error"/>
<output name="lsu_ifu_itlb_en"/>
<output name="lsu_ifu_l2_corr_error"/>
<output name="lsu_ifu_l2_unc_error"/>
<output name="lsu_ifu_ld_icache_index"/>
<output name="lsu_ifu_ld_pcxpkt_tid"/>
<output name="lsu_ifu_ld_pcxpkt_vld"/>
<output name="lsu_ifu_ldst_cmplt"/>
<output name="lsu_ifu_ldst_miss_w"/>
<output name="lsu_ifu_ldsta_internal_e"/>
<output name="lsu_ifu_pcxpkt_ack_d"/>
<output name="lsu_ifu_stallreq"/>
<output name="lsu_ifu_stbcnt0"/>
<output name="lsu_ifu_stbcnt1"/>
<output name="lsu_ifu_stbcnt2"/>
<output name="lsu_ifu_stbcnt3"/>
<output name="lsu_ifu_stxa_data"/>
<output name="lsu_ifu_tlb_data_su"/>
<output name="lsu_ifu_tlb_data_ue"/>
<output name="lsu_ifu_tlb_tag_ue"/>
<output name="lsu_itlb_mrgn"/>
<output name="lsu_mamem_mrgn"/>
<output name="lsu_mmu_defr_trp_taken_g"/>
<output name="lsu_mmu_flush_pipe_w"/>
<output name="lsu_mmu_rs3_data_g"/>
<output name="lsu_pid_state0"/>
<output name="lsu_pid_state1"/>
<output name="lsu_pid_state2"/>
<output name="lsu_pid_state3"/>
<output name="lsu_spu_asi_state_e"/>
<output name="lsu_spu_early_flush_g"/>
<output name="lsu_spu_ldst_ack"/>
<output name="lsu_spu_stb_empty"/>
<output name="lsu_spu_strm_ack_cmplt"/>
<output name="lsu_t0_pctxt_state"/>
<output name="lsu_t1_pctxt_state"/>
<output name="lsu_t2_pctxt_state"/>
<output name="lsu_t3_pctxt_state"/>
<output name="lsu_tlu_async_tid_w2"/>
<output name="lsu_tlu_async_ttype_vld_w2"/>
<output name="lsu_tlu_async_ttype_w2"/>
<output name="lsu_tlu_cpx_req"/>
<output name="lsu_tlu_cpx_vld"/>
<output name="lsu_tlu_daccess_excptn_g"/>
<output name="lsu_tlu_dcache_miss_w2"/>
<output name="lsu_tlu_defr_trp_taken_g"/>
<output name="lsu_tlu_dmmu_miss_g"/>
<output name="lsu_tlu_dside_ctxt_m"/>
<output name="lsu_tlu_dtlb_done"/>
<output name="lsu_tlu_early_flush2_w"/>
<output name="lsu_tlu_early_flush_w"/>
<output name="lsu_tlu_intpkt"/>
<output name="lsu_tlu_l2_dmiss"/>
<output name="lsu_tlu_ldst_va_m"/>
<output name="lsu_tlu_misalign_addr_ldst_atm_m"/>
<output name="lsu_tlu_pctxt_m"/>
<output name="lsu_tlu_pcxpkt_ack"/>
<output name="lsu_tlu_rs3_data_g"/>
<output name="lsu_tlu_rsr_data_e"/>
<output name="lsu_tlu_stb_full_w2"/>
<output name="lsu_tlu_thrid_d"/>
<output name="lsu_tlu_tlb_access_tid_m"/>
<output name="lsu_tlu_tlb_asi_state_m"/>
<output name="lsu_tlu_tlb_dmp_va_m"/>
<output name="lsu_tlu_tlb_ld_inst_m"/>
<output name="lsu_tlu_tlb_ldst_va_m"/>
<output name="lsu_tlu_tlb_st_inst_m"/>
<output name="lsu_tlu_ttype_m2"/>
<output name="lsu_tlu_ttype_vld_m2"/>
<output name="lsu_tlu_wsr_inst_e"/>
<output name="mbist_dcache_data_in"/>
<output name="spc_efc_dfuse_data"/>
<output name="spc_pcx_atom_pq"/>
<output name="spc_pcx_data_pa"/>
<output name="spc_pcx_req_pq"/>
<output name="lsu_asi_state"/>
<output name="lsu_ifu_err_addr"/>
<output name="lsu_sscan_data"/>
<output name="ifu_tlu_inst_vld_m_bf1"/>
<output name="lsu_ffu_bld_cnt_w"/>
<output name="so0"/>
<output name="so1"/>
<output name="short_so0"/>
<output name="short_so1"/>
<output name="lsu_tlu_nucleus_ctxt_m"/>
<output name="lsu_tlu_tte_pg_sz_g"/>
<output name="lsu_tlu_squash_va_oor_m"/>
<output name="lsu_tlu_wtchpt_trp_g"/>
<output name="lsu_tlu_daccess_prot_g"/>
<output name="lsu_tlu_priv_action_g"/>
<instance name="lsu_qctl1"/>
<instance name="lsu_qctl2"/>
<instance name="cmp_sram_redhdr"/>
<instance name="bw_r_dcd"/>
<instance name="bw_r_rf16x32"/>
<instance name="bw_r_idct"/>
<instance name="lsu_tlbdp"/>
<instance name="lsu_tagdp"/>
<instance name="lsu_excpctl"/>
<instance name="lsu_dctldp"/>
<instance name="lsu_dctl"/>
<instance name="lsu_dcdp"/>
<instance name="bw_r_tlb"/>
<instance name="lsu_stb_rwctl"/>
<instance name="lsu_stb_rwdp"/>
<instance name="bw_r_scm"/>
<instance name="bw_r_rf32x80"/>
<instance name="lsu_stb_ctl"/>
<instance name="lsu_stb_ctldp"/>
<instance name="lsu_stb_ctl"/>
<instance name="lsu_stb_ctldp"/>
<instance name="lsu_stb_ctl"/>
<instance name="lsu_stb_ctldp"/>
<instance name="lsu_stb_ctl"/>
<instance name="lsu_stb_ctldp"/>
<instance name="lsu_qdp1"/>
<instance name="lsu_qdp2"/>
<instance name="bw_r_rf32x152b"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4194" nStmts="0" nExprs="1952" nInputs="127" nOutputs="132" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="2242" />
</block>
<block name="lsu_asi_decode">
<input name="asi_d"/>
<output name="asi_internal_d"/>
<output name="nucleus_asi_d"/>
<output name="primary_asi_d"/>
<output name="secondary_asi_d"/>
<output name="lendian_asi_d"/>
<output name="nofault_asi_d"/>
<output name="quad_asi_d"/>
<output name="binit_quad_asi_d"/>
<output name="dcache_byp_asi_d"/>
<output name="tlb_lng_ltncy_asi_d"/>
<output name="tlb_byp_asi_d"/>
<output name="as_if_user_asi_d"/>
<output name="atomic_asi_d"/>
<output name="blk_asi_d"/>
<output name="dc_diagnstc_asi_d"/>
<output name="dtagv_diagnstc_asi_d"/>
<output name="wr_only_asi_d"/>
<output name="rd_only_asi_d"/>
<output name="unimp_asi_d"/>
<output name="ifu_nontlb_asi_d"/>
<output name="recognized_asi_d"/>
<output name="ifill_tlb_asi_d"/>
<output name="dfill_tlb_asi_d"/>
<output name="rd_only_ltlb_asi_d"/>
<output name="wr_only_ltlb_asi_d"/>
<output name="phy_use_ec_asi_d"/>
<output name="phy_byp_ec_asi_d"/>
<output name="mmu_rd_only_asi_d"/>
<output name="intrpt_disp_asi_d"/>
<output name="dmmu_asi58_d"/>
<output name="immu_asi50_d"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="107" nStmts="0" nExprs="0" nInputs="1" nOutputs="31" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="74" nOther="33" />
</block>
<block name="lsu_dc_parity_gen">
<input name="data_in"/>
<output name="parity_out"/>
<param name="WIDTH"/>
<param name="NUM"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="0" />
<volume nNodes="17" nStmts="2" nExprs="2" nInputs="1" nOutputs="1" nParams="2" nAlwaysClocks="1" nBAssign="6" nNBAssign="0" nWAssign="1" nOther="5" />
</block>
<block name="lsu_dcache_lfsr">
<input name="advance"/>
<input name="clk"/>
<input name="se"/>
<input name="si"/>
<input name="so"/>
<input name="reset"/>
<output name="out"/>
<instance name="dff"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="38" nStmts="2" nExprs="7" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="3" nBAssign="7" nNBAssign="0" nWAssign="1" nOther="18" />
</block>
<block name="lsu_dcdp">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="rst_tri_en"/>
<input name="dcache_rdata_wb"/>
<input name="dcache_rparity_wb"/>
<input name="dcache_rdata_msb_w0_m"/>
<input name="dcache_rdata_msb_w1_m"/>
<input name="dcache_rdata_msb_w2_m"/>
<input name="dcache_rdata_msb_w3_m"/>
<input name="lsu_bist_rsel_way_e"/>
<input name="dcache_alt_mx_sel_e"/>
<input name="cache_way_hit_buf2"/>
<input name="morphed_addr_m"/>
<input name="signed_ldst_byte_m"/>
<input name="signed_ldst_hw_m"/>
<input name="signed_ldst_w_m"/>
<input name="merge7_sel_byte0_m"/>
<input name="merge7_sel_byte7_m"/>
<input name="merge6_sel_byte1_m"/>
<input name="merge6_sel_byte6_m"/>
<input name="merge5_sel_byte2_m"/>
<input name="merge5_sel_byte5_m"/>
<input name="merge4_sel_byte3_m"/>
<input name="merge4_sel_byte4_m"/>
<input name="merge3_sel_byte0_m"/>
<input name="merge3_sel_byte3_m"/>
<input name="merge3_sel_byte4_m"/>
<input name="merge3_sel_byte7_default_m"/>
<input name="merge3_sel_byte_m"/>
<input name="merge2_sel_byte1_m"/>
<input name="merge2_sel_byte2_m"/>
<input name="merge2_sel_byte5_m"/>
<input name="merge2_sel_byte6_default_m"/>
<input name="merge2_sel_byte_m"/>
<input name="merge0_sel_byte0_m"/>
<input name="merge0_sel_byte1_m"/>
<input name="merge0_sel_byte2_m"/>
<input name="merge0_sel_byte3_default_m"/>
<input name="merge0_sel_byte4_m"/>
<input name="merge0_sel_byte5_m"/>
<input name="merge0_sel_byte6_m"/>
<input name="merge0_sel_byte7_default_m"/>
<input name="merge1_sel_byte0_m"/>
<input name="merge1_sel_byte1_m"/>
<input name="merge1_sel_byte2_m"/>
<input name="merge1_sel_byte3_default_m"/>
<input name="merge1_sel_byte4_m"/>
<input name="merge1_sel_byte5_m"/>
<input name="merge1_sel_byte6_m"/>
<input name="merge1_sel_byte7_default_m"/>
<input name="merge0_sel_byte_1h_m"/>
<input name="merge1_sel_byte_1h_m"/>
<input name="merge1_sel_byte_2h_m"/>
<input name="stb_rdata_ramc"/>
<output name="so"/>
<output name="dcache_rdata_wb_buf"/>
<output name="mbist_dcache_data_in"/>
<output name="lsu_exu_dfill_data_w2"/>
<output name="lsu_ffu_ld_data"/>
<output name="stb_rdata_ramc_buf"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="26" cyclo2="26" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="25" />
<volume nNodes="351" nStmts="0" nExprs="90" nInputs="55" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="85" nOther="176" />
</block>
<block name="lsu_dctl">
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<input name="rst_tri_en"/>
<input name="rclk"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="lsu_diag_va_prty_invrt"/>
<input name="dva_svld_e"/>
<input name="dva_snp_bit_wr_en_e"/>
<input name="dva_snp_addr_e"/>
<input name="lsu_tte_data_cp_g"/>
<input name="lsu_l2fill_vld"/>
<input name="ld_inst_vld_e"/>
<input name="st_inst_vld_e"/>
<input name="ifu_lsu_ldst_fp_e"/>
<input name="ldst_sz_e"/>
<input name="lsu_ldst_va_b12_b11_m"/>
<input name="lsu_ldst_va_b7_b0_m"/>
<input name="ifu_lsu_rd_e"/>
<input name="tlb_cam_hit"/>
<input name="ifu_tlu_sraddr_d"/>
<input name="ifu_tlu_wsr_inst_d"/>
<input name="ifu_lsu_alt_space_d"/>
<input name="tlu_lsu_int_ldxa_vld_w2"/>
<input name="tlu_lsu_int_ld_ill_va_w2"/>
<input name="tlu_lsu_ldxa_tid_w2"/>
<input name="ifu_lsu_ldxa_data_vld_w2"/>
<input name="ifu_lsu_ldxa_illgl_va_w2"/>
<input name="ifu_lsu_ldxa_tid_w2"/>
<input name="ifu_lsu_asi_rd_unc"/>
<input name="tlu_lsu_tl_zero"/>
<input name="ifu_lsu_thrid_s"/>
<input name="ifu_lsu_ldst_dbl_e"/>
<input name="ld_stb_full_raw_w2"/>
<input name="ld_sec_active"/>
<input name="ifu_tlu_inst_vld_m"/>
<input name="lsu_l2fill_bendian_m"/>
<input name="lmq0_l2fill_fpld"/>
<input name="lmq1_l2fill_fpld"/>
<input name="lmq2_l2fill_fpld"/>
<input name="lmq3_l2fill_fpld"/>
<input name="cache_way_hit_buf1"/>
<input name="cache_hit"/>
<input name="lmq0_byp_misc_sz"/>
<input name="lmq1_byp_misc_sz"/>
<input name="lmq2_byp_misc_sz"/>
<input name="lmq3_byp_misc_sz"/>
<input name="lsu_l2fill_sign_extend_m"/>
<input name="lsu_l1hit_sign_extend_e"/>
<input name="tlu_lsu_pstate_cle"/>
<input name="tlu_lsu_pstate_am"/>
<input name="tlb_pgnum"/>
<input name="tlb_demap_nctxt"/>
<input name="tlb_demap_pctxt"/>
<input name="tlb_demap_sctxt"/>
<input name="tlb_demap_actxt"/>
<input name="tlb_demap_thrid"/>
<input name="ifu_lsu_casa_e"/>
<input name="ifu_lsu_ldstub_e"/>
<input name="ifu_lsu_swap_e"/>
<input name="lsu_atm_st_cmplt_e"/>
<input name="lsu_cpx_pkt_atm_st_cmplt"/>
<input name="spu_lsu_ldxa_data_vld_w2"/>
<input name="spu_lsu_ldxa_illgl_va_w2"/>
<input name="spu_lsu_ldxa_tid_w2"/>
<input name="spu_lsu_stxa_ack_tid"/>
<input name="spu_lsu_stxa_ack"/>
<input name="spu_lsu_unc_error_w2"/>
<input name="spu_lsu_int_w2"/>
<input name="tlu_lsu_stxa_ack"/>
<input name="tlu_lsu_stxa_ack_tid"/>
<input name="lsu_tlb_invert_endian_g"/>
<input name="lmq0_ncache_ld"/>
<input name="lmq1_ncache_ld"/>
<input name="lmq2_ncache_ld"/>
<input name="lmq3_ncache_ld"/>
<input name="ifu_tlu_mb_inst_e"/>
<input name="ifu_tlu_flsh_inst_e"/>
<input name="lsu_stb_empty"/>
<input name="tlu_dtlb_tag_rd_g"/>
<input name="tlu_dtlb_data_rd_g"/>
<input name="tlu_dtlb_dmp_vld_g"/>
<input name="tlu_dtlb_dmp_all_g"/>
<input name="tlu_dtlb_rw_index_vld_g"/>
<input name="tlu_dtlb_invalidate_all_g"/>
<input name="lsu_st_wr_dcache"/>
<input name="tlu_lsu_asi_update_m"/>
<input name="tlu_lsu_tid_m"/>
<input name="lsu_rd_dtag_parity_g"/>
<input name="dcache_rparity_err_wb"/>
<input name="lsu_diagnstc_wr_data_b0"/>
<input name="lsu_byp_ldd_oddrd_m"/>
<input name="tlu_lsu_redmode"/>
<input name="tlu_lsu_redmode_rst_d1"/>
<input name="dva_vld_m"/>
<input name="lsu_dfill_tid_e"/>
<input name="ifu_lsu_asi_ack"/>
<input name="lsu_intrpt_cmplt"/>
<input name="lsu_iobrdge_tap_rq_type_b8"/>
<input name="lsu_iobrdge_tap_rq_type_b6_b3"/>
<input name="lsu_iobrdge_tap_rq_type_b1_b0"/>
<input name="lsu_iobrdge_fwd_pkt_vld"/>
<input name="lsu_cpx_ld_dtag_perror_e"/>
<input name="lsu_cpx_ld_dcache_perror_e"/>
<input name="lsu_cpx_pkt_ld_err"/>
<input name="ifu_lsu_nceen"/>
<input name="tlu_lsu_ldxa_async_data_vld"/>
<input name="tlu_lsu_hpv_priv"/>
<input name="tlu_lsu_hpstate_en"/>
<input name="ifu_lsu_memref_d"/>
<input name="ifu_lsu_pref_inst_e"/>
<input name="lsu_pref_pcx_req"/>
<input name="lsu_cpx_pkt_prefetch2"/>
<input name="lsu_ld_pcx_rq_sel_d2"/>
<input name="lsu_pcx_req_squash_d1"/>
<input name="lsu_bld_helper_cmplt_m"/>
<input name="lsu_bld_cnt_m"/>
<input name="lsu_bld_reset"/>
<input name="ffu_lsu_blk_st_e"/>
<input name="lsu_stb_rmo_st_issue"/>
<input name="lsu_cpx_rmo_st_ack"/>
<input name="lsu_dfq_flsh_cmplt"/>
<input name="stb_cam_hit"/>
<input name="ifu_tlu_flush_m"/>
<input name="ctu_sscan_tid"/>
<input name="tte_data_perror_unc"/>
<input name="asi_tte_data_perror"/>
<input name="asi_tte_tag_perror"/>
<input name="tlu_dtlb_rw_index_g"/>
<input name="lsu_local_early_flush_g"/>
<input name="lsu_dfq_vld"/>
<input name="gdbginit_l"/>
<input name="dc_direct_map"/>
<input name="asi_d"/>
<input name="lsu_dctl_asi_state_m"/>
<input name="lsu_ldst_va_g"/>
<input name="lsu_ifu_err_addr_b39"/>
<input name="lsu_dp_ctl_reg0"/>
<input name="lsu_dp_ctl_reg1"/>
<input name="lsu_dp_ctl_reg2"/>
<input name="lsu_dp_ctl_reg3"/>
<input name="ldd_in_dfq_out"/>
<input name="dcache_iob_addr_e"/>
<input name="mbist_dcache_index"/>
<input name="mbist_dcache_word"/>
<input name="lsu_diagnstc_wr_addr_e"/>
<input name="st_dcfill_addr"/>
<input name="lsu_dfq_ld_vld"/>
<input name="lsu_dfq_st_vld"/>
<input name="lmq0_ldd_vld"/>
<input name="lmq1_ldd_vld"/>
<input name="lmq2_ldd_vld"/>
<input name="lmq3_ldd_vld"/>
<input name="lsu_dfq_byp_tid"/>
<input name="dfq_byp_ff_en"/>
<input name="lsu_dcache_iob_way_e"/>
<input name="mbist_dcache_way"/>
<input name="lsu_diagnstc_wr_way_e"/>
<input name="lsu_st_way_e"/>
<input name="lmq0_pcx_pkt_way"/>
<input name="lmq1_pcx_pkt_way"/>
<input name="lmq2_pcx_pkt_way"/>
<input name="lmq3_pcx_pkt_way"/>
<input name="lmq0_ld_rq_type"/>
<input name="lmq1_ld_rq_type"/>
<input name="lmq2_ld_rq_type"/>
<input name="lmq3_ld_rq_type"/>
<input name="lmq0_pcx_pkt_addr"/>
<input name="lmq1_pcx_pkt_addr"/>
<input name="lmq2_pcx_pkt_addr"/>
<input name="lmq3_pcx_pkt_addr"/>
<input name="lsu_ttype_vld_m2"/>
<input name="tlu_early_flush_pipe2_w"/>
<input name="lsu_st_dcfill_size_e"/>
<input name="mbist_dcache_write"/>
<input name="mbist_dcache_read"/>
<output name="lsu_tlu_nucleus_ctxt_m"/>
<output name="lsu_quad_word_access_g"/>
<output name="so"/>
<output name="dctl_rst_l"/>
<output name="lsu_tlu_wsr_inst_e"/>
<output name="lsu_l2fill_fpld_e"/>
<output name="dva_vld_m_bf"/>
<output name="lsu_no_spc_pref"/>
<output name="ifu_tlu_flush_fd_w"/>
<output name="ifu_tlu_flush_fd2_w"/>
<output name="ifu_tlu_flush_fd3_w"/>
<output name="ifu_lsu_flush_w"/>
<output name="lsu_tlu_thrid_d"/>
<output name="lsu_diagnstc_data_sel"/>
<output name="lsu_diagnstc_va_sel"/>
<output name="lsu_err_addr_sel"/>
<output name="dva_bit_wr_en_e"/>
<output name="dva_wr_adr_e"/>
<output name="lsu_exu_ldst_miss_w2"/>
<output name="lsu_exu_dfill_vld_w2"/>
<output name="lsu_ffu_ld_vld"/>
<output name="lsu_ld_miss_wb"/>
<output name="lsu_dtlb_bypass_e"/>
<output name="ld_pcx_pkt_g"/>
<output name="tlb_ldst_cam_vld"/>
<output name="ldxa_internal"/>
<output name="lsu_ifu_ldsta_internal_e"/>
<output name="lsu_ifu_ldst_cmplt"/>
<output name="lsu_ifu_itlb_en"/>
<output name="lsu_ifu_icache_en"/>
<output name="lmq_byp_data_en_w2"/>
<output name="lmq_byp_data_fmx_sel"/>
<output name="lmq_byp_data_mxsel0"/>
<output name="lmq_byp_data_mxsel1"/>
<output name="lmq_byp_data_mxsel2"/>
<output name="lmq_byp_data_mxsel3"/>
<output name="lmq_byp_ldxa_mxsel0"/>
<output name="lmq_byp_ldxa_mxsel1"/>
<output name="lmq_byp_ldxa_mxsel2"/>
<output name="lmq_byp_ldxa_mxsel3"/>
<output name="lsu_ld_thrd_byp_sel_e"/>
<output name="dcache_byte_wr_en_e"/>
<output name="lsu_dcache_wr_vld_e"/>
<output name="lsu_ldstub_g"/>
<output name="lsu_swap_g"/>
<output name="lsu_tlu_dtlb_done"/>
<output name="lsu_exu_thr_m"/>
<output name="merge7_sel_byte0_m"/>
<output name="merge7_sel_byte7_m"/>
<output name="merge6_sel_byte1_m"/>
<output name="merge6_sel_byte6_m"/>
<output name="merge5_sel_byte2_m"/>
<output name="merge5_sel_byte5_m"/>
<output name="merge4_sel_byte3_m"/>
<output name="merge4_sel_byte4_m"/>
<output name="merge3_sel_byte0_m"/>
<output name="merge3_sel_byte3_m"/>
<output name="merge3_sel_byte4_m"/>
<output name="merge3_sel_byte7_default_m"/>
<output name="merge3_sel_byte_m"/>
<output name="merge2_sel_byte1_m"/>
<output name="merge2_sel_byte2_m"/>
<output name="merge2_sel_byte5_m"/>
<output name="merge2_sel_byte6_default_m"/>
<output name="merge2_sel_byte_m"/>
<output name="merge0_sel_byte0_m"/>
<output name="merge0_sel_byte1_m"/>
<output name="merge0_sel_byte2_m"/>
<output name="merge0_sel_byte3_default_m"/>
<output name="merge0_sel_byte4_m"/>
<output name="merge0_sel_byte5_m"/>
<output name="merge0_sel_byte6_m"/>
<output name="merge0_sel_byte7_default_m"/>
<output name="merge1_sel_byte0_m"/>
<output name="merge1_sel_byte1_m"/>
<output name="merge1_sel_byte2_m"/>
<output name="merge1_sel_byte3_default_m"/>
<output name="merge1_sel_byte4_m"/>
<output name="merge1_sel_byte5_m"/>
<output name="merge1_sel_byte6_m"/>
<output name="merge1_sel_byte7_default_m"/>
<output name="merge0_sel_byte_1h_m"/>
<output name="merge1_sel_byte_1h_m"/>
<output name="merge1_sel_byte_2h_m"/>
<output name="lsu_dtlb_cam_real_e"/>
<output name="lsu_dtagv_wr_vld_e"/>
<output name="lsu_dtag_wrreq_x_e"/>
<output name="lsu_dtag_index_sel_x_e"/>
<output name="lsu_dtlb_wr_vld_e"/>
<output name="lsu_dtlb_tag_rd_e"/>
<output name="lsu_dtlb_data_rd_e"/>
<output name="lsu_dtlb_dmp_vld_e"/>
<output name="lsu_dtlb_dmp_all_e"/>
<output name="lsu_dtlb_rwindex_vld_e"/>
<output name="lsu_dtlb_invalid_all_l_m"/>
<output name="lsu_tlu_tlb_ld_inst_m"/>
<output name="lsu_tlu_tlb_st_inst_m"/>
<output name="lsu_tlu_tlb_access_tid_m"/>
<output name="lsu_tlb_data_rd_vld_g"/>
<output name="lsu_tlb_st_sel_m"/>
<output name="lsu_va_wtchpt0_wr_en_l"/>
<output name="lsu_va_wtchpt1_wr_en_l"/>
<output name="lsu_va_wtchpt2_wr_en_l"/>
<output name="lsu_va_wtchpt3_wr_en_l"/>
<output name="thread0_m"/>
<output name="thread1_m"/>
<output name="thread2_m"/>
<output name="thread3_m"/>
<output name="lsu_dctldp_thread0_m"/>
<output name="lsu_dctldp_thread1_m"/>
<output name="lsu_dctldp_thread2_m"/>
<output name="lsu_dctldp_thread3_m"/>
<output name="thread0_g"/>
<output name="thread1_g"/>
<output name="thread2_g"/>
<output name="thread3_g"/>
<output name="lsu_tlu_nonalt_ldst_m"/>
<output name="lsu_tlu_xslating_ldst_m"/>
<output name="lsu_tlu_ctxt_sel_m"/>
<output name="lsu_tlu_write_op_m"/>
<output name="lsu_dtlb_addr_mask_l_e"/>
<output name="dva_din_e"/>
<output name="lsu_diagnstc_dtagv_prty_invrt_e"/>
<output name="lsu_ifu_asi_load"/>
<output name="lsu_ifu_asi_thrid"/>
<output name="lsu_ifu_asi_vld"/>
<output name="lsu_quad_asi_e"/>
<output name="lsu_local_ldxa_sel_g"/>
<output name="lsu_dtag_rsel_m"/>
<output name="lsu_tlbop_force_swo"/>
<output name="lsu_atomic_pkt2_bsel_g"/>
<output name="lsu_dcache_tag_perror_g"/>
<output name="lsu_dcache_data_perror_g"/>
<output name="lsu_ifu_l2_unc_error"/>
<output name="lsu_ifu_l2_corr_error"/>
<output name="lsu_ifu_dcache_data_perror"/>
<output name="lsu_ifu_dcache_tag_perror"/>
<output name="lsu_ifu_error_tid"/>
<output name="lsu_ifu_io_error"/>
<output name="lsu_tlu_squash_va_oor_m"/>
<output name="lsu_squash_va_oor_m"/>
<output name="tlb_cam_hit_g"/>
<output name="lsu_st_hw_le_g"/>
<output name="lsu_st_w_or_dbl_le_g"/>
<output name="lsu_st_x_le_g"/>
<output name="lsu_swap_sel_default_g"/>
<output name="lsu_swap_sel_default_byte_7_2_g"/>
<output name="lsu_st_rmo_m"/>
<output name="lsu_bst_in_pipe_m"/>
<output name="lsu_snap_blk_st_m"/>
<output name="lsu_blk_st_m"/>
<output name="lsu_blkst_pgnum_m"/>
<output name="lsu_ffu_blk_asi_e"/>
<output name="lsu_blk_asi_m"/>
<output name="lsu_nonalt_nucl_access_m"/>
<output name="dcache_alt_mx_sel_e"/>
<output name="dcache_alt_mx_sel_e_bf"/>
<output name="dcache_rvld_e"/>
<output name="lsu_dc_iob_access_e"/>
<output name="lsu_ifu_ldst_miss_w"/>
<output name="lsu_ifu_dc_parity_error_w2"/>
<output name="lsu_ldst_inst_vld_e"/>
<output name="lsu_local_ldxa_tlbrd_sel_g"/>
<output name="lsu_local_diagnstc_tagrd_sel_g"/>
<output name="lsu_va_wtchpt_sel_g"/>
<output name="asi_state_wr_thrd"/>
<output name="thread0_d"/>
<output name="thread1_d"/>
<output name="thread2_d"/>
<output name="thread3_d"/>
<output name="tlu_lsu_asi_update_g"/>
<output name="pctxt_state_wr_thrd"/>
<output name="sctxt_state_wr_thrd"/>
<output name="thread_pctxt"/>
<output name="thread_sctxt"/>
<output name="thread_actxt"/>
<output name="thread_default"/>
<output name="thread0_ctxt"/>
<output name="thread1_ctxt"/>
<output name="thread2_ctxt"/>
<output name="thread3_ctxt"/>
<output name="pid_state_wr_en"/>
<output name="thread0_e"/>
<output name="thread1_e"/>
<output name="thread2_e"/>
<output name="thread3_e"/>
<output name="dfture_tap_wr_mx_sel"/>
<output name="lctl_rst"/>
<output name="lsu_ctl_state_wr_en"/>
<output name="lsuctl_ctlbits_wr_en"/>
<output name="dfture_tap_rd_en"/>
<output name="bist_tap_wr_en"/>
<output name="bistctl_wr_en"/>
<output name="bist_ctl_reg_wr_en"/>
<output name="mrgn_tap_wr_en"/>
<output name="ldiagctl_wr_en"/>
<output name="misc_ctl_sel_din"/>
<output name="lsu_asi_sel_fmx1"/>
<output name="lsu_asi_sel_fmx2"/>
<output name="tlb_access_en0_g"/>
<output name="tlb_access_en1_g"/>
<output name="tlb_access_en2_g"/>
<output name="tlb_access_en3_g"/>
<output name="tlb_access_sel_thrd0"/>
<output name="tlb_access_sel_thrd1"/>
<output name="tlb_access_sel_thrd2"/>
<output name="tlb_access_sel_default"/>
<output name="mrgnctl_wr_en"/>
<output name="hpv_priv_m"/>
<output name="hpstate_en_m"/>
<output name="dcache_arry_data_sel_m"/>
<output name="dtlb_bypass_m"/>
<output name="lsu_alt_space_m"/>
<output name="atomic_m"/>
<output name="ldst_dbl_m"/>
<output name="fp_ldst_m"/>
<output name="lda_internal_m"/>
<output name="sta_internal_m"/>
<output name="cam_real_m"/>
<output name="data_rd_vld_g"/>
<output name="tag_rd_vld_g"/>
<output name="ldst_sz_m"/>
<output name="asi_internal_m"/>
<output name="rd_only_ltlb_asi_e"/>
<output name="wr_only_ltlb_asi_e"/>
<output name="dfill_tlb_asi_e"/>
<output name="ifill_tlb_asi_e"/>
<output name="nofault_asi_m"/>
<output name="as_if_user_asi_m"/>
<output name="atomic_asi_m"/>
<output name="phy_use_ec_asi_m"/>
<output name="phy_byp_ec_asi_m"/>
<output name="quad_asi_m"/>
<output name="binit_quad_asi_m"/>
<output name="blk_asi_m"/>
<output name="recognized_asi_m"/>
<output name="strm_asi_m"/>
<output name="mmu_rd_only_asi_m"/>
<output name="rd_only_asi_m"/>
<output name="wr_only_asi_m"/>
<output name="unimp_asi_m"/>
<output name="va_wtchpt_cmp_en_m"/>
<output name="lsu_tlu_async_ttype_vld_w2"/>
<output name="lsu_tlu_async_ttype_w2"/>
<output name="lsu_tlu_async_tid_w2"/>
<output name="async_tlb_index"/>
<output name="l2fill_vld_m"/>
<output name="ld_thrd_byp_mxsel_m"/>
<output name="morphed_addr_m"/>
<output name="signed_ldst_byte_m"/>
<output name="signed_ldst_hw_m"/>
<output name="signed_ldst_w_m"/>
<output name="lsu_tlb_asi_data_perr_g"/>
<output name="lsu_tlb_asi_tag_perr_g"/>
<output name="lsu_sscan_data"/>
<output name="lsu_ld_inst_vld_g"/>
<output name="lsu_dcache_rand"/>
<output name="lsu_encd_way_hit"/>
<output name="lsu_way_hit_or"/>
<output name="lsu_memref_m"/>
<output name="lsu_flsh_inst_m"/>
<output name="lsu_ifu_asi_data_en_l"/>
<output name="lsu_dcache_fill_addr_e"/>
<output name="lsu_dcache_fill_addr_e_err"/>
<output name="lsu_thread_g"/>
<output name="lmq_ldd_vld"/>
<output name="lsu_bist_rsel_way_e"/>
<output name="lsu_dcache_fill_way_e"/>
<output name="lmq_ld_addr_b3"/>
<output name="lsu_outstanding_rmo_st_max"/>
<output name="lsu_dcfill_data_mx_sel_e"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dffre"/>
<instance name="bw_u1_buf_5x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="bw_u1_buf_1x"/>
<instance name="bw_u1_buf_1x"/>
<instance name="bw_u1_buf_1x"/>
<instance name="bw_u1_buf_1x"/>
<instance name="bw_u1_buf_1x"/>
<instance name="bw_u1_buf_1x"/>
<instance name="bw_u1_buf_1x"/>
<instance name="bw_u1_buf_1x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_5x"/>
<instance name="bw_u1_buf_5x"/>
<instance name="bw_u1_buf_5x"/>
<instance name="bw_u1_buf_5x"/>
<instance name="bw_u1_buf_5x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="lsu_dcache_lfsr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="lsu_asi_decode"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="mux4ds"/>
<instance name="dffe"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="mux4ds"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="mux4ds"/>
<instance name="dffe"/>
<instance name="mux4ds"/>
<instance name="dffe"/>
<instance name="mux2ds"/>
<instance name="bw_u1_nor3_8x"/>
<instance name="bw_u1_inv_30x"/>
<instance name="dff"/>
<complexity cyclo1="72" cyclo2="72" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="71" />
<volume nNodes="5072" nStmts="0" nExprs="1437" nInputs="177" nOutputs="271" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1012" nOther="2623" />
</block>
<block name="lsu_dctldp">
<input name="rclk"/>
<input name="rst_l"/>
<input name="si"/>
<input name="se"/>
<input name="async_tlb_index"/>
<input name="lsu_dtlb_dmp_vld_e"/>
<input name="tlu_lsu_asi_m"/>
<input name="exu_tlu_wsr_data_m"/>
<input name="tlu_lsu_asi_update_g"/>
<input name="asi_state_wr_thrd"/>
<input name="ifu_lsu_imm_asi_d"/>
<input name="thread0_d"/>
<input name="thread1_d"/>
<input name="thread2_d"/>
<input name="thread3_d"/>
<input name="ifu_lsu_imm_asi_vld_d"/>
<input name="lsu_err_addr_sel"/>
<input name="pctxt_state_wr_thrd"/>
<input name="sctxt_state_wr_thrd"/>
<input name="st_rs3_data_g"/>
<input name="thread0_ctxt"/>
<input name="thread1_ctxt"/>
<input name="thread2_ctxt"/>
<input name="thread3_ctxt"/>
<input name="thread_pctxt"/>
<input name="thread_sctxt"/>
<input name="thread_actxt"/>
<input name="thread_default"/>
<input name="tlu_dtlb_tte_tag_w2"/>
<input name="tlu_dtlb_tte_tag_b58t56"/>
<input name="thread0_g"/>
<input name="thread1_g"/>
<input name="thread2_g"/>
<input name="thread3_g"/>
<input name="pid_state_wr_en"/>
<input name="thread0_e"/>
<input name="thread1_e"/>
<input name="thread2_e"/>
<input name="thread3_e"/>
<input name="thread0_m"/>
<input name="thread1_m"/>
<input name="thread2_m"/>
<input name="thread3_m"/>
<input name="lsu_iobrdge_wr_data"/>
<input name="dfture_tap_wr_mx_sel"/>
<input name="lctl_rst"/>
<input name="lsu_ctl_state_wr_en"/>
<input name="lsuctl_ctlbits_wr_en"/>
<input name="dfture_tap_rd_en"/>
<input name="bist_tap_wr_en"/>
<input name="bist_ctl_reg_out"/>
<input name="mrgn_tap_wr_en"/>
<input name="ldiagctl_wr_en"/>
<input name="misc_ctl_sel_din"/>
<input name="lsu_asi_sel_fmx1"/>
<input name="lsu_asi_sel_fmx2"/>
<input name="exu_lsu_ldst_va_e"/>
<input name="tlb_access_en0_g"/>
<input name="tlb_access_en1_g"/>
<input name="tlb_access_en2_g"/>
<input name="tlb_access_en3_g"/>
<input name="tlb_access_sel_thrd0"/>
<input name="tlb_access_sel_thrd1"/>
<input name="tlb_access_sel_thrd2"/>
<input name="tlb_access_sel_default"/>
<input name="mrgnctl_wr_en"/>
<input name="lsu_dcfill_addr_e"/>
<input name="lsu_error_pa_m"/>
<input name="stb_ldst_byte_msk"/>
<input name="lsu_diagnstc_va_sel"/>
<input name="rst_tri_en"/>
<output name="so"/>
<output name="asi_d"/>
<output name="lsu_excpctl_asi_state_m"/>
<output name="lsu_dctl_asi_state_m"/>
<output name="lsu_spu_asi_state_e"/>
<output name="lsu_tlu_rsr_data_e"/>
<output name="lsu_asi_state"/>
<output name="lsu_asi_reg0"/>
<output name="lsu_asi_reg1"/>
<output name="lsu_asi_reg2"/>
<output name="lsu_asi_reg3"/>
<output name="lsu_t0_pctxt_state"/>
<output name="lsu_t1_pctxt_state"/>
<output name="lsu_t2_pctxt_state"/>
<output name="lsu_t3_pctxt_state"/>
<output name="lsu_tlu_dside_ctxt_m"/>
<output name="lsu_tlu_pctxt_m"/>
<output name="tlb_ctxt"/>
<output name="lsu_pid_state0"/>
<output name="lsu_pid_state1"/>
<output name="lsu_pid_state2"/>
<output name="lsu_pid_state3"/>
<output name="lsu_dtlb_cam_pid_e"/>
<output name="bist_ctl_reg_in"/>
<output name="lsu_ifu_direct_map_l1"/>
<output name="dc_direct_map"/>
<output name="lsu_iobrdge_rd_data"/>
<output name="lsu_ictag_mrgn"/>
<output name="lsu_dctag_mrgn"/>
<output name="lsu_mamem_mrgn"/>
<output name="lsu_dtlb_mrgn"/>
<output name="lsu_itlb_mrgn"/>
<output name="lsu_local_ldxa_data_g"/>
<output name="lsu_ldst_va_m"/>
<output name="lsu_ldst_va_m_buf"/>
<output name="lsu_tlu_ldst_va_m"/>
<output name="lsu_tlu_tlb_asi_state_m"/>
<output name="lsu_ifu_asi_state"/>
<output name="lsu_tlu_tlb_ldst_va_m"/>
<output name="lsu_tlu_tlb_dmp_va_m"/>
<output name="lsu_ifu_asi_addr"/>
<output name="lsu_diagnstc_wr_addr_e"/>
<output name="lsu_diagnstc_dc_prty_invrt_e"/>
<output name="lsu_ifu_err_addr"/>
<output name="va_wtchpt_msk_match_m"/>
<output name="lsu_ldst_va_g"/>
<output name="lsu_dp_ctl_reg0"/>
<output name="lsu_dp_ctl_reg1"/>
<output name="lsu_dp_ctl_reg2"/>
<output name="lsu_dp_ctl_reg3"/>
<output name="lsu_diagnstc_wr_way_e"/>
<output name="lsu_diag_va_prty_invrt"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="1414" nStmts="0" nExprs="514" nInputs="71" nOutputs="52" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="82" nOther="818" />
</block>
<block name="lsu_excpctl">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="tlb_rd_tte_data_ebit"/>
<input name="tlb_rd_tte_data_pbit"/>
<input name="tlb_rd_tte_data_nfobit"/>
<input name="tlb_rd_tte_data_wbit"/>
<input name="tlb_cam_hit"/>
<input name="tlb_pgnum_b39"/>
<input name="lsu_ldst_va_b39_m"/>
<input name="lsu_sun4r_va_m_l"/>
<input name="lsu_sun4r_pgsz_b2t0_e"/>
<input name="lsu_sun4v_pgsz_b2t0_e"/>
<input name="tlu_early_flush_pipe_w"/>
<input name="ifu_lsu_flush_w"/>
<input name="ifu_lsu_nceen"/>
<input name="lsu_tlb_asi_data_perr_g"/>
<input name="lsu_tlb_asi_tag_perr_g"/>
<input name="stb_state_vld0"/>
<input name="stb_state_vld1"/>
<input name="stb_state_vld2"/>
<input name="stb_state_vld3"/>
<input name="ifu_tlu_thrid_e"/>
<input name="tlu_lsu_priv_trap_m"/>
<input name="tlu_lsu_pstate_priv"/>
<input name="st_inst_vld_e"/>
<input name="ld_inst_vld_e"/>
<input name="ifu_lsu_alt_space_e"/>
<input name="lsu_ldst_va_m"/>
<input name="hpv_priv_m"/>
<input name="hpstate_en_m"/>
<input name="stb_cam_hit"/>
<input name="dtlb_bypass_m"/>
<input name="lsu_alt_space_m"/>
<input name="atomic_m"/>
<input name="ldst_dbl_m"/>
<input name="fp_ldst_m"/>
<input name="lda_internal_m"/>
<input name="sta_internal_m"/>
<input name="cam_real_m"/>
<input name="data_rd_vld_g"/>
<input name="tag_rd_vld_g"/>
<input name="ldst_sz_m"/>
<input name="asi_internal_m"/>
<input name="rd_only_ltlb_asi_e"/>
<input name="wr_only_ltlb_asi_e"/>
<input name="dfill_tlb_asi_e"/>
<input name="ifill_tlb_asi_e"/>
<input name="nofault_asi_m"/>
<input name="as_if_user_asi_m"/>
<input name="atomic_asi_m"/>
<input name="phy_use_ec_asi_m"/>
<input name="phy_byp_ec_asi_m"/>
<input name="quad_asi_m"/>
<input name="binit_quad_asi_m"/>
<input name="blk_asi_m"/>
<input name="recognized_asi_m"/>
<input name="strm_asi_m"/>
<input name="mmu_rd_only_asi_m"/>
<input name="rd_only_asi_m"/>
<input name="wr_only_asi_m"/>
<input name="unimp_asi_m"/>
<input name="lsu_nonalt_nucl_access_m"/>
<input name="va_wtchpt_cmp_en_m"/>
<input name="lsu_va_match_m"/>
<input name="va_wtchpt_msk_match_m"/>
<input name="ifu_tlu_inst_vld_m"/>
<input name="exu_tlu_misalign_addr_jmpl_rtn_m"/>
<input name="exu_tlu_va_oor_m"/>
<input name="tlu_dsfsr_flt_vld"/>
<input name="tlu_lsu_pstate_cle"/>
<input name="tlu_lsu_pstate_am"/>
<input name="lsu_excpctl_asi_state_m"/>
<input name="lsu_tlu_nonalt_ldst_m"/>
<input name="lsu_squash_va_oor_m"/>
<input name="lsu_tlu_xslating_ldst_m"/>
<input name="lsu_tlu_ctxt_sel_m"/>
<input name="lsu_tlu_write_op_m"/>
<input name="lsu_memref_m"/>
<input name="lsu_flsh_inst_m"/>
<input name="tte_data_parity_error"/>
<input name="tte_tag_parity_error"/>
<output name="so"/>
<output name="lsu_exu_st_dtlb_perr_g"/>
<output name="lsu_defr_trp_taken_g"/>
<output name="lsu_tlu_defr_trp_taken_g"/>
<output name="lsu_mmu_defr_trp_taken_g"/>
<output name="lsu_st_dtlb_perr_g"/>
<output name="lsu_dmmu_sfsr_trp_wr"/>
<output name="lsu_dsfsr_din_g"/>
<output name="lsu_tlb_perr_ld_rq_kill_w"/>
<output name="lsu_spu_early_flush_g"/>
<output name="lsu_local_early_flush_g"/>
<output name="lsu_tlu_early_flush_w"/>
<output name="lsu_tlu_early_flush2_w"/>
<output name="lsu_ttype_vld_m2"/>
<output name="lsu_ttype_vld_m2_bf1"/>
<output name="lsu_ifu_flush_pipe_w"/>
<output name="lsu_exu_flush_pipe_w"/>
<output name="lsu_mmu_flush_pipe_w"/>
<output name="lsu_ffu_flush_pipe_w"/>
<output name="lsu_tlu_wtchpt_trp_g"/>
<output name="lsu_tlu_dmmu_miss_g"/>
<output name="lsu_tlu_misalign_addr_ldst_atm_m"/>
<output name="lsu_tlu_daccess_excptn_g"/>
<output name="lsu_tlu_daccess_prot_g"/>
<output name="lsu_tlu_priv_action_g"/>
<output name="lsu_ifu_tlb_data_su"/>
<output name="lsu_ifu_tlb_data_ue"/>
<output name="lsu_ifu_tlb_tag_ue"/>
<output name="lsu_tlu_ttype_m2"/>
<output name="lsu_tlu_ttype_vld_m2"/>
<output name="stb_cam_sqsh_msk"/>
<output name="stb_cam_hit_bf"/>
<output name="stb_cam_hit_bf1"/>
<output name="tte_data_perror_unc"/>
<output name="asi_tte_data_perror"/>
<output name="asi_tte_tag_perror"/>
<instance name="dffrl_async"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="14" cyclo2="14" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="13" />
<volume nNodes="903" nStmts="0" nExprs="243" nInputs="84" nOutputs="36" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="160" nOther="500" />
</block>
<block name="lsu_pcx_qmon">
<input name="rclk"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="si"/>
<input name="se"/>
<input name="send_by_pcx"/>
<input name="send_to_pcx"/>
<output name="so"/>
<output name="qwrite"/>
<output name="sel_qentry0"/>
<instance name="dffrl_async"/>
<instance name="dffre"/>
<instance name="dffre"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="64" nStmts="0" nExprs="17" nInputs="7" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="37" />
</block>
<block name="lsu_qctl1">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="lsu_quad_word_access_g"/>
<input name="pcx_spc_grant_px"/>
<input name="ld_inst_vld_e"/>
<input name="lsu_ldst_va_m"/>
<input name="stb0_l2b_addr"/>
<input name="stb1_l2b_addr"/>
<input name="stb2_l2b_addr"/>
<input name="stb3_l2b_addr"/>
<input name="lsu_ld_miss_g"/>
<input name="ifu_lsu_ldst_fp_e"/>
<input name="ld_rawp_st_ced_w2"/>
<input name="ld_rawp_st_ackid_w2"/>
<input name="stb0_crnt_ack_id"/>
<input name="stb1_crnt_ack_id"/>
<input name="stb2_crnt_ack_id"/>
<input name="stb3_crnt_ack_id"/>
<input name="ifu_tlu_thrid_e"/>
<input name="ldxa_internal"/>
<input name="spu_lsu_ldst_pckt"/>
<input name="spu_lsu_ldst_pckt_vld"/>
<input name="ifu_tlu_inst_vld_m"/>
<input name="ifu_lsu_flush_w"/>
<input name="ifu_lsu_casa_e"/>
<input name="lsu_ldstub_g"/>
<input name="lsu_swap_g"/>
<input name="stb0_atm_rq_type"/>
<input name="stb1_atm_rq_type"/>
<input name="stb2_atm_rq_type"/>
<input name="stb3_atm_rq_type"/>
<input name="tlb_pgnum_g"/>
<input name="stb_rd_for_pcx"/>
<input name="ffu_lsu_data"/>
<input name="ffu_lsu_fpop_rq_vld"/>
<input name="ifu_lsu_ldst_dbl_e"/>
<input name="ifu_lsu_pcxreq_d"/>
<input name="ifu_lsu_destid_s"/>
<input name="ifu_lsu_pref_inst_e"/>
<input name="tlb_cam_hit_g"/>
<input name="lsu_blk_asi_m"/>
<input name="stb_cam_hit_bf"/>
<input name="lsu_fwdpkt_vld"/>
<input name="lsu_dcfill_active_e"/>
<input name="dfq_byp_sel"/>
<input name="lsu_dfq_ld_vld"/>
<input name="lsu_fldd_vld_en"/>
<input name="lsu_dfill_dcd_thrd"/>
<input name="lsu_fwdpkt_dest"/>
<input name="tlu_lsu_pcxpkt_tid"/>
<input name="lsu_stb_empty"/>
<input name="tlu_lsu_pcxpkt_vld"/>
<input name="tlu_lsu_pcxpkt_l2baddr"/>
<input name="ld_sec_hit_thrd0"/>
<input name="ld_sec_hit_thrd1"/>
<input name="ld_sec_hit_thrd2"/>
<input name="ld_sec_hit_thrd3"/>
<input name="ld_thrd_byp_sel_e"/>
<input name="lsu_st_pcx_rq_kill_w2"/>
<input name="ifu_lsu_alt_space_e"/>
<input name="lsu_dfq_byp_tid"/>
<input name="dfq_byp_ff_en"/>
<input name="stb_ld_full_raw"/>
<input name="stb_ld_partial_raw"/>
<input name="stb_cam_mhit"/>
<input name="lsu_ldquad_inst_m"/>
<input name="stb_cam_wr_no_ivld_m"/>
<input name="lsu_ldst_va_way_g"/>
<input name="lsu_dcache_rand"/>
<input name="lsu_encd_way_hit"/>
<input name="lsu_way_hit_or"/>
<input name="dc_direct_map"/>
<input name="lsu_tlb_perr_ld_rq_kill_w"/>
<input name="lsu_dcache_tag_perror_g"/>
<input name="lsu_ld_inst_vld_g"/>
<input name="asi_internal_m"/>
<input name="ifu_lsu_pcxpkt_e_b50"/>
<input name="lda_internal_m"/>
<input name="atomic_m"/>
<input name="lsu_dcache_iob_rd_w"/>
<input name="ifu_lsu_fwd_data_vld"/>
<input name="rst_tri_en"/>
<input name="lsu_no_spc_pref"/>
<input name="tlu_early_flush_pipe2_w"/>
<input name="lsu_ttype_vld_m2"/>
<output name="lsu_bld_helper_cmplt_m"/>
<output name="lsu_bld_cnt_m"/>
<output name="lsu_bld_reset"/>
<output name="lsu_pcx_rq_sz_b3"/>
<output name="lsu_ramtest_rd_w"/>
<output name="ld_stb_full_raw_w2"/>
<output name="lsu_ld_pcx_rq_sel_d2"/>
<output name="spc_pcx_req_pq"/>
<output name="spc_pcx_atom_pq"/>
<output name="lsu_ifu_pcxpkt_ack_d"/>
<output name="pcx_pkt_src_sel"/>
<output name="lmq_enable"/>
<output name="imiss_pcx_mx_sel"/>
<output name="fwd_int_fp_pcx_mx_sel"/>
<output name="lsu_ffu_bld_cnt_w"/>
<output name="lsu_ld_pcx_rq_mxsel"/>
<output name="ld_pcx_thrd"/>
<output name="lsu_spu_ldst_ack"/>
<output name="pcx_rq_for_stb"/>
<output name="pcx_rq_for_stb_d1"/>
<output name="lsu_ffu_ack"/>
<output name="lsu_ifu_ld_pcxpkt_vld"/>
<output name="lsu_pcx_req_squash0"/>
<output name="lsu_pcx_req_squash1"/>
<output name="lsu_pcx_req_squash2"/>
<output name="lsu_pcx_req_squash3"/>
<output name="lsu_pcx_req_squash_d1"/>
<output name="lsu_pcx_ld_dtag_perror_w2"/>
<output name="lsu_tlu_dcache_miss_w2"/>
<output name="lsu_bld_pcx_rq"/>
<output name="lsu_bld_rq_addr"/>
<output name="lsu_fwdpkt_pcx_rq_sel"/>
<output name="lsu_imiss_pcx_rq_sel_d1"/>
<output name="lsu_tlu_pcxpkt_ack"/>
<output name="lsu_intrpt_cmplt"/>
<output name="lsu_lmq_byp_misc_sel"/>
<output name="lsu_sscan_data"/>
<output name="so"/>
<output name="lsu_dfq_byp_tid_d1_sel"/>
<output name="lmq0_pcx_pkt_way"/>
<output name="lmq1_pcx_pkt_way"/>
<output name="lmq2_pcx_pkt_way"/>
<output name="lmq3_pcx_pkt_way"/>
<output name="lsu_st_pcx_rq_pick"/>
<output name="lsu_stb_pcx_rvld_d1"/>
<output name="lsu_stb_rd_tid"/>
<output name="lsu_ld0_spec_vld_kill_w2"/>
<output name="lsu_ld1_spec_vld_kill_w2"/>
<output name="lsu_ld2_spec_vld_kill_w2"/>
<output name="lsu_ld3_spec_vld_kill_w2"/>
<output name="lsu_st_pcx_rq_vld"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="dff"/>
<instance name="lsu_rrobin_picker2"/>
<instance name="lsu_rrobin_picker2"/>
<instance name="dff"/>
<instance name="lsu_rrobin_picker2"/>
<instance name="lsu_rrobin_picker2"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="lsu_pcx_qmon"/>
<instance name="lsu_pcx_qmon"/>
<instance name="lsu_pcx_qmon"/>
<instance name="lsu_pcx_qmon"/>
<instance name="lsu_pcx_qmon"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="42" cyclo2="42" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="41" />
<volume nNodes="2856" nStmts="0" nExprs="881" nInputs="89" nOutputs="51" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="493" nOther="1482" />
</block>
<block name="lsu_qctl2">
<input name="rclk"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="si"/>
<input name="se"/>
<input name="rst_tri_en"/>
<input name="ld_inst_vld_e"/>
<input name="ifu_pcx_pkt_b51"/>
<input name="ifu_pcx_pkt_b41t40"/>
<input name="ifu_pcx_pkt_b10t5"/>
<input name="cpx_spc_data_b17t0_cx"/>
<input name="cpx_spc_data_cx_b144to140"/>
<input name="cpx_spc_data_cx_b138"/>
<input name="cpx_spc_data_cx_b136"/>
<input name="cpx_spc_data_cx_b135to134"/>
<input name="cpx_spc_data_cx_b133"/>
<input name="cpx_spc_data_cx_b130"/>
<input name="cpx_spc_data_cx_b129"/>
<input name="cpx_spc_data_cx_b128"/>
<input name="cpx_spc_data_cx_b125"/>
<input name="cpx_spc_data_cx_b124to123"/>
<input name="cpx_spc_data_cx_b120to118"/>
<input name="cpx_spc_data_cx_b71to70"/>
<input name="cpx_spc_data_cx_b0"/>
<input name="cpx_spc_data_cx_b4"/>
<input name="cpx_spc_data_cx_b8"/>
<input name="cpx_spc_data_cx_b12"/>
<input name="cpx_spc_data_cx_b16"/>
<input name="cpx_spc_data_cx_b20"/>
<input name="cpx_spc_data_cx_b24"/>
<input name="cpx_spc_data_cx_b28"/>
<input name="cpx_spc_data_cx_b32"/>
<input name="cpx_spc_data_cx_b35"/>
<input name="cpx_spc_data_cx_b38"/>
<input name="cpx_spc_data_cx_b41"/>
<input name="cpx_spc_data_cx_b44"/>
<input name="cpx_spc_data_cx_b47"/>
<input name="cpx_spc_data_cx_b50"/>
<input name="cpx_spc_data_cx_b53"/>
<input name="cpx_spc_data_cx_b56"/>
<input name="cpx_spc_data_cx_b60"/>
<input name="cpx_spc_data_cx_b64"/>
<input name="cpx_spc_data_cx_b68"/>
<input name="cpx_spc_data_cx_b72"/>
<input name="cpx_spc_data_cx_b76"/>
<input name="cpx_spc_data_cx_b80"/>
<input name="cpx_spc_data_cx_b84"/>
<input name="cpx_spc_data_cx_b88"/>
<input name="cpx_spc_data_cx_b91"/>
<input name="cpx_spc_data_cx_b94"/>
<input name="cpx_spc_data_cx_b97"/>
<input name="cpx_spc_data_cx_b100"/>
<input name="cpx_spc_data_cx_b103"/>
<input name="cpx_spc_data_cx_b106"/>
<input name="cpx_spc_data_cx_b109"/>
<input name="cpx_spc_data_cx_b1"/>
<input name="cpx_spc_data_cx_b5"/>
<input name="cpx_spc_data_cx_b9"/>
<input name="cpx_spc_data_cx_b13"/>
<input name="cpx_spc_data_cx_b17"/>
<input name="cpx_spc_data_cx_b21"/>
<input name="cpx_spc_data_cx_b25"/>
<input name="cpx_spc_data_cx_b29"/>
<input name="cpx_spc_data_cx_b57"/>
<input name="cpx_spc_data_cx_b61"/>
<input name="cpx_spc_data_cx_b65"/>
<input name="cpx_spc_data_cx_b69"/>
<input name="cpx_spc_data_cx_b73"/>
<input name="cpx_spc_data_cx_b77"/>
<input name="cpx_spc_data_cx_b81"/>
<input name="cpx_spc_data_cx_b85"/>
<input name="ifu_lsu_rd_e"/>
<input name="lmq_ld_rd1"/>
<input name="lmq_ldd_vld"/>
<input name="dfq_tid"/>
<input name="const_cpuid"/>
<input name="lmq_ld_addr_b3"/>
<input name="ifu_lsu_ibuf_busy"/>
<input name="ifu_lsu_inv_clear"/>
<input name="lsu_byp_misc_sz_e"/>
<input name="lsu_dfq_byp_tid"/>
<input name="lsu_cpx_pkt_atm_st_cmplt"/>
<input name="lsu_cpx_pkt_l2miss"/>
<input name="lsu_cpx_pkt_tid"/>
<input name="lsu_cpx_pkt_invwy"/>
<input name="lsu_dfq_byp_flush"/>
<input name="lsu_dfq_byp_type"/>
<input name="lsu_dfq_byp_invwy_vld"/>
<input name="lsu_cpu_inv_data_b13to9"/>
<input name="lsu_cpu_inv_data_b7to2"/>
<input name="lsu_cpu_inv_data_b0"/>
<input name="lsu_cpx_pkt_inv_pa"/>
<input name="lsu_cpx_pkt_ifill_type"/>
<input name="lsu_cpx_pkt_atomic"/>
<input name="lsu_cpx_pkt_binit_st"/>
<input name="lsu_cpx_pkt_prefetch"/>
<input name="lsu_dfq_byp_binit_st"/>
<input name="lsu_tlbop_force_swo"/>
<input name="lsu_iobrdge_tap_rq_type"/>
<input name="lsu_dcache_tag_perror_g"/>
<input name="lsu_dcache_data_perror_g"/>
<input name="lsu_cpx_pkt_perror_iinv"/>
<input name="lsu_cpx_pkt_perror_dinv"/>
<input name="lsu_cpx_pkt_perror_set"/>
<input name="lsu_l2fill_fpld_e"/>
<input name="lsu_cpx_pkt_strm_ack"/>
<input name="ifu_lsu_memref_d"/>
<input name="lsu_fwdpkt_pcx_rq_sel"/>
<input name="lsu_imiss_pcx_rq_sel_d1"/>
<input name="lsu_dfq_byp_cpx_inv"/>
<input name="lsu_dfq_byp_stack_adr_b54"/>
<input name="lsu_dfq_byp_stack_wrway"/>
<input name="lsu_dfq_rdata_st_ack_type"/>
<input name="lsu_dfq_rdata_stack_dcfill_vld"/>
<input name="lsu_dfq_rdata_stack_iinv_vld"/>
<input name="lsu_dfq_rdata_cpuid"/>
<input name="lsu_dfq_byp_atm"/>
<input name="lsu_ld_inst_vld_g"/>
<input name="lsu_dfq_rdata_type"/>
<input name="lsu_dfq_rdata_invwy_vld"/>
<input name="ifu_lsu_fwd_data_vld"/>
<input name="ifu_lsu_fwd_wr_ack"/>
<input name="lsu_dfq_rdata_rq_type"/>
<input name="lsu_dfq_rdata_b103"/>
<input name="sehold"/>
<output name="so"/>
<output name="lsu_fwd_rply_sz1_unc"/>
<output name="lsu_dcache_iob_rd_w"/>
<output name="ldd_in_dfq_out"/>
<output name="lsu_dfq_rd_vld_d1"/>
<output name="dfq_byp_ff_en"/>
<output name="lsu_dfill_data_sel_hi"/>
<output name="lsu_ifill_pkt_vld"/>
<output name="cpx_fwd_pkt_en_cx"/>
<output name="lsu_cpxpkt_type_dcd_cx"/>
<output name="lsu_cpu_dcd_sel"/>
<output name="lsu_cpu_uhlf_sel"/>
<output name="lsu_iobrdge_rply_data_sel"/>
<output name="lsu_iobrdge_fwd_pkt_vld"/>
<output name="lsu_tlu_cpx_vld"/>
<output name="lsu_tlu_cpx_req"/>
<output name="lsu_tlu_intpkt"/>
<output name="ld_sec_active"/>
<output name="dfq_byp_sel"/>
<output name="lsu_cpx_ld_dtag_perror_e"/>
<output name="lsu_cpx_ld_dcache_perror_e"/>
<output name="lsu_exu_rd_m"/>
<output name="lsu_spu_strm_ack_cmplt"/>
<output name="lsu_atm_st_cmplt_e"/>
<output name="dva_svld_e"/>
<output name="dfq_wptr_vld"/>
<output name="dfq_wptr"/>
<output name="lsu_dfq_flsh_cmplt"/>
<output name="dfq_rptr_vld"/>
<output name="dfq_rptr"/>
<output name="lsu_ifu_stallreq"/>
<output name="dva_snp_addr_e"/>
<output name="lsu_st_ack_dq_stb"/>
<output name="lsu_cpx_rmo_st_ack"/>
<output name="lsu_st_wr_dcache"/>
<output name="cpx_st_ack_tid0"/>
<output name="cpx_st_ack_tid1"/>
<output name="cpx_st_ack_tid2"/>
<output name="cpx_st_ack_tid3"/>
<output name="lsu_tlu_l2_dmiss"/>
<output name="lsu_l2fill_vld"/>
<output name="lsu_byp_ldd_oddrd_m"/>
<output name="lsu_pcx_fwd_reply"/>
<output name="lsu_fwdpkt_vld"/>
<output name="lsu_dcfill_active_e"/>
<output name="lsu_dfq_ld_vld"/>
<output name="lsu_fldd_vld_en"/>
<output name="lsu_dfill_dcd_thrd"/>
<output name="lsu_fwdpkt_dest"/>
<output name="dva_snp_bit_wr_en_e"/>
<output name="lsu_cpx_spc_inv_vld"/>
<output name="lsu_cpx_thrdid"/>
<output name="lsu_cpx_stack_dcfill_vld"/>
<output name="lsu_dfq_vld_entry_w"/>
<output name="lsu_cpx_stack_icfill_vld"/>
<output name="lsu_dfq_st_vld"/>
<output name="lsu_dfq_ldst_vld"/>
<output name="lsu_qdp2_dfq_ld_vld"/>
<output name="lsu_qdp2_dfq_st_vld"/>
<output name="lsu_cpx_stack_dcfill_vld_b130"/>
<output name="lsu_dfq_vld"/>
<output name="lsu_dfq_byp_ff_en"/>
<instance name="dffrl_async"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_buf_10x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="bw_u1_buf_30x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="dff"/>
<instance name="dffe"/>
<complexity cyclo1="38" cyclo2="38" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="37" />
<volume nNodes="1030" nStmts="0" nExprs="236" nInputs="125" nOutputs="62" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="237" nOther="557" />
</block>
<block name="lsu_qdp1">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<input name="lsu_dcache_iob_rd_w"/>
<input name="lsu_ramtest_rd_w"/>
<input name="lsu_pcx_rq_sz_b3"/>
<input name="lsu_diagnstc_data_sel"/>
<input name="pcx_pkt_src_sel"/>
<input name="lsu_stb_pcx_rvld_d1"/>
<input name="imiss_pcx_mx_sel"/>
<input name="fwd_int_fp_pcx_mx_sel"/>
<input name="spu_lsu_ldst_pckt"/>
<input name="tlu_lsu_pcxpkt"/>
<input name="const_cpuid"/>
<input name="ifu_pcx_pkt"/>
<input name="lmq_byp_data_en_w2"/>
<input name="lmq_byp_data_sel0"/>
<input name="lmq_byp_data_sel1"/>
<input name="lmq_byp_data_sel2"/>
<input name="lmq_byp_data_sel3"/>
<input name="lmq_byp_ldxa_sel0"/>
<input name="lmq_byp_ldxa_sel1"/>
<input name="lmq_byp_ldxa_sel2"/>
<input name="lmq_byp_ldxa_sel3"/>
<input name="lmq_byp_data_fmx_sel"/>
<input name="exu_lsu_rs3_data_e"/>
<input name="ifu_lsu_ldxa_data_w2"/>
<input name="tlu_lsu_int_ldxa_data_w2"/>
<input name="spu_lsu_ldxa_data_w2"/>
<input name="stb_rdata_ramd"/>
<input name="stb_rdata_ramc"/>
<input name="lmq_byp_misc_sel"/>
<input name="dfq_byp_sel"/>
<input name="ld_pcx_rq_sel"/>
<input name="ld_pcx_thrd"/>
<input name="lmq_enable"/>
<input name="ld_pcx_pkt_g"/>
<input name="ffu_lsu_data"/>
<input name="lsu_tlb_st_sel_m"/>
<input name="lsu_pcx_fwd_pkt"/>
<input name="lsu_pcx_fwd_reply"/>
<input name="lsu_diagnstc_dtagv_prty_invrt_e"/>
<input name="lsu_misc_rdata_w2"/>
<input name="lsu_stb_rd_tid"/>
<input name="lsu_iobrdge_rply_data_sel"/>
<input name="lsu_iobrdge_rd_data"/>
<input name="lsu_atomic_pkt2_bsel_g"/>
<input name="lsu_pcx_ld_dtag_perror_w2"/>
<input name="lsu_dcache_rdata_w"/>
<input name="lsu_va_wtchpt0_wr_en_l"/>
<input name="lsu_va_wtchpt1_wr_en_l"/>
<input name="lsu_va_wtchpt2_wr_en_l"/>
<input name="lsu_va_wtchpt3_wr_en_l"/>
<input name="thread0_m"/>
<input name="thread1_m"/>
<input name="thread2_m"/>
<input name="thread3_m"/>
<input name="lsu_thread_g"/>
<input name="lsu_ldst_va_m"/>
<input name="tlb_pgnum"/>
<input name="lsu_bld_pcx_rq"/>
<input name="lsu_bld_rq_addr"/>
<input name="lmq0_pcx_pkt_way"/>
<input name="lmq1_pcx_pkt_way"/>
<input name="lmq2_pcx_pkt_way"/>
<input name="lmq3_pcx_pkt_way"/>
<input name="lsu_dfq_ld_vld"/>
<input name="lsu_ifu_asi_data_en_l"/>
<input name="lsu_ld0_spec_vld_kill_w2"/>
<input name="lsu_ld1_spec_vld_kill_w2"/>
<input name="lsu_ld2_spec_vld_kill_w2"/>
<input name="lsu_ld3_spec_vld_kill_w2"/>
<input name="lsu_fwd_rply_sz1_unc"/>
<input name="rst_tri_en"/>
<input name="lsu_l2fill_data"/>
<input name="l2fill_vld_m"/>
<input name="ld_thrd_byp_sel_m"/>
<output name="so"/>
<output name="lsu_va_match_m"/>
<output name="lsu_va_wtchpt_addr"/>
<output name="spc_pcx_data_pa"/>
<output name="dtag_wdata_m"/>
<output name="lmq0_byp_misc_sz"/>
<output name="lmq1_byp_misc_sz"/>
<output name="lmq2_byp_misc_sz"/>
<output name="lmq3_byp_misc_sz"/>
<output name="lsu_byp_misc_sz_e"/>
<output name="lsu_l2fill_sign_extend_m"/>
<output name="lsu_l2fill_bendian_m"/>
<output name="lmq0_l2fill_fpld"/>
<output name="lmq1_l2fill_fpld"/>
<output name="lmq2_l2fill_fpld"/>
<output name="lmq3_l2fill_fpld"/>
<output name="lmq_ld_rd1"/>
<output name="lmq0_ncache_ld"/>
<output name="lmq1_ncache_ld"/>
<output name="lmq2_ncache_ld"/>
<output name="lmq3_ncache_ld"/>
<output name="lmq0_ld_rq_type"/>
<output name="lmq1_ld_rq_type"/>
<output name="lmq2_ld_rq_type"/>
<output name="lmq3_ld_rq_type"/>
<output name="lmq0_ldd_vld"/>
<output name="lmq1_ldd_vld"/>
<output name="lmq2_ldd_vld"/>
<output name="lmq3_ldd_vld"/>
<output name="ld_sec_hit_thrd0"/>
<output name="ld_sec_hit_thrd1"/>
<output name="ld_sec_hit_thrd2"/>
<output name="ld_sec_hit_thrd3"/>
<output name="lmq0_pcx_pkt_addr"/>
<output name="lmq1_pcx_pkt_addr"/>
<output name="lmq2_pcx_pkt_addr"/>
<output name="lmq3_pcx_pkt_addr"/>
<output name="lsu_mmu_rs3_data_g"/>
<output name="lsu_tlu_rs3_data_g"/>
<output name="lsu_diagnstc_wr_data_b0"/>
<output name="lsu_diagnstc_wr_data_e"/>
<output name="lsu_ifu_stxa_data"/>
<output name="lsu_ifu_ld_icache_index"/>
<output name="lsu_ifu_ld_pcxpkt_tid"/>
<output name="lsu_error_pa_m"/>
<output name="lsu_pref_pcx_req"/>
<output name="st_rs3_data_g"/>
<output name="lsu_ldst_va_way_g"/>
<output name="dcache_alt_data_w0_m"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="clken_buf"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="1308" nStmts="0" nExprs="453" nInputs="78" nOutputs="49" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="158" nOther="697" />
</block>
<block name="lsu_qdp2">
<input name="rst_tri_en"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="lsu_dfill_data_sel_hi"/>
<input name="dfq_byp_ff_en"/>
<input name="dfq_rd_vld_d1"/>
<input name="dfq_rdata"/>
<input name="cpx_spc_data_cx"/>
<input name="stb_rdata_ramd_buf"/>
<input name="stb_rdata_ramd_b74_buf"/>
<input name="stb_rdata_ramc_buf"/>
<input name="lsu_stb_pcx_rvld_d1"/>
<input name="lsu_diagnstc_wr_data_e"/>
<input name="lsu_diagnstc_dc_prty_invrt_e"/>
<input name="mbist_write_data"/>
<input name="cpx_fwd_pkt_en_cx"/>
<input name="lsu_cpu_dcd_sel"/>
<input name="lsu_cpu_uhlf_sel"/>
<input name="lsu_cpxpkt_type_dcd_cx"/>
<input name="lsu_dc_iob_access_e"/>
<input name="lsu_dcfill_data_mx_sel_e"/>
<input name="lsu_cpx_spc_inv_vld"/>
<input name="lsu_cpx_thrdid"/>
<input name="lsu_cpx_stack_dcfill_vld"/>
<input name="pcx_rq_for_stb_d1"/>
<input name="lsu_dfq_ld_vld"/>
<input name="lsu_dfq_st_vld"/>
<input name="lsu_dfq_ldst_vld"/>
<output name="so"/>
<output name="lsu_l2fill_data"/>
<output name="dfq_wdata"/>
<output name="dfq_tid"/>
<output name="lsu_dcache_fill_data_e"/>
<output name="lsu_ifill_pkt"/>
<output name="lsu_pcx_fwd_pkt"/>
<output name="lsu_cpx_pkt_strm_ack"/>
<output name="lsu_cpx_pkt_vld"/>
<output name="lsu_cpx_pkt_atm_st_cmplt"/>
<output name="lsu_cpx_pkt_tid"/>
<output name="lsu_cpx_pkt_invwy"/>
<output name="lsu_cpx_pkt_inv_pa"/>
<output name="lsu_cpx_pkt_l2miss"/>
<output name="lsu_dfq_byp_invwy_vld"/>
<output name="lsu_dfq_byp_type"/>
<output name="lsu_dfq_byp_flush"/>
<output name="lsu_dfq_byp_tid"/>
<output name="lsu_cpu_inv_data_b13to9"/>
<output name="lsu_cpu_inv_data_b7to2"/>
<output name="lsu_cpu_inv_data_b0"/>
<output name="lsu_iobrdge_wr_data"/>
<output name="lsu_iobrdge_tap_rq_type"/>
<output name="lsu_cpx_pkt_perror_dinv"/>
<output name="lsu_cpx_pkt_perror_iinv"/>
<output name="lsu_cpx_pkt_perror_set"/>
<output name="lsu_cpx_pkt_ld_err"/>
<output name="lsu_dfq_byp_binit_st"/>
<output name="lsu_cpx_pkt_binit_st"/>
<output name="lsu_cpx_pkt_prefetch"/>
<output name="lsu_cpx_pkt_prefetch2"/>
<output name="lsu_dfq_byp_cpx_inv"/>
<output name="lsu_dfq_byp_stack_adr_b54"/>
<output name="lsu_dfq_byp_stack_wrway"/>
<output name="lsu_dfq_byp_atm"/>
<output name="dcache_iob_addr_e"/>
<output name="st_dcfill_addr"/>
<output name="lsu_st_way_e"/>
<output name="lsu_dcache_iob_way_e"/>
<output name="lsu_st_dcfill_size_e"/>
<output name="lsu_cpx_pkt_ifill_type"/>
<output name="lsu_cpx_pkt_atomic"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="lsu_dc_parity_gen"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="562" nStmts="0" nExprs="191" nInputs="29" nOutputs="42" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="58" nOther="313" />
</block>
<block name="lsu_rrobin_picker2">
<input name="rclk"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="si"/>
<input name="se"/>
<input name="events"/>
<input name="events_picked"/>
<input name="thread_force"/>
<output name="so"/>
<output name="pick_one_hot"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="74" nStmts="0" nExprs="15" nInputs="8" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="24" nOther="35" />
</block>
<block name="lsu_stb_ctl">
<input name="rclk"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="si"/>
<input name="se"/>
<input name="thrd_en_g"/>
<input name="cpx_st_ack_tid"/>
<input name="pcx_rq_for_stb"/>
<input name="st_ack_dq_stb"/>
<input name="stb_flush_st_g"/>
<input name="stb_cam_wvld_m"/>
<input name="lsu_blk_st_m"/>
<input name="tlb_pgnum_g"/>
<input name="pcx_req_squash"/>
<input name="flshinst_rst"/>
<input name="lsu_stbctl_flush_pipe_w"/>
<input name="flsh_inst_m"/>
<input name="stb_state_si_0"/>
<input name="stb_state_si_1"/>
<input name="stb_state_si_2"/>
<input name="stb_state_si_3"/>
<input name="stb_state_si_4"/>
<input name="stb_state_si_5"/>
<input name="stb_state_si_6"/>
<input name="stb_state_si_7"/>
<input name="stb_state_rtype_0"/>
<input name="stb_state_rtype_1"/>
<input name="stb_state_rtype_2"/>
<input name="stb_state_rtype_3"/>
<input name="stb_state_rtype_4"/>
<input name="stb_state_rtype_5"/>
<input name="stb_state_rtype_6"/>
<input name="stb_state_rtype_7"/>
<input name="stb_state_rmo"/>
<input name="stb_alt_sel"/>
<input name="stb_alt_addr"/>
<input name="lsu_dtlb_bypass_e"/>
<input name="tlb_cam_hit"/>
<input name="st_dtlb_perr_g"/>
<input name="lsu_outstanding_rmo_st_max"/>
<output name="so"/>
<output name="stb_clk_en_l"/>
<output name="stb_crnt_ack_id"/>
<output name="lsu_stb_empty"/>
<output name="stb_l2bnk_addr"/>
<output name="stb_atm_rq_type"/>
<output name="stb_wrptr"/>
<output name="stb_rd_for_pcx"/>
<output name="stb_pcx_rptr"/>
<output name="stb_wrptr_prev"/>
<output name="stb_state_ced_mod"/>
<output name="stb_state_vld_out"/>
<output name="lsu_stbcnt"/>
<output name="stb_rmo_st_issue"/>
<output name="stb_full"/>
<output name="st_pcx_rq_kill_w2"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="19" cyclo2="19" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="18" />
<volume nNodes="495" nStmts="0" nExprs="135" nInputs="40" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="90" nOther="270" />
</block>
<block name="lsu_stb_ctldp">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="stb_clk_en_l"/>
<input name="lsu_stb_va_m"/>
<input name="lsu_st_rq_type_m"/>
<input name="lsu_st_rmo_m"/>
<output name="so"/>
<output name="stb_state_si_0"/>
<output name="stb_state_si_1"/>
<output name="stb_state_si_2"/>
<output name="stb_state_si_3"/>
<output name="stb_state_si_4"/>
<output name="stb_state_si_5"/>
<output name="stb_state_si_6"/>
<output name="stb_state_si_7"/>
<output name="stb_state_rtype_0"/>
<output name="stb_state_rtype_1"/>
<output name="stb_state_rtype_2"/>
<output name="stb_state_rtype_3"/>
<output name="stb_state_rtype_4"/>
<output name="stb_state_rtype_5"/>
<output name="stb_state_rtype_6"/>
<output name="stb_state_rtype_7"/>
<output name="stb_state_rmo"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="203" nStmts="0" nExprs="72" nInputs="7" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="130" />
</block>
<block name="lsu_stb_rwctl">
<input name="rclk"/>
<input name="rst_tri_en"/>
<input name="si"/>
<input name="se"/>
<input name="ld_inst_vld_e"/>
<input name="ldst_sz_e"/>
<input name="st_inst_vld_e"/>
<input name="stb_pcx_rptr0"/>
<input name="stb_wrptr0"/>
<input name="stb_pcx_rptr1"/>
<input name="stb_wrptr1"/>
<input name="stb_pcx_rptr2"/>
<input name="stb_wrptr2"/>
<input name="stb_pcx_rptr3"/>
<input name="stb_wrptr3"/>
<input name="stb_cam_hit_ptr"/>
<input name="stb_cam_hit"/>
<input name="lsu_ldst_va_m"/>
<input name="sta_internal_m"/>
<input name="ifu_tlu_thrid_e"/>
<input name="tlu_exu_early_flush_pipe_w"/>
<input name="lsu_ttype_vld_m2"/>
<input name="ifu_lsu_flush_w"/>
<input name="lsu_defr_trp_taken_g"/>
<input name="ifu_lsu_casa_e"/>
<input name="ifu_lsu_ldstub_e"/>
<input name="ifu_lsu_swap_e"/>
<input name="ifu_lsu_ldst_dbl_e"/>
<input name="stb_state_ced0"/>
<input name="stb_state_ced1"/>
<input name="stb_state_ced2"/>
<input name="stb_state_ced3"/>
<input name="stb_ld_full_raw"/>
<input name="stb_ld_partial_raw"/>
<input name="stb_wrptr0_prev"/>
<input name="stb_wrptr1_prev"/>
<input name="stb_wrptr2_prev"/>
<input name="stb_wrptr3_prev"/>
<input name="ifu_lsu_alt_space_e"/>
<input name="ifu_lsu_ldst_fp_e"/>
<input name="lsu_quad_asi_e"/>
<input name="lsu_st_rmo_m"/>
<input name="lsu_bst_in_pipe_m"/>
<input name="ffu_lsu_kill_fst_w"/>
<input name="ffu_lsu_blk_st_e"/>
<input name="ffu_lsu_blk_st_tid_m"/>
<input name="ffu_lsu_blk_st_va_e"/>
<input name="lsu_snap_blk_st_m"/>
<input name="tlb_pgnum_b39_g"/>
<input name="lsu_stb_empty"/>
<input name="ifu_tlu_flsh_inst_e"/>
<input name="stb_cam_mhit"/>
<input name="ifu_tlu_inst_vld_m"/>
<input name="lsu_st_pcx_rq_pick"/>
<input name="lsu_st_pcx_rq_vld"/>
<input name="stb_rdata_ramc_b8t0"/>
<input name="lsu_stbcnt0"/>
<input name="lsu_stbcnt1"/>
<input name="lsu_stbcnt2"/>
<input name="lsu_stbcnt3"/>
<output name="so"/>
<output name="lsu_stbctl_flush_pipe_w"/>
<output name="stb_cam_wr_no_ivld_m"/>
<output name="ld_rawp_st_ced_w2"/>
<output name="stb_data_wr_ptr"/>
<output name="stb_data_wptr_vld"/>
<output name="stb_data_rd_ptr"/>
<output name="stb_data_rptr_vld"/>
<output name="stb_wdata_ramd_b75_b64"/>
<output name="stb_cam_cm_tid"/>
<output name="stb_ldst_byte_msk"/>
<output name="stb_ldst_byte_msk_min"/>
<output name="stb_cam_rw_ptr"/>
<output name="stb_cam_wptr_vld"/>
<output name="stb_cam_rptr_vld"/>
<output name="lsu_st_sz_bhww_m"/>
<output name="lsu_st_sz_dw_m"/>
<output name="lsu_st_sz_bhw_m"/>
<output name="lsu_st_sz_wdw_m"/>
<output name="lsu_st_sz_b_m"/>
<output name="lsu_st_sz_w_m"/>
<output name="lsu_st_sz_hw_m"/>
<output name="lsu_st_sz_hww_m"/>
<output name="ld_rawp_st_ackid_w2"/>
<output name="stb_flush_st_g"/>
<output name="stb_cam_wvld_m"/>
<output name="lsu_st_rq_type_m"/>
<output name="lsu_stb_data_early_sel_e"/>
<output name="lsu_stb_data_final_sel_m"/>
<output name="lsu_ldquad_inst_m"/>
<output name="stb_thrd_en_g"/>
<output name="flsh_inst_m"/>
<output name="lsu_stb_va_m"/>
<output name="lsu_stb_empty_buf"/>
<output name="lsu_spu_stb_empty"/>
<output name="ifu_tlu_inst_vld_m_bf1"/>
<output name="ifu_tlu_inst_vld_m_bf2"/>
<output name="lsu_ifu_stbcnt0"/>
<output name="lsu_ifu_stbcnt1"/>
<output name="lsu_ifu_stbcnt2"/>
<output name="lsu_ifu_stbcnt3"/>
<output name="lsu_ffu_stb_full0"/>
<output name="lsu_ffu_stb_full1"/>
<output name="lsu_ffu_stb_full2"/>
<output name="lsu_ffu_stb_full3"/>
<instance name="dff"/>
<instance name="bw_u1_buf_10x"/>
<instance name="bw_u1_buf_30x"/>
<instance name="bw_u1_buf_20x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_muxi21_2x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="bw_u1_minbuf_5x"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="26" cyclo2="26" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="25" />
<volume nNodes="562" nStmts="0" nExprs="128" nInputs="60" nOutputs="45" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="130" nOther="304" />
</block>
<block name="lsu_stb_rwdp">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="rst_tri_en"/>
<input name="exu_lsu_rs3_data_e"/>
<input name="lsu_stb_data_early_sel_e"/>
<input name="lsu_stb_data_final_sel_m"/>
<input name="exu_lsu_rs2_data_e"/>
<input name="lsu_st_sz_bhww_m"/>
<input name="lsu_st_sz_dw_m"/>
<input name="lsu_st_sz_bhw_m"/>
<input name="lsu_st_sz_wdw_m"/>
<input name="lsu_st_sz_b_m"/>
<input name="lsu_st_sz_w_m"/>
<input name="lsu_st_sz_hw_m"/>
<input name="lsu_st_sz_hww_m"/>
<input name="ffu_lsu_data"/>
<input name="lsu_st_hw_le_g"/>
<input name="lsu_st_w_or_dbl_le_g"/>
<input name="lsu_st_x_le_g"/>
<input name="lsu_swap_sel_default_g"/>
<input name="lsu_swap_sel_default_byte_7_2_g"/>
<input name="stb_rdata_ramd"/>
<input name="stb_rdata_ramd_b74"/>
<output name="so"/>
<output name="stb_rdata_ramd_buf"/>
<output name="stb_rdata_ramd_b74_buf"/>
<output name="lsu_stb_st_data_g"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="328" nStmts="0" nExprs="127" nInputs="24" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="23" nOther="178" />
</block>
<block name="lsu_tagdp">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="lsu_va_wtchpt_addr"/>
<input name="lsu_va_wtchpt_sel_g"/>
<input name="dva_vld_m"/>
<input name="dtag_rdata_w0_m"/>
<input name="dtag_rdata_w1_m"/>
<input name="dtag_rdata_w2_m"/>
<input name="dtag_rdata_w3_m"/>
<input name="lsu_dtag_rsel_m"/>
<input name="lsu_local_ldxa_data_g"/>
<input name="lsu_local_ldxa_sel_g"/>
<input name="lsu_tlb_rd_data"/>
<input name="lsu_local_ldxa_tlbrd_sel_g"/>
<input name="lsu_local_diagnstc_tagrd_sel_g"/>
<output name="so"/>
<output name="lsu_misc_rdata_w2"/>
<output name="lsu_rd_dtag_parity_g"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="174" nStmts="0" nExprs="55" nInputs="16" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="98" />
</block>
<block name="lsu_tlbdp">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="tlb_rd_tte_tag"/>
<input name="tlb_rd_tte_data"/>
<input name="lsu_tlb_data_rd_vld_g"/>
<input name="tlb_pgnum"/>
<input name="asi_internal_m"/>
<input name="lsu_alt_space_m"/>
<input name="tlb_cam_hit"/>
<input name="ifu_lsu_ld_inst_e"/>
<input name="lsu_dtlb_bypass_e"/>
<input name="tlb_rd_tte_data_parity"/>
<input name="tlb_rd_tte_tag_parity"/>
<input name="cache_way_hit"/>
<output name="so"/>
<output name="lsu_tlb_rd_data"/>
<output name="tlb_pgnum_buf"/>
<output name="tlb_pgnum_buf2"/>
<output name="tlb_rd_tte_data_ie_buf"/>
<output name="stb_cam_vld"/>
<output name="tte_data_parity_error"/>
<output name="tte_tag_parity_error"/>
<output name="cache_way_hit_buf1"/>
<output name="cache_way_hit_buf2"/>
<output name="lsu_tlu_tte_pg_sz_g"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="86" nStmts="0" nExprs="10" nInputs="15" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="33" nOther="43" />
</block>
<block name="sparc_mul_cntl">
<input name="rclk"/>
<input name="rst_l"/>
<input name="ecl_mul_req_vld"/>
<input name="spu_mul_req_vld"/>
<input name="spu_mul_acc"/>
<input name="spu_mul_areg_shf"/>
<input name="spu_mul_areg_rst"/>
<input name="spu_mul_mulres_lshft"/>
<output name="c0_act"/>
<output name="spick"/>
<output name="byp_sel"/>
<output name="byp_imm"/>
<output name="acc_imm"/>
<output name="acc_actc2"/>
<output name="acc_actc3"/>
<output name="acc_actc5"/>
<output name="acc_reg_enb"/>
<output name="acc_reg_rst"/>
<output name="acc_reg_shf"/>
<output name="x2"/>
<output name="mul_ecl_ack"/>
<output name="mul_spu_ack"/>
<output name="mul_spu_shf_ack"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="61" nStmts="0" nExprs="0" nInputs="8" nOutputs="15" nParams="0" nAlwaysClocks="2" nBAssign="0" nNBAssign="13" nWAssign="18" nOther="28" />
</block>
<block name="sparc_mul_dp">
<input name="ecl_mul_rs1_data"/>
<input name="ecl_mul_rs2_data"/>
<input name="spu_mul_op1_data"/>
<input name="spu_mul_op2_data"/>
<input name="valid"/>
<input name="spick"/>
<input name="byp_sel"/>
<input name="byp_imm"/>
<input name="acc_imm"/>
<input name="acc_actc2"/>
<input name="acc_actc3"/>
<input name="acc_actc5"/>
<input name="acc_reg_enb"/>
<input name="acc_reg_rst"/>
<input name="acc_reg_shf"/>
<input name="x2"/>
<input name="rst_l"/>
<input name="si"/>
<input name="se"/>
<input name="rclk"/>
<output name="so"/>
<output name="mul_data_out"/>
<instance name="mul64"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="clken_buf"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="97" nStmts="0" nExprs="25" nInputs="20" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="58" />
</block>
<block name="sparc_mul_top">
<input name="rclk"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="si"/>
<input name="se"/>
<input name="exu_mul_input_vld"/>
<input name="exu_mul_rs1_data"/>
<input name="exu_mul_rs2_data"/>
<input name="spu_mul_req_vld"/>
<input name="spu_mul_acc"/>
<input name="spu_mul_areg_shf"/>
<input name="spu_mul_areg_rst"/>
<input name="spu_mul_op1_data"/>
<input name="spu_mul_op2_data"/>
<input name="spu_mul_mulres_lshft"/>
<output name="so"/>
<output name="mul_exu_ack"/>
<output name="mul_spu_ack"/>
<output name="mul_spu_shf_ack"/>
<output name="mul_data_out"/>
<instance name="dffrl_async"/>
<instance name="sparc_mul_cntl"/>
<instance name="sparc_mul_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="125" nStmts="0" nExprs="48" nInputs="15" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="76" />
</block>
<block name="bw_clk_cl_sparc_cmp">
<input name="adbginit_l"/>
<input name="arst_l"/>
<input name="cluster_cken"/>
<input name="gclk"/>
<input name="gdbginit_l"/>
<input name="grst_l"/>
<input name="se"/>
<input name="si"/>
<output name="cluster_grst_l"/>
<output name="dbginit_l"/>
<output name="rclk"/>
<output name="so"/>
<instance name="cluster_header"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="cpx_spc_buf">
<input name="cpx_spc_data_cx2"/>
<input name="cpx_spc_data_rdy_cx2"/>
<output name="cpx_spc_data_cx2_buf"/>
<output name="cpx_spc_data_rdy_cx2_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="7" nStmts="0" nExprs="0" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="5" />
</block>
<block name="cpx_spc_rpt">
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<input name="cpx_spc_data_cx2"/>
<input name="cpx_spc_data_rdy_cx2"/>
<output name="so"/>
<output name="cpx_spc_data_cx3"/>
<output name="cpx_spc_data_rdy_cx3"/>
<output name="cpx_spc_data_cx3_b144to140"/>
<output name="cpx_spc_data_cx3_b120to118"/>
<output name="cpx_spc_data_cx3_b0"/>
<output name="cpx_spc_data_cx3_b4"/>
<output name="cpx_spc_data_cx3_b8"/>
<output name="cpx_spc_data_cx3_b12"/>
<output name="cpx_spc_data_cx3_b16"/>
<output name="cpx_spc_data_cx3_b20"/>
<output name="cpx_spc_data_cx3_b24"/>
<output name="cpx_spc_data_cx3_b28"/>
<output name="cpx_spc_data_cx3_b32"/>
<output name="cpx_spc_data_cx3_b35"/>
<output name="cpx_spc_data_cx3_b38"/>
<output name="cpx_spc_data_cx3_b41"/>
<output name="cpx_spc_data_cx3_b44"/>
<output name="cpx_spc_data_cx3_b47"/>
<output name="cpx_spc_data_cx3_b50"/>
<output name="cpx_spc_data_cx3_b53"/>
<output name="cpx_spc_data_cx3_b56"/>
<output name="cpx_spc_data_cx3_b60"/>
<output name="cpx_spc_data_cx3_b64"/>
<output name="cpx_spc_data_cx3_b68"/>
<output name="cpx_spc_data_cx3_b72"/>
<output name="cpx_spc_data_cx3_b76"/>
<output name="cpx_spc_data_cx3_b80"/>
<output name="cpx_spc_data_cx3_b84"/>
<output name="cpx_spc_data_cx3_b88"/>
<output name="cpx_spc_data_cx3_b91"/>
<output name="cpx_spc_data_cx3_b94"/>
<output name="cpx_spc_data_cx3_b97"/>
<output name="cpx_spc_data_cx3_b100"/>
<output name="cpx_spc_data_cx3_b103"/>
<output name="cpx_spc_data_cx3_b106"/>
<output name="cpx_spc_data_cx3_b109"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="82" nStmts="0" nExprs="0" nInputs="5" nOutputs="37" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="2" nWAssign="34" nOther="45" />
</block>
<block name="sparc">
<input name="pcx_spc_grant_px"/>
<input name="cpx_spc_data_rdy_cx2"/>
<input name="cpx_spc_data_cx2"/>
<input name="const_cpuid"/>
<input name="const_maskid"/>
<input name="ctu_tck"/>
<input name="ctu_sscan_se"/>
<input name="ctu_sscan_snap"/>
<input name="ctu_sscan_tid"/>
<input name="ctu_tst_mbist_enable"/>
<input name="efc_spc_fuse_clk1"/>
<input name="efc_spc_fuse_clk2"/>
<input name="efc_spc_ifuse_ashift"/>
<input name="efc_spc_ifuse_dshift"/>
<input name="efc_spc_ifuse_data"/>
<input name="efc_spc_dfuse_ashift"/>
<input name="efc_spc_dfuse_dshift"/>
<input name="efc_spc_dfuse_data"/>
<input name="ctu_tst_macrotest"/>
<input name="ctu_tst_scan_disable"/>
<input name="ctu_tst_short_chain"/>
<input name="global_shift_enable"/>
<input name="ctu_tst_scanmode"/>
<input name="spc_scanin0"/>
<input name="spc_scanin1"/>
<input name="cluster_cken"/>
<input name="gclk"/>
<input name="cmp_grst_l"/>
<input name="cmp_arst_l"/>
<input name="ctu_tst_pre_grst_l"/>
<input name="adbginit_l"/>
<input name="gdbginit_l"/>
<output name="spc_pcx_req_pq"/>
<output name="spc_pcx_atom_pq"/>
<output name="spc_pcx_data_pa"/>
<output name="spc_sscan_so"/>
<output name="spc_scanout0"/>
<output name="spc_scanout1"/>
<output name="tst_ctu_mbist_done"/>
<output name="tst_ctu_mbist_fail"/>
<output name="spc_efc_ifuse_data"/>
<output name="spc_efc_dfuse_data"/>
<instance name="cpx_spc_buf"/>
<instance name="cpx_spc_rpt"/>
<instance name="sparc_ifu"/>
<instance name="lsu"/>
<instance name="sparc_exu"/>
<instance name="tlu"/>
<instance name="spu"/>
<instance name="sparc_mul_top"/>
<instance name="sparc_ffu"/>
<instance name="test_stub_bist"/>
<instance name="bw_clk_cl_sparc_cmp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2423" nStmts="0" nExprs="1183" nInputs="32" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="1240" />
</block>
<block name="spc_pcx_buf">
<input name="spc_pcx_data_pa_buf"/>
<input name="spc_pcx_atom_pq_buf"/>
<input name="spc_pcx_req_pq_buf"/>
<input name="pcx_spc_grant_px"/>
<output name="spc_pcx_data_pa"/>
<output name="spc_pcx_atom_pq"/>
<output name="spc_pcx_req_pq"/>
<output name="pcx_spc_grant_px_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="13" nStmts="0" nExprs="0" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="9" />
</block>
<block name="spu">
<input name="si1"/>
<input name="short_si0"/>
<input name="short_si1"/>
<input name="se"/>
<input name="rclk"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="mem_write_disable"/>
<input name="mux_drive_disable"/>
<input name="sehold"/>
<input name="tlu_spu_flush_w"/>
<input name="ifu_spu_flush_w"/>
<input name="const_cpuid"/>
<input name="cpx_spu_data_cx"/>
<input name="lsu_spu_ldst_ack"/>
<input name="mul_spu_ack"/>
<input name="mul_spu_shf_ack"/>
<input name="mul_data_out"/>
<input name="lsu_spu_asi_state_e"/>
<input name="ifu_spu_inst_vld_w"/>
<input name="ifu_lsu_ld_inst_e"/>
<input name="ifu_lsu_st_inst_e"/>
<input name="ifu_lsu_alt_space_e"/>
<input name="ifu_tlu_thrid_e"/>
<input name="exu_lsu_ldst_va_e"/>
<input name="exu_lsu_rs3_data_e"/>
<input name="ifu_spu_trap_ack"/>
<input name="lsu_spu_stb_empty"/>
<input name="lsu_spu_strm_ack_cmplt"/>
<input name="lsu_spu_early_flush_g"/>
<input name="exu_spu_rsrv_data_e"/>
<input name="ifu_spu_nceen"/>
<input name="lsu_mamem_mrgn"/>
<input name="mem_bypass"/>
<output name="so1"/>
<output name="short_so1"/>
<output name="short_so0"/>
<output name="spu_ifu_ttype_w2"/>
<output name="spu_ifu_ttype_vld_w2"/>
<output name="spu_ifu_ttype_tid_w2"/>
<output name="spu_lsu_ldst_pckt"/>
<output name="spu_mul_req_vld"/>
<output name="spu_mul_areg_shf"/>
<output name="spu_mul_areg_rst"/>
<output name="spu_mul_acc"/>
<output name="spu_mul_op1_data"/>
<output name="spu_mul_op2_data"/>
<output name="spu_lsu_ldxa_data_w2"/>
<output name="spu_lsu_ldxa_data_vld_w2"/>
<output name="spu_lsu_ldxa_tid_w2"/>
<output name="spu_lsu_stxa_ack"/>
<output name="spu_lsu_stxa_ack_tid"/>
<output name="spu_mul_mulres_lshft"/>
<output name="spu_tlu_rsrv_illgl_m"/>
<output name="spu_ifu_corr_err_w2"/>
<output name="spu_ifu_unc_err_w1"/>
<output name="spu_lsu_unc_error_w2"/>
<output name="spu_ifu_err_addr_w2"/>
<output name="spu_ifu_mamem_err_w1"/>
<output name="spu_ifu_int_w2"/>
<output name="spu_lsu_ldxa_illgl_va_w2"/>
<instance name="spu_lsurpt"/>
<instance name="spu_lsurpt1"/>
<instance name="bw_r_idct"/>
<instance name="spu_madp"/>
<instance name="spu_ctl"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="463" nStmts="0" nExprs="198" nInputs="34" nOutputs="27" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="265" />
</block>
<block name="spu_ctl">
<input name="lsu_spu_stb_empty"/>
<input name="cpx_spu_data_cx"/>
<input name="lsu_spu_ldst_ack"/>
<input name="ifu_spu_trap_ack"/>
<input name="lsu_tlu_st_rs3_data_g"/>
<input name="spu_lsurpt1_rsrv_data_e"/>
<input name="spu_madp_mpa_addr"/>
<input name="mul_data_out"/>
<input name="rclk"/>
<input name="exu_lsu_ldst_va_e"/>
<input name="ifu_lsu_alt_space_e"/>
<input name="ifu_lsu_ld_inst_e"/>
<input name="ifu_lsu_st_inst_e"/>
<input name="ifu_spu_inst_vld_w"/>
<input name="ifu_tlu_thrid_e"/>
<input name="lsu_spu_asi_state_e"/>
<input name="mul_spu_ack"/>
<input name="mul_spu_shf_ack"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="se"/>
<input name="si"/>
<input name="spu_madp_cout_oprnd_sub_mod"/>
<input name="spu_madp_e_eq_one"/>
<input name="spu_madp_m_eq_n"/>
<input name="spu_madp_m_lt_n"/>
<input name="spu_madp_perr"/>
<input name="lsu_spu_early_flush_g"/>
<input name="tlu_spu_flush_w"/>
<input name="ifu_spu_flush_w"/>
<input name="cpuid"/>
<input name="ifu_spu_nceen"/>
<input name="lsu_spu_strm_ack_cmplt"/>
<input name="mux_drive_disable"/>
<input name="mem_bypass"/>
<input name="sehold"/>
<input name="spu_madp_maaddr_reg"/>
<output name="spu_mul_mulres_lshft"/>
<output name="spu_mamul_oprnd2_bypass"/>
<output name="spu_mactl_ldop"/>
<output name="spu_ifu_corr_err_w2"/>
<output name="spu_ifu_unc_err_w"/>
<output name="spu_lsu_unc_error_w"/>
<output name="spu_ifu_mamem_err_w"/>
<output name="spu_ifu_int_w2"/>
<output name="spu_lsu_ldxa_illgl_va_w2"/>
<output name="spu_mactl_mem_reset_l"/>
<output name="spu_wen_pcx_7170_sel"/>
<output name="spu_wen_pcx_wen"/>
<output name="spu_wen_pckt_req"/>
<output name="so"/>
<output name="spu_ifu_ttype_tid_w"/>
<output name="spu_ifu_ttype_vld_w2"/>
<output name="spu_ifu_ttype_w2"/>
<output name="spu_lsu_ldxa_data_vld_w2"/>
<output name="spu_lsu_ldxa_tid_w2"/>
<output name="spu_lsu_stxa_ack"/>
<output name="spu_lsu_stxa_ack_tid"/>
<output name="spu_maaddr_memindx"/>
<output name="spu_maaddr_mamem_eveodd_sel_l"/>
<output name="spu_maaddr_mpa_addrinc"/>
<output name="spu_maaddr_mpa_incr_val"/>
<output name="spu_maaddr_mpa_wen"/>
<output name="spu_mactl_force_perr"/>
<output name="spu_mactl_madp_parflop_wen"/>
<output name="spu_mactl_mamem_ren"/>
<output name="spu_mactl_mamem_wen"/>
<output name="spu_mactl_memeve_wen"/>
<output name="spu_mactl_memmxsel_l"/>
<output name="spu_mactl_memodd_wen"/>
<output name="spu_mactl_mpa_sel"/>
<output name="spu_maexp_e_data_wen"/>
<output name="spu_maexp_shift_e"/>
<output name="spu_mamul_oprnd1_mxsel_l"/>
<output name="spu_mamul_oprnd1_wen"/>
<output name="spu_mamul_oprnd2_wen"/>
<output name="spu_mared_cin_oprnd_sub_mod"/>
<output name="spu_mared_data_sel_l"/>
<output name="spu_mared_rdn_wen"/>
<output name="spu_mul_acc"/>
<output name="spu_mul_areg_rst"/>
<output name="spu_mul_areg_shf"/>
<output name="spu_mul_req_vld"/>
<output name="spu_tlu_rsrv_illgl_m"/>
<output name="spu_wen_ldst_pcx_vld"/>
<output name="spu_mactl_ldxa_data_w_sel_l"/>
<output name="spu_mactl_ldxa_data_w_select"/>
<output name="spu_mactl_mpa_wen"/>
<output name="spu_mactl_maaddr_wen"/>
<output name="spu_mactl_manp_wen"/>
<output name="spu_wen_maln_wen"/>
<output name="spu_mactl_mactl_reg"/>
<instance name="spu_wen"/>
<instance name="spu_mast"/>
<instance name="spu_mald"/>
<instance name="spu_mactl"/>
<instance name="spu_maaddr"/>
<instance name="spu_mamul"/>
<instance name="spu_mared"/>
<instance name="spu_maexp"/>
<instance name="spu_maaeqb"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="968" nStmts="0" nExprs="433" nInputs="37" nOutputs="55" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="535" />
</block>
<block name="spu_lsurpt">
<input name="spu_lsurpt_ldxa_data_in"/>
<input name="spu_lsurpt_ldst_pckt_in"/>
<input name="spu_lsurpt_cpx_data_in"/>
<output name="spu_lsurpt_ldxa_data_out"/>
<output name="spu_lsurpt_ldst_pckt_out"/>
<output name="spu_lsurpt_cpx_data_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="10" nStmts="0" nExprs="0" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="7" />
</block>
<block name="spu_lsurpt1">
<input name="rclk"/>
<input name="reset_l"/>
<input name="se"/>
<input name="si"/>
<input name="spu_madp_ldxa_data"/>
<input name="spu_ldstreq_pcx"/>
<input name="spu_ctl_ldxa_data_vld_w2"/>
<input name="spu_ctl_ldxa_tid_w2"/>
<input name="exu_lsu_rs3_data_e"/>
<input name="spu_ctl_ldxa_illgl_va_w"/>
<input name="lsu_spu_stb_empty"/>
<input name="spu_lsurpt_cpx_data_in"/>
<input name="spu_wen_pcx_wen"/>
<input name="spu_wen_pcx_7170_sel"/>
<input name="spu_ifu_ttype_tid_w"/>
<input name="spu_lsu_unc_error_w"/>
<input name="spu_lsu_stxa_ack_tid_ctl"/>
<output name="spu_lsu_ldst_pckt"/>
<output name="spu_lsu_ldxa_data_w2"/>
<output name="spu_lsu_ldxa_data_vld_w2"/>
<output name="spu_lsu_ldxa_tid_w2"/>
<output name="spu_lsurpt1_rs3_data_g2"/>
<output name="spu_lsu_ldxa_illgl_va_w2"/>
<output name="spu_lsurpt1_stb_empty"/>
<output name="spu_lsurpt_cpx_data_out"/>
<output name="spu_ifu_ttype_tid_w2"/>
<output name="spu_lsu_unc_error_w2"/>
<output name="spu_ifu_err_addr_w2"/>
<output name="spu_lsu_stxa_ack_tid"/>
<output name="so"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="224" nStmts="0" nExprs="74" nInputs="17" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="145" />
</block>
<block name="spu_maaddr">
<input name="reset"/>
<input name="rclk"/>
<input name="se"/>
<input name="spu_mald_force_mpa_add16"/>
<input name="spu_mactl_ldop"/>
<input name="spu_madp_maaddr_reg_in"/>
<input name="spu_madp_mactl_reg"/>
<input name="spu_mald_maaddr_addrinc"/>
<input name="spu_mald_mpa_addrinc"/>
<input name="spu_mast_maaddr_addrinc"/>
<input name="spu_mast_mpa_addrinc"/>
<input name="spu_mamul_memwen"/>
<input name="spu_mamul_rst_iptr"/>
<input name="spu_mamul_rst_jptr"/>
<input name="spu_mamul_incr_iptr"/>
<input name="spu_mamul_incr_jptr"/>
<input name="spu_mamul_a_rd_oprnd_sel"/>
<input name="spu_mamul_ax_rd_oprnd_sel"/>
<input name="spu_mamul_b_rd_oprnd_sel"/>
<input name="spu_mamul_ba_rd_oprnd_sel"/>
<input name="spu_mamul_m_rd_oprnd_sel"/>
<input name="spu_mamul_n_rd_oprnd_sel"/>
<input name="spu_mamul_m_wr_oprnd_sel"/>
<input name="spu_mared_me_rd_oprnd_sel"/>
<input name="spu_mared_xe_wr_oprnd_sel"/>
<input name="spu_mamul_me_rd_oprnd_sel"/>
<input name="spu_mamul_me_wr_oprnd_sel"/>
<input name="spu_mamul_i_ptr_sel"/>
<input name="spu_mamul_iminus1_ptr_sel"/>
<input name="spu_mamul_j_ptr_sel"/>
<input name="spu_mamul_iminusj_ptr_sel"/>
<input name="spu_mamul_iminuslenminus1_sel"/>
<input name="spu_mamul_jjptr_wen"/>
<input name="spu_mactl_iss_pulse_pre"/>
<input name="spu_mactl_iss_pulse"/>
<input name="spu_mared_m_rd_oprnd_sel"/>
<input name="spu_mared_nm_rd_oprnd_sel"/>
<input name="spu_mared_x_wr_oprnd_sel"/>
<input name="spu_mared_a_rd_oprnd_sel"/>
<input name="spu_mared_nr_rd_oprnd_sel"/>
<input name="spu_mared_r_wr_oprnd_sel"/>
<input name="spu_mared_memwen"/>
<input name="spu_mared_j_ptr_sel"/>
<input name="spu_mared_update_jptr"/>
<input name="spu_mared_rst_jptr"/>
<input name="spu_mared_maxlen_wen"/>
<input name="spu_mared_cin_set_4sub"/>
<input name="spu_mast_memren"/>
<input name="spu_mared_start_wen"/>
<input name="spu_mared_start_sel"/>
<input name="spu_maexp_incr_es_ptr"/>
<input name="spu_maexp_e_rd_oprnd_sel"/>
<input name="spu_maexp_es_max_init"/>
<input name="spu_maexp_es_e_ptr_rst"/>
<input name="spu_madp_mpa_addr_3"/>
<input name="spu_maaeqb_memwen"/>
<input name="spu_maaeqb_irshft_sel"/>
<input name="spu_mared_update_redwr_jptr"/>
<input name="spu_mared_jjptr_wen"/>
<input name="spu_mamul_jjptr_sel"/>
<input name="mem_bypass"/>
<input name="sehold"/>
<input name="spu_mamul_rst"/>
<output name="spu_maaddr_len_neqz"/>
<output name="spu_maaddr_mpa1maddr0"/>
<output name="spu_maaddr_memindx"/>
<output name="spu_maaddr_mamem_eveodd_sel_l"/>
<output name="spu_maaddr_iequtwolenplus2"/>
<output name="spu_maaddr_iequtwolenplus1"/>
<output name="spu_maaddr_jequiminus1"/>
<output name="spu_maaddr_jequlen"/>
<output name="spu_maaddr_halfpnt_set"/>
<output name="spu_maaddr_len_eqmax"/>
<output name="spu_maaddr_esmod64"/>
<output name="spu_maaddr_esmax"/>
<output name="spu_maaddr_nooddwr_on_leneq1"/>
<output name="spu_maaddr_mpa_addrinc"/>
<output name="spu_maaddr_mpa_wen"/>
<output name="spu_maaddr_mpa_incr_val"/>
<output name="spu_maaddr_jequiminus1rshft"/>
<output name="spu_maaddr_iequtwolen"/>
<output name="spu_maaddr_ieven"/>
<output name="spu_maaddr_ieq0"/>
<output name="spu_maaddr_aequb"/>
<output name="spu_maaddr_len_cntr"/>
<output name="spu_maaddr_wrindx_0"/>
<output name="spu_maaddr_jptr_eqz_mared"/>
<instance name="dffe"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffre"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="688" nStmts="0" nExprs="209" nInputs="63" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="105" nOther="374" />
</block>
<block name="spu_maaeqb">
<input name="reset"/>
<input name="rclk"/>
<input name="se"/>
<input name="spu_maaddr_iequtwolenplus2"/>
<input name="spu_maaddr_iequtwolenplus1"/>
<input name="spu_maaddr_jequiminus1"/>
<input name="spu_maaddr_jequlen"/>
<input name="spu_maaddr_halfpnt_set"/>
<input name="mul_spu_ack"/>
<input name="mul_spu_shf_ack"/>
<input name="spu_mactl_mulop"/>
<input name="spu_mactl_iss_pulse_dly"/>
<input name="spu_maexp_start_mulred_aequb"/>
<input name="spu_mactl_expop"/>
<input name="spu_maaddr_jequiminus1rshft"/>
<input name="spu_maaddr_iequtwolen"/>
<input name="spu_maaddr_ieven"/>
<input name="spu_maaddr_ieq0"/>
<input name="spu_maaddr_aequb"/>
<input name="spu_mactl_kill_op"/>
<input name="spu_mactl_stxa_force_abort"/>
<output name="spu_maaeqb_memwen"/>
<output name="spu_maaeqb_memren"/>
<output name="spu_maaeqb_rst_iptr"/>
<output name="spu_maaeqb_rst_jptr"/>
<output name="spu_maaeqb_incr_iptr"/>
<output name="spu_maaeqb_incr_jptr"/>
<output name="spu_maaeqb_a_rd_oprnd_sel"/>
<output name="spu_maaeqb_ax_rd_oprnd_sel"/>
<output name="spu_maaeqb_m_rd_oprnd_sel"/>
<output name="spu_maaeqb_me_rd_oprnd_sel"/>
<output name="spu_maaeqb_n_rd_oprnd_sel"/>
<output name="spu_maaeqb_m_wr_oprnd_sel"/>
<output name="spu_maaeqb_me_wr_oprnd_sel"/>
<output name="spu_maaeqb_iminus1_ptr_sel"/>
<output name="spu_maaeqb_j_ptr_sel"/>
<output name="spu_maaeqb_iminusj_ptr_sel"/>
<output name="spu_maaeqb_iminuslenminus1_sel"/>
<output name="spu_maaeqb_irshft_sel"/>
<output name="spu_maaeqb_jjptr_wen"/>
<output name="spu_maaeqb_oprnd2_wen"/>
<output name="spu_maaeqb_oprnd2_bypass"/>
<output name="spu_maaeqb_a_leftshft"/>
<output name="spu_maaeqb_oprnd1_mxsel"/>
<output name="spu_maaeqb_oprnd1_wen"/>
<output name="spu_maaeqb_mul_req_vld"/>
<output name="spu_maaeqb_mul_areg_shf"/>
<output name="spu_maaeqb_mul_acc"/>
<output name="spu_maaeqb_mul_areg_rst"/>
<output name="spu_maaeqb_mul_done"/>
<output name="spu_maaeqb_jjptr_sel"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="519" nStmts="0" nExprs="155" nInputs="21" nOutputs="30" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="76" nOther="288" />
</block>
<block name="spu_mactl">
<input name="grst_l"/>
<input name="arst_l"/>
<input name="rclk"/>
<input name="se"/>
<input name="spu_mald_memwen"/>
<input name="spu_mamul_memwen"/>
<input name="spu_mamul_memren"/>
<input name="spu_maaeqb_memwen"/>
<input name="spu_maaeqb_memren"/>
<input name="spu_maaddr_maaddr_0"/>
<input name="spu_maaddr_mpa_3"/>
<input name="spu_mared_memren"/>
<input name="spu_mared_memwen"/>
<input name="spu_mast_memren"/>
<input name="lsu_spu_early_flush_g"/>
<input name="tlu_spu_flush_w"/>
<input name="ifu_spu_flush_w"/>
<input name="ifu_spu_inst_vld_w"/>
<input name="lsu_spu_asi_state_e"/>
<input name="ifu_lsu_ld_inst_e"/>
<input name="ifu_lsu_st_inst_e"/>
<input name="ifu_lsu_alt_space_e"/>
<input name="ifu_tlu_thrid_e"/>
<input name="exu_lsu_ldst_va_e"/>
<input name="spu_mald_done_set"/>
<input name="spu_mast_done_set"/>
<input name="spu_mared_done_set"/>
<input name="spu_maexp_done_set"/>
<input name="spu_maexp_memren"/>
<input name="spu_maaddr_nooddwr_on_leneq1"/>
<input name="spu_mared_not_idle"/>
<input name="spu_mamul_oprnd2_bypass"/>
<input name="spu_madp_perr"/>
<input name="ma_ctl_reg_data"/>
<input name="ifu_spu_trap_ack"/>
<input name="spu_mactl_rsrv_data_e"/>
<input name="lsu_spu_stb_empty"/>
<input name="spu_mast_streq"/>
<input name="spu_maaddr_len_cntr"/>
<input name="spu_wen_ma_unc_err"/>
<input name="spu_wen_ma_cor_err"/>
<input name="ifu_spu_nceen"/>
<input name="lsu_spu_ldst_ack"/>
<input name="mux_drive_disable"/>
<output name="spu_mactl_iss_pulse"/>
<output name="spu_mactl_mpa_wen"/>
<output name="spu_mactl_maaddr_wen"/>
<output name="spu_mactl_manp_wen"/>
<output name="spu_mactl_ldop"/>
<output name="spu_mactl_stop"/>
<output name="spu_mactl_mulop"/>
<output name="spu_mactl_redop"/>
<output name="spu_mactl_expop"/>
<output name="spu_mactl_memmxsel_l"/>
<output name="spu_mactl_memeve_wen"/>
<output name="spu_mactl_memodd_wen"/>
<output name="spu_mactl_mamem_ren"/>
<output name="spu_mactl_mamem_wen"/>
<output name="spu_mactl_iss_pulse_dly"/>
<output name="spu_mactl_ldxa_data_w_sel_l"/>
<output name="spu_mactl_ldxa_data_w_select"/>
<output name="spu_mactl_mpa_sel"/>
<output name="spu_mactl_madp_parflop_wen"/>
<output name="spu_lsu_ldxa_data_vld_w2"/>
<output name="spu_lsu_ldxa_tid_w2"/>
<output name="spu_lsu_stxa_ack"/>
<output name="spu_lsu_stxa_ack_tid"/>
<output name="spu_mactl_ldxa_mactl_reg"/>
<output name="spu_mactl_force_perr"/>
<output name="spu_ifu_ttype_w2"/>
<output name="spu_ifu_ttype_vld_w2"/>
<output name="spu_ifu_ttype_tid_w"/>
<output name="spu_tlu_rsrv_illgl_m"/>
<output name="spu_ifu_corr_err_w2"/>
<output name="spu_ifu_unc_err_w"/>
<output name="spu_lsu_unc_error_w"/>
<output name="spu_ifu_mamem_err_w"/>
<output name="spu_ifu_int_w2"/>
<output name="spu_lsu_ldxa_illgl_va_w2"/>
<output name="spu_mactl_streq"/>
<output name="spu_mactl_ctl_reset"/>
<output name="spu_mactl_mem_reset_l"/>
<output name="spu_mactl_ma_kill_op"/>
<output name="spu_mactl_stxa_force_abort"/>
<output name="spu_mactl_mactl_len"/>
<output name="spu_mactl_uncerr_rst"/>
<output name="spu_mactl_iss_pulse_pre"/>
<output name="spu_mactl_pcx_wen"/>
<output name="spu_mactl_pcx_7170_sel"/>
<output name="spu_mactl_perr_set"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="1129" nStmts="0" nExprs="339" nInputs="44" nOutputs="46" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="176" nOther="614" />
</block>
<block name="spu_madp">
<input name="rclk"/>
<input name="spu_mamul_oprnd2_wen"/>
<input name="spu_mamul_oprnd2_bypass"/>
<input name="mul_data_out"/>
<input name="spu_mared_data_sel_l"/>
<input name="spu_mared_rdn_wen"/>
<input name="spu_mared_cin_oprnd_sub_mod"/>
<input name="spu_maexp_e_data_wen"/>
<input name="spu_maexp_shift_e"/>
<input name="spu_maaddr_mpa_incr_val"/>
<input name="spu_maaddr_mpa_wen"/>
<input name="spu_maaddr_mpa_addrinc"/>
<input name="spu_mactl_mpa_sel"/>
<input name="spu_mactl_ldop"/>
<input name="spu_mactl_madp_parflop_wen"/>
<input name="spu_mactl_memmxsel_l"/>
<input name="spu_mactl_force_perr"/>
<input name="spu_wen_maln_wen"/>
<input name="spu_mactl_mpa_wen"/>
<input name="spu_mactl_maaddr_wen"/>
<input name="spu_mactl_manp_wen"/>
<input name="spu_mactl_ldxa_data_w_sel_l"/>
<input name="spu_mactl_ldxa_data_w_select"/>
<input name="se"/>
<input name="si"/>
<input name="sehold"/>
<input name="spu_mamem_rd_eve_data"/>
<input name="spu_mamem_rd_odd_data"/>
<input name="spu_mamul_oprnd1_mxsel_l"/>
<input name="spu_maaddr_mamem_eveodd_sel_l"/>
<input name="spu_mamul_oprnd1_wen"/>
<input name="exu_spu_st_rs3_data_g2"/>
<input name="spu_mactl_mactl_reg"/>
<input name="lsu_spu_vload_data"/>
<output name="spu_madp_evedata"/>
<output name="spu_madp_odddata"/>
<output name="spu_mul_op2_data"/>
<output name="spu_madp_m_lt_n"/>
<output name="spu_madp_m_eq_n"/>
<output name="spu_madp_cout_oprnd_sub_mod"/>
<output name="spu_madp_store_data"/>
<output name="spu_madp_e_eq_one"/>
<output name="spu_madp_mpa_addr_out"/>
<output name="spu_madp_perr"/>
<output name="so"/>
<output name="spu_mul_op1_data"/>
<output name="spu_madp_maaddr_reg"/>
<output name="spu_madp_ldxa_data"/>
<instance name="dp_mux4ds"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dp_mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux2es"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux3ds"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux3ds"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux2es"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="678" nStmts="0" nExprs="253" nInputs="34" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="37" nOther="388" />
</block>
<block name="spu_maexp">
<input name="reset"/>
<input name="rclk"/>
<input name="se"/>
<input name="spu_maaddr_esmax"/>
<input name="spu_maaddr_esmod64"/>
<input name="spu_madp_e_eq_one"/>
<input name="spu_mared_red_done"/>
<input name="spu_mactl_iss_pulse_dly"/>
<input name="spu_mactl_expop"/>
<input name="spu_mactl_kill_op"/>
<input name="spu_mactl_stxa_force_abort"/>
<output name="spu_maexp_e_rd_oprnd_sel"/>
<output name="spu_maexp_shift_e"/>
<output name="spu_maexp_e_data_wen"/>
<output name="spu_maexp_incr_es_ptr"/>
<output name="spu_maexp_es_max_init"/>
<output name="spu_maexp_es_e_ptr_rst"/>
<output name="spu_maexp_done_set"/>
<output name="spu_maexp_memren"/>
<output name="spu_maexp_start_mulred_aequb"/>
<output name="spu_maexp_start_mulred_anoteqb"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="157" nStmts="0" nExprs="42" nInputs="11" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="30" nOther="85" />
</block>
<block name="spu_mald">
<input name="reset"/>
<input name="rclk"/>
<input name="se"/>
<input name="ld_inprog"/>
<input name="ldreq_ack"/>
<input name="ln_received"/>
<input name="len_neqz"/>
<input name="mactl_ldop"/>
<input name="spu_maaddr_mpa1maddr0"/>
<input name="spu_mactl_iss_pulse_dly"/>
<input name="spu_wen_ma_unc_err_pulse"/>
<input name="spu_mactl_stxa_force_abort"/>
<output name="spu_mald_rstln"/>
<output name="spu_mald_maaddr_addrinc"/>
<output name="spu_mald_memwen"/>
<output name="spu_mald_mpa_addrinc"/>
<output name="spu_mald_ldreq"/>
<output name="spu_mald_done"/>
<output name="spu_mald_force_mpa_add16"/>
<output name="spu_mald_done_set"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="147" nStmts="0" nExprs="42" nInputs="12" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="84" />
</block>
<block name="spu_mamul">
<input name="reset"/>
<input name="rclk"/>
<input name="se"/>
<input name="spu_maaddr_iequtwolenplus2"/>
<input name="spu_maaddr_iequtwolenplus1"/>
<input name="spu_maaddr_jequiminus1"/>
<input name="spu_maaddr_jequlen"/>
<input name="spu_maaddr_halfpnt_set"/>
<input name="mul_spu_ack"/>
<input name="mul_spu_shf_ack"/>
<input name="spu_mactl_mulop"/>
<input name="spu_mactl_iss_pulse_dly"/>
<input name="spu_mared_oprnd2_wen"/>
<input name="spu_maexp_start_mulred_anoteqb"/>
<input name="spu_mactl_expop"/>
<input name="spu_maaddr_aequb"/>
<input name="spu_maaeqb_rst_iptr"/>
<input name="spu_maaeqb_rst_jptr"/>
<input name="spu_maaeqb_incr_iptr"/>
<input name="spu_maaeqb_incr_jptr"/>
<input name="spu_maaeqb_a_rd_oprnd_sel"/>
<input name="spu_maaeqb_ax_rd_oprnd_sel"/>
<input name="spu_maaeqb_m_rd_oprnd_sel"/>
<input name="spu_maaeqb_me_rd_oprnd_sel"/>
<input name="spu_maaeqb_n_rd_oprnd_sel"/>
<input name="spu_maaeqb_m_wr_oprnd_sel"/>
<input name="spu_maaeqb_me_wr_oprnd_sel"/>
<input name="spu_maaeqb_iminus1_ptr_sel"/>
<input name="spu_maaeqb_j_ptr_sel"/>
<input name="spu_maaeqb_iminusj_ptr_sel"/>
<input name="spu_maaeqb_iminuslenminus1_sel"/>
<input name="spu_maaeqb_jjptr_wen"/>
<input name="spu_maaeqb_oprnd2_wen"/>
<input name="spu_maaeqb_oprnd2_bypass"/>
<input name="spu_maaeqb_mul_req_vld"/>
<input name="spu_maaeqb_mul_areg_shf"/>
<input name="spu_maaeqb_mul_acc"/>
<input name="spu_maaeqb_mul_areg_rst"/>
<input name="spu_maaeqb_mul_done"/>
<input name="spu_maaeqb_oprnd1_mxsel"/>
<input name="spu_maaeqb_oprnd1_wen"/>
<input name="spu_maaeqb_jjptr_sel"/>
<input name="spu_mactl_kill_op"/>
<input name="spu_mactl_stxa_force_abort"/>
<output name="spu_mamul_memwen"/>
<output name="spu_mamul_memren"/>
<output name="spu_mamul_rst_iptr"/>
<output name="spu_mamul_rst_jptr"/>
<output name="spu_mamul_incr_iptr"/>
<output name="spu_mamul_incr_jptr"/>
<output name="spu_mamul_a_rd_oprnd_sel"/>
<output name="spu_mamul_ax_rd_oprnd_sel"/>
<output name="spu_mamul_b_rd_oprnd_sel"/>
<output name="spu_mamul_ba_rd_oprnd_sel"/>
<output name="spu_mamul_m_rd_oprnd_sel"/>
<output name="spu_mamul_me_rd_oprnd_sel"/>
<output name="spu_mamul_n_rd_oprnd_sel"/>
<output name="spu_mamul_m_wr_oprnd_sel"/>
<output name="spu_mamul_me_wr_oprnd_sel"/>
<output name="spu_mamul_i_ptr_sel"/>
<output name="spu_mamul_iminus1_ptr_sel"/>
<output name="spu_mamul_j_ptr_sel"/>
<output name="spu_mamul_iminusj_ptr_sel"/>
<output name="spu_mamul_iminuslenminus1_sel"/>
<output name="spu_mamul_jjptr_wen"/>
<output name="spu_mamul_oprnd2_wen"/>
<output name="spu_mamul_oprnd2_bypass"/>
<output name="spu_mamul_oprnd1_mxsel_l"/>
<output name="spu_mamul_oprnd1_wen"/>
<output name="spu_mul_req_vld"/>
<output name="spu_mul_areg_shf"/>
<output name="spu_mul_acc"/>
<output name="spu_mul_areg_rst"/>
<output name="spu_mamul_mul_done"/>
<output name="spu_mamul_jjptr_sel"/>
<output name="spu_mamul_rst"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="493" nStmts="0" nExprs="129" nInputs="44" nOutputs="32" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="89" nOther="275" />
</block>
<block name="spu_mared">
<input name="reset"/>
<input name="rclk"/>
<input name="se"/>
<input name="mul_data_out_0"/>
<input name="spu_madp_m_eq_n"/>
<input name="spu_madp_m_lt_n"/>
<input name="spu_mactl_expop"/>
<input name="spu_mactl_mulop"/>
<input name="spu_mactl_redop"/>
<input name="spu_mamul_mul_done"/>
<input name="spu_mactl_iss_pulse_dly"/>
<input name="spu_maaddr_jptr_eqz"/>
<input name="spu_maaddr_len_eqmax"/>
<input name="spu_mast_stbuf_wen"/>
<input name="spu_madp_cout_oprnd_sub_mod"/>
<input name="spu_mactl_kill_op"/>
<input name="spu_mactl_stxa_force_abort"/>
<output name="spu_mared_data_sel_l"/>
<output name="spu_mared_j_ptr_sel"/>
<output name="spu_mared_nm_rd_oprnd_sel"/>
<output name="spu_mared_m_rd_oprnd_sel"/>
<output name="spu_mared_me_rd_oprnd_sel"/>
<output name="spu_mared_x_wr_oprnd_sel"/>
<output name="spu_mared_xe_wr_oprnd_sel"/>
<output name="spu_mared_nr_rd_oprnd_sel"/>
<output name="spu_mared_a_rd_oprnd_sel"/>
<output name="spu_mared_r_wr_oprnd_sel"/>
<output name="spu_mared_update_jptr"/>
<output name="spu_mared_rst_jptr"/>
<output name="spu_mared_maxlen_wen"/>
<output name="spu_mared_rdn_wen"/>
<output name="spu_mared_oprnd2_wen"/>
<output name="spu_mared_memren"/>
<output name="spu_mared_memwen"/>
<output name="spu_mared_cin_set_4sub"/>
<output name="spu_mared_cin_oprnd_sub_mod"/>
<output name="spu_mared_done_set"/>
<output name="spu_mared_start_wen"/>
<output name="spu_mared_start_sel"/>
<output name="spu_mared_red_done"/>
<output name="spu_mared_update_redwr_jptr"/>
<output name="spu_mared_jjptr_wen"/>
<output name="spu_mared_not_idle"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="536" nStmts="0" nExprs="170" nInputs="17" nOutputs="26" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="67" nOther="299" />
</block>
<block name="spu_mast">
<input name="reset"/>
<input name="rclk"/>
<input name="se"/>
<input name="spu_mactl_iss_pulse_dly"/>
<input name="mactl_stop"/>
<input name="streq_ack"/>
<input name="len_neqz"/>
<input name="spu_wen_allma_stacks_ok"/>
<input name="spu_mactl_perr_set"/>
<input name="spu_mactl_stxa_force_abort"/>
<output name="spu_mast_maaddr_addrinc"/>
<output name="spu_mast_memren"/>
<output name="spu_mast_stbuf_wen"/>
<output name="spu_mast_mpa_addrinc"/>
<output name="spu_mast_streq"/>
<output name="spu_mast_done_set"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="271" nStmts="0" nExprs="91" nInputs="10" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="24" nOther="156" />
</block>
<block name="spu_wen">
<input name="reset"/>
<input name="rclk"/>
<input name="se"/>
<input name="l2_err"/>
<input name="spu_mald_ldreq"/>
<input name="spu_mactl_streq"/>
<input name="lsu_spu_vload_rtntyp"/>
<input name="lsu_spu_vload_vld"/>
<input name="lsu_spu_st_ack_tid"/>
<input name="lsu_spu_st_asop"/>
<input name="lsu_spu_st_ackvld"/>
<input name="lsu_spu_ld_ack_tid"/>
<input name="lsu_spu_ld_asop"/>
<input name="lsu_spu_ld_ackvld"/>
<input name="spu_mald_done"/>
<input name="spu_mald_rstln"/>
<input name="lsu_spu_strm_ack_cmplt"/>
<input name="cpuid"/>
<input name="spu_mactl_uncerr_rst"/>
<output name="spu_wen_mast_ack"/>
<output name="spu_wen_maln_wen"/>
<output name="spu_wen_mald_ack"/>
<output name="spu_wen_vld_maln"/>
<output name="spu_wen_ldst_pcx_vld"/>
<output name="spu_wen_allma_stacks_ok"/>
<output name="spu_wen_ma_unc_err_pulse"/>
<output name="spu_wen_ma_unc_err"/>
<output name="spu_wen_ma_cor_err"/>
<output name="spu_wen_pckt_req"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dp_mux2es"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="229" nStmts="0" nExprs="71" nInputs="19" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="138" />
</block>
<block name="sparc_tlu_dec64">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="1" />
<volume nNodes="14" nStmts="2" nExprs="2" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="4" nNBAssign="0" nWAssign="0" nOther="5" />
</block>
<block name="sparc_tlu_intctl">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="sehold"/>
<input name="rst_tri_en"/>
<input name="const_cpuid"/>
<input name="lsu_tlu_cpx_vld"/>
<input name="lsu_tlu_cpx_req"/>
<input name="lsu_tlu_pcxpkt_ack"/>
<input name="ind_inc_thrid_i1"/>
<input name="ind_inc_type_i1"/>
<input name="tlu_int_asi_vld"/>
<input name="tlu_int_asi_load"/>
<input name="tlu_int_asi_store"/>
<input name="tlu_int_asi_thrid"/>
<input name="tlu_int_asi_state"/>
<input name="tlu_va_ill_g"/>
<input name="tlu_asi_queue_rd_vld_g"/>
<input name="tlu_ld_data_vld_g"/>
<input name="tlu_int_tid_m"/>
<input name="tlu_int_pstate_ie"/>
<input name="int_pending_i2_l"/>
<output name="int_rst_l"/>
<output name="so"/>
<output name="tlu_ifu_hwint_i3"/>
<output name="tlu_ifu_rstthr_i2"/>
<output name="tlu_ifu_rstint_i2"/>
<output name="tlu_ifu_nukeint_i2"/>
<output name="tlu_ifu_resumint_i2"/>
<output name="tlu_ifu_pstate_ie"/>
<output name="int_tlu_longop_done"/>
<output name="inc_ind_ld_int_i1"/>
<output name="inc_ind_rstthr_i1"/>
<output name="inc_ind_indr_grant"/>
<output name="inc_ind_thr_m"/>
<output name="inc_indr_req_valid"/>
<output name="inc_indr_req_thrid"/>
<output name="tlu_asi_data_nf_vld_w2"/>
<output name="tlu_lsu_int_ld_ill_va_w2"/>
<output name="tlu_asi_rdata_mxsel_g"/>
<instance name="dffrl_async"/>
<instance name="sink"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffe"/>
<instance name="sparc_ifu_rndrob"/>
<instance name="dffr"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="280" nStmts="0" nExprs="74" nInputs="24" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="50" nOther="156" />
</block>
<block name="sparc_tlu_intdp">
<input name="rclk"/>
<input name="se"/>
<input name="si"/>
<input name="tlu_rst_l"/>
<input name="lsu_tlu_st_rs3_data_g"/>
<input name="inc_ind_ld_int_i1"/>
<input name="inc_ind_rstthr_i1"/>
<input name="inc_ind_asi_thr"/>
<input name="inc_ind_asi_wr_indr"/>
<input name="inc_ind_indr_grant"/>
<input name="inc_ind_thr_m"/>
<input name="inc_ind_asi_wr_inrr"/>
<input name="inc_ind_asi_rd_invr"/>
<input name="inc_indr_req_valid"/>
<input name="inc_indr_req_thrid"/>
<input name="tlu_asi_rdata_mxsel_g"/>
<input name="tlu_scpd_asi_rdata_g"/>
<input name="tlu_asi_queue_rdata_g"/>
<input name="lsu_ind_intpkt_thr"/>
<input name="lsu_ind_intpkt_type"/>
<input name="lsu_ind_intpkt_id"/>
<output name="int_pending_i2_l"/>
<output name="ind_inc_thrid_i1"/>
<output name="ind_inc_type_i1"/>
<output name="tlu_lsu_int_ldxa_data_w2"/>
<output name="int_tlu_rstid_m"/>
<output name="tlu_lsu_pcxpkt"/>
<output name="so"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="sparc_tlu_dec64"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dp_mux4ds"/>
<instance name="sparc_tlu_zcmp64"/>
<instance name="sparc_tlu_zcmp64"/>
<instance name="sparc_tlu_zcmp64"/>
<instance name="sparc_tlu_zcmp64"/>
<instance name="sparc_tlu_penc64"/>
<instance name="sparc_tlu_penc64"/>
<instance name="sparc_tlu_penc64"/>
<instance name="sparc_tlu_penc64"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux4ds"/>
<instance name="dff"/>
<instance name="sparc_tlu_dec64"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux4ds"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="572" nStmts="0" nExprs="219" nInputs="21" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="27" nOther="326" />
</block>
<block name="sparc_tlu_penc64">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="1" />
<volume nNodes="14" nStmts="2" nExprs="2" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="4" nNBAssign="0" nWAssign="0" nOther="5" />
</block>
<block name="sparc_tlu_zcmp64">
<input name="in"/>
<output name="zero"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="10" nStmts="1" nExprs="1" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="5" />
</block>
<block name="tlu">
<input name="rclk"/>
<input name="const_cpuid"/>
<input name="exu_lsu_ldst_va_e"/>
<input name="lsu_tlu_ldst_va_m"/>
<input name="exu_mmu_early_va_e"/>
<input name="exu_tlu_ccr0_w"/>
<input name="exu_tlu_ccr1_w"/>
<input name="exu_tlu_ccr2_w"/>
<input name="exu_tlu_ccr3_w"/>
<input name="exu_tlu_cwp0"/>
<input name="exu_tlu_cwp1"/>
<input name="exu_tlu_cwp2"/>
<input name="exu_tlu_cwp3"/>
<input name="exu_tlu_cwp_cmplt"/>
<input name="exu_tlu_cwp_cmplt_tid"/>
<input name="exu_tlu_cwp_retry"/>
<input name="exu_tlu_misalign_addr_jmpl_rtn_m"/>
<input name="exu_tlu_spill"/>
<input name="exu_tlu_spill_tid"/>
<input name="exu_tlu_spill_other"/>
<input name="exu_tlu_spill_wtype"/>
<input name="exu_tlu_ttype_m"/>
<input name="exu_tlu_ttype_vld_m"/>
<input name="exu_tlu_ue_trap_m"/>
<input name="exu_tlu_va_oor_jl_ret_m"/>
<input name="exu_tlu_va_oor_m"/>
<input name="ffu_tlu_ill_inst_m"/>
<input name="ffu_ifu_tid_w2"/>
<input name="ffu_tlu_trap_ieee754"/>
<input name="ffu_tlu_trap_other"/>
<input name="ffu_tlu_trap_ue"/>
<input name="ifu_lsu_ld_inst_e"/>
<input name="ifu_lsu_memref_d"/>
<input name="ifu_lsu_st_inst_e"/>
<input name="ifu_tlu_done_inst_d"/>
<input name="ifu_tlu_flush_m"/>
<input name="ifu_tlu_flush_fd_w"/>
<input name="ifu_tlu_flush_fd2_w"/>
<input name="ifu_tlu_flush_fd3_w"/>
<input name="lsu_tlu_early_flush_w"/>
<input name="lsu_tlu_early_flush2_w"/>
<input name="ifu_tlu_hwint_m"/>
<input name="ifu_tlu_immu_miss_m"/>
<input name="ifu_tlu_pc_oor_e"/>
<input name="ifu_tlu_l2imiss"/>
<input name="ifu_tlu_inst_vld_m"/>
<input name="ifu_tlu_inst_vld_m_bf1"/>
<input name="ifu_tlu_itlb_done"/>
<input name="ifu_tlu_npc_m"/>
<input name="ifu_tlu_pc_m"/>
<input name="ifu_tlu_priv_violtn_m"/>
<input name="ifu_tlu_retry_inst_d"/>
<input name="ifu_tlu_rstint_m"/>
<input name="ifu_tlu_sir_inst_m"/>
<input name="ifu_tlu_swint_m"/>
<input name="ifu_tlu_thrid_d"/>
<input name="ifu_lsu_thrid_s"/>
<input name="ifu_tlu_ttype_m"/>
<input name="ifu_tlu_ttype_vld_m"/>
<input name="ifu_mmu_trap_m"/>
<input name="ifu_tlu_trap_m"/>
<input name="lsu_asi_reg0"/>
<input name="lsu_asi_reg1"/>
<input name="lsu_asi_reg2"/>
<input name="lsu_asi_reg3"/>
<input name="lsu_asi_state"/>
<input name="lsu_tlu_async_ttype_vld_g"/>
<input name="lsu_tlu_defr_trp_taken_g"/>
<input name="lsu_mmu_defr_trp_taken_g"/>
<input name="lsu_tlu_async_ttype_g"/>
<input name="lsu_tlu_async_tid_g"/>
<input name="lsu_tlu_cpx_req"/>
<input name="lsu_tlu_cpx_vld"/>
<input name="lsu_tlu_daccess_excptn_g"/>
<input name="lsu_tlu_daccess_prot_g"/>
<input name="lsu_tlu_dmmu_miss_g"/>
<input name="lsu_tlu_dside_ctxt_m"/>
<input name="lsu_tlu_dtlb_done"/>
<input name="lsu_tlu_intpkt"/>
<input name="ctu_sscan_tid"/>
<input name="lsu_tlu_misalign_addr_ldst_atm_m"/>
<input name="lsu_tlu_pctxt_m"/>
<input name="lsu_tlu_pcxpkt_ack"/>
<input name="lsu_tlu_priv_action_g"/>
<input name="lsu_tlu_st_rs3_data_g"/>
<input name="lsu_tlu_rs3_data_g"/>
<input name="lsu_tlu_tlb_access_tid_m"/>
<input name="lsu_tlu_tlb_asi_state_m"/>
<input name="lsu_tlu_tlb_dmp_va_m"/>
<input name="lsu_tlu_tlb_ld_inst_m"/>
<input name="lsu_tlu_tlb_ldst_va_m"/>
<input name="lsu_tlu_tlb_st_inst_m"/>
<input name="lsu_tlu_ttype_m2"/>
<input name="lsu_tlu_ttype_vld_m2"/>
<input name="lsu_tlu_wtchpt_trp_g"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="mem_write_disable"/>
<input name="mux_drive_disable"/>
<input name="sehold"/>
<input name="se"/>
<input name="si0"/>
<input name="si1"/>
<input name="short_si0"/>
<input name="short_si1"/>
<input name="ifu_tlu_sraddr_d"/>
<input name="ifu_tlu_sraddr_d_v2"/>
<input name="ifu_tlu_rsr_inst_d"/>
<input name="lsu_tlu_wsr_inst_e"/>
<input name="exu_tlu_wsr_data_m"/>
<input name="lsu_tlu_rsr_data_e"/>
<input name="ifu_lsu_alt_space_e"/>
<input name="ifu_tlu_alt_space_d"/>
<input name="lsu_tlu_squash_va_oor_m"/>
<input name="ifu_tlu_imiss_e"/>
<input name="lsu_tlu_dcache_miss_w2"/>
<input name="lsu_tlu_l2_dmiss"/>
<input name="lsu_tlu_stb_full_w2"/>
<input name="ffu_tlu_fpu_tid"/>
<input name="ffu_tlu_fpu_cmplt"/>
<input name="spu_tlu_rsrv_illgl_m"/>
<input name="lsu_pid_state0"/>
<input name="lsu_pid_state1"/>
<input name="lsu_pid_state2"/>
<input name="lsu_pid_state3"/>
<input name="lsu_tlu_nucleus_ctxt_m"/>
<input name="lsu_tlu_tte_pg_sz_g"/>
<input name="ifu_lsu_error_inj"/>
<input name="ifu_lsu_imm_asi_d"/>
<input name="ifu_lsu_imm_asi_vld_d"/>
<input name="lsu_dsfsr_din_g"/>
<input name="lsu_dmmu_sfsr_trp_wr"/>
<input name="lsu_mmu_flush_pipe_w"/>
<input name="exu_lsu_priority_trap_m"/>
<output name="tlu_lsu_int_ldxa_data_w2"/>
<output name="tlu_lsu_int_ld_ill_va_w2"/>
<output name="tlu_lsu_int_ldxa_vld_w2"/>
<output name="so0"/>
<output name="so1"/>
<output name="short_so0"/>
<output name="short_so1"/>
<output name="tlu_dtlb_data_rd_g"/>
<output name="tlu_dtlb_dmp_actxt_g"/>
<output name="tlu_dtlb_dmp_all_g"/>
<output name="tlu_dtlb_dmp_nctxt_g"/>
<output name="tlu_dtlb_dmp_pctxt_g"/>
<output name="tlu_dtlb_dmp_sctxt_g"/>
<output name="tlu_dtlb_dmp_vld_g"/>
<output name="tlu_dtlb_invalidate_all_g"/>
<output name="tlu_dtlb_rw_index_g"/>
<output name="tlu_dtlb_rw_index_vld_g"/>
<output name="tlu_dtlb_tag_rd_g"/>
<output name="tlu_dtlb_tte_data_w2"/>
<output name="tlu_dtlb_tte_tag_w2"/>
<output name="lsu_ifu_inj_ack"/>
<output name="tlu_exu_agp"/>
<output name="tlu_exu_agp_swap"/>
<output name="tlu_exu_agp_tid"/>
<output name="tlu_exu_ccr_m"/>
<output name="tlu_exu_cwp_m"/>
<output name="tlu_exu_cwp_retry_m"/>
<output name="tlu_exu_cwpccr_update_m"/>
<output name="tlu_exu_rsr_data_m"/>
<output name="tlu_idtlb_dmp_key_g"/>
<output name="tlu_idtlb_dmp_thrid_g"/>
<output name="tlu_ifu_hwint_i3"/>
<output name="tlu_ifu_nukeint_i2"/>
<output name="tlu_ifu_pstate_ie"/>
<output name="tlu_ifu_pstate_pef"/>
<output name="tlu_ifu_resumint_i2"/>
<output name="tlu_ifu_rstint_i2"/>
<output name="tlu_ifu_rstthr_i2"/>
<output name="tlu_ifu_trap_tid_w1"/>
<output name="tlu_ifu_trapnpc_vld_w1"/>
<output name="tlu_ifu_trapnpc_w2"/>
<output name="tlu_ifu_trappc_w2"/>
<output name="tlu_ifu_trappc_vld_w1"/>
<output name="tlu_itlb_data_rd_g"/>
<output name="tlu_itlb_dmp_actxt_g"/>
<output name="tlu_itlb_dmp_all_g"/>
<output name="tlu_itlb_dmp_nctxt_g"/>
<output name="tlu_itlb_dmp_vld_g"/>
<output name="tlu_itlb_invalidate_all_g"/>
<output name="tlu_itlb_rw_index_g"/>
<output name="tlu_itlb_rw_index_vld_g"/>
<output name="tlu_itlb_tag_rd_g"/>
<output name="tlu_itlb_tte_data_w2"/>
<output name="tlu_itlb_tte_tag_w2"/>
<output name="tlu_itlb_wr_vld_g"/>
<output name="tlu_lsu_asi_m"/>
<output name="tlu_lsu_asi_update_m"/>
<output name="tlu_sscan_test_data"/>
<output name="tlu_lsu_ldxa_tid_w2"/>
<output name="tlu_lsu_pcxpkt"/>
<output name="tlu_lsu_pstate_am"/>
<output name="tlu_lsu_pstate_cle"/>
<output name="tlu_lsu_pstate_priv"/>
<output name="tlu_lsu_redmode"/>
<output name="tlu_lsu_redmode_rst_d1"/>
<output name="tlu_lsu_stxa_ack"/>
<output name="tlu_lsu_stxa_ack_tid"/>
<output name="tlu_lsu_tid_m"/>
<output name="tlu_lsu_tl_zero"/>
<output name="tlu_sftint_vld"/>
<output name="tlu_hintp_vld"/>
<output name="tlu_rerr_vld"/>
<output name="tlu_early_flush_pipe_w"/>
<output name="tlu_early_flush_pipe2_w"/>
<output name="tlu_exu_early_flush_pipe_w"/>
<output name="tlu_lsu_ldxa_async_data_vld"/>
<output name="tlu_hpstate_priv"/>
<output name="tlu_hpstate_enb"/>
<output name="tlu_hpstate_ibe"/>
<output name="tlu_exu_priv_trap_m"/>
<output name="tlu_lsu_priv_trap_m"/>
<output name="tlu_exu_pic_onebelow_m"/>
<output name="tlu_exu_pic_twobelow_m"/>
<output name="lsu_exu_ldxa_m"/>
<output name="lsu_exu_ldxa_data_g"/>
<output name="tlu_dsfsr_flt_vld"/>
<instance name="sparc_tlu_intdp"/>
<instance name="sparc_tlu_intctl"/>
<instance name="tlu_misctl"/>
<instance name="tlu_tcl"/>
<instance name="tlu_tdp"/>
<instance name="bw_r_rf32x80"/>
<instance name="bw_r_rf32x80"/>
<instance name="tlu_incr64"/>
<instance name="tlu_mmu_ctl"/>
<instance name="tlu_mmu_dp"/>
<instance name="tlu_hyperv"/>
<instance name="bw_r_rf16x160"/>
<instance name="tlu_pib"/>
<instance name="bw_r_rf32x80"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1802" nStmts="0" nExprs="783" nInputs="134" nOutputs="86" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="1019" />
</block>
<block name="tlu_addern_32">
<input name="din"/>
<input name="incr"/>
<output name="sum"/>
<param name="ADDER_DATA_WIDTH"/>
<param name="INCR_DATA_WIDTH"/>
<param name="UPPER_DATA_WIDTH"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="5" nStmts="0" nExprs="0" nInputs="2" nOutputs="1" nParams="3" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="4" />
</block>
<block name="tlu_hyperv">
<input name="ifu_tlu_thrid_d"/>
<input name="tlu_wsr_inst_nq_g"/>
<input name="tlu_por_rstint_g"/>
<input name="ifu_tlu_sraddr_d"/>
<input name="tlu_wsr_data_w_global"/>
<input name="tlu_dnrtry_global_g"/>
<input name="tlu_dnrtry0_inst_g"/>
<input name="tlu_dnrtry1_inst_g"/>
<input name="tlu_dnrtry2_inst_g"/>
<input name="tlu_dnrtry3_inst_g"/>
<input name="tlu_thrd_traps_w2"/>
<input name="tlu_select_tba_w2"/>
<input name="tlu_tick_ctl_din"/>
<input name="tlu_tickcmp_sel"/>
<input name="tlu_pstate_priv"/>
<input name="tlu_hpstate_priv"/>
<input name="tlu_hpstate_enb"/>
<input name="tlu_agp_tid_w2"/>
<input name="ifu_lsu_alt_space_e"/>
<input name="ifu_lsu_ld_inst_e"/>
<input name="ifu_lsu_st_inst_e"/>
<input name="tlu_local_flush_w"/>
<input name="ifu_tlu_flush_fd_w"/>
<input name="lsu_tlu_early_flush_w"/>
<input name="tlu_asi_data_nf_vld_w2"/>
<input name="tlu_inst_vld_m"/>
<input name="tlu_asi_state_e"/>
<input name="lsu_tlu_ldst_va_m"/>
<input name="tlu_asi_queue_data_g"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="rst_tri_en"/>
<input name="rclk"/>
<input name="si"/>
<input name="se"/>
<output name="tlu_htickcmp_rw_e"/>
<output name="tlu_gl_rw_m"/>
<output name="tlu_exu_agp"/>
<output name="tlu_exu_agp_swap"/>
<output name="tlu_gl_lvl0"/>
<output name="tlu_gl_lvl1"/>
<output name="tlu_gl_lvl2"/>
<output name="tlu_gl_lvl3"/>
<output name="tlu_hpstate_din_sel0"/>
<output name="tlu_hpstate_din_sel1"/>
<output name="tlu_hpstate_din_sel2"/>
<output name="tlu_hpstate_din_sel3"/>
<output name="tlu_hyperv_rdpr_sel"/>
<output name="tlu_update_hpstate_l_w2"/>
<output name="tlu_htickcmp_intdis"/>
<output name="tlu_wr_hintp_g"/>
<output name="tlu_set_hintp_sel_g"/>
<output name="tlu_htba_en_l"/>
<output name="tlu_hscpd_dacc_excpt_m"/>
<output name="tlu_asi_write_g"/>
<output name="inc_ind_asi_wr_indr"/>
<output name="inc_ind_asi_wr_inrr"/>
<output name="inc_ind_asi_rd_invr"/>
<output name="tlu_local_thrid_g"/>
<output name="tlu_scpd_rd_vld_m"/>
<output name="tlu_scpd_wr_vld_g"/>
<output name="tlu_scpd_wr_addr_g"/>
<output name="tlu_scpd_rd_addr_m"/>
<output name="tlu_htstate_rw_d"/>
<output name="tlu_htstate_rw_g"/>
<output name="tlu_cpu_mondo_cmp"/>
<output name="tlu_dev_mondo_cmp"/>
<output name="tlu_resum_err_cmp"/>
<output name="tlu_qtail_dacc_excpt_m"/>
<output name="tlu_asi_queue_rdata_g"/>
<output name="tlu_asi_queue_rd_vld_g"/>
<output name="tlu_ld_data_vld_g"/>
<output name="tlu_va_ill_g"/>
<output name="tlu_lsu_int_ldxa_vld_w2"/>
<output name="so"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<complexity cyclo1="45" cyclo2="45" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="44" />
<volume nNodes="1937" nStmts="0" nExprs="626" nInputs="35" nOutputs="40" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="295" nOther="1016" />
</block>
<block name="tlu_incr64">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="tlu_misctl">
<input name="ctu_sscan_tid"/>
<input name="tlu_final_ttype_w2"/>
<input name="tsa_wr_tid"/>
<input name="tsa1_wr_vld"/>
<input name="tsa_rd_vld_e"/>
<input name="tsa_ttype_en"/>
<input name="exu_tlu_cwp0"/>
<input name="exu_tlu_cwp1"/>
<input name="exu_tlu_cwp2"/>
<input name="exu_tlu_cwp3"/>
<input name="tsa0_rdata_cwp"/>
<input name="tsa0_rdata_pstate"/>
<input name="tsa0_rdata_ccr"/>
<input name="tsa0_rdata_asi"/>
<input name="tsa0_rdata_gl"/>
<input name="tsa0_rdata_pc"/>
<input name="tsa1_rdata_ttype"/>
<input name="tsa1_rdata_npc"/>
<input name="tsa1_rdata_htstate"/>
<input name="ifu_tlu_pc_m"/>
<input name="tlu_final_offset_w1"/>
<input name="tlu_partial_trap_pc_w1"/>
<input name="tlu_restore_pc_w1"/>
<input name="tlu_restore_npc_w1"/>
<input name="ifu_npc_w"/>
<input name="tlu_restore_pc_sel_w1"/>
<input name="tlu_true_pc_sel_w"/>
<input name="tlu_thrd_rsel_e"/>
<input name="si"/>
<input name="se"/>
<input name="rclk"/>
<input name="tlu_pic_onebelow_e"/>
<input name="tlu_pic_twobelow_e"/>
<input name="tlu_pic_cnt_en_m"/>
<input name="tlu_rst"/>
<output name="tlu_exu_ccr_m"/>
<output name="tlu_exu_cwp_m"/>
<output name="tlu_lsu_asi_m"/>
<output name="tlu_cwp_no_change_m"/>
<output name="tlu_sscan_misctl_data"/>
<output name="tlu_ifu_trappc_w2"/>
<output name="tlu_ifu_trapnpc_w2"/>
<output name="tlu_pc_new_w"/>
<output name="tlu_npc_new_w"/>
<output name="so"/>
<output name="tlu_exu_pic_onebelow_m"/>
<output name="tlu_exu_pic_twobelow_m"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="dffr"/>
<instance name="dffr"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="476" nStmts="0" nExprs="159" nInputs="35" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="38" nOther="279" />
</block>
<block name="tlu_mmu_ctl">
<input name="ifu_lsu_ld_inst_e"/>
<input name="ifu_lsu_st_inst_e"/>
<input name="lsu_tlu_dmmu_miss_g"/>
<input name="spu_tlu_rsrv_illgl_m"/>
<input name="tlu_itag_acc_sel_g"/>
<input name="lsu_mmu_defr_trp_taken_g"/>
<input name="tlu_tsb_base_w2_d1"/>
<input name="tlu_dtsb_split_w2"/>
<input name="tlu_dtsb_size_w2"/>
<input name="tlu_dtag_access_w2"/>
<input name="tlu_itsb_split_w2"/>
<input name="tlu_itsb_size_w2"/>
<input name="tlu_ctxt_cfg_w2"/>
<input name="lsu_tlu_st_rs3_data_g"/>
<input name="lsu_tlu_st_rs3_data_b48_g"/>
<input name="lsu_tlu_st_rs3_data_b12t0_g"/>
<input name="ifu_tlu_immu_miss_m"/>
<input name="ifu_lsu_thrid_s"/>
<input name="ifu_lsu_alt_space_e"/>
<input name="lsu_tlu_dtlb_done"/>
<input name="ifu_tlu_itlb_done"/>
<input name="lsu_tlu_tlb_asi_state_m"/>
<input name="lsu_tlu_tlb_ldst_va_m"/>
<input name="lsu_tlu_tlb_ld_inst_m"/>
<input name="lsu_tlu_tlb_st_inst_m"/>
<input name="lsu_tlu_tlb_access_tid_m"/>
<input name="ifu_tlu_flush_m"/>
<input name="tlu_mmu_early_flush_pipe_w"/>
<input name="lsu_mmu_early_flush_w"/>
<input name="dmmu_sfsr_trp_wr"/>
<input name="immu_sfsr_trp_wr"/>
<input name="lsu_tlu_daccess_excptn_g"/>
<input name="lsu_tlu_daccess_prot_g"/>
<input name="lsu_pid_state0"/>
<input name="lsu_pid_state1"/>
<input name="lsu_pid_state2"/>
<input name="lsu_pid_state3"/>
<input name="lsu_tlu_nucleus_ctxt_m"/>
<input name="lsu_tlu_tte_pg_sz_g"/>
<input name="ifu_lsu_error_inj"/>
<input name="ifu_tlu_alt_space_d"/>
<input name="ifu_lsu_imm_asi_d"/>
<input name="ifu_lsu_memref_d"/>
<input name="lsu_asi_reg0"/>
<input name="lsu_asi_reg1"/>
<input name="lsu_asi_reg2"/>
<input name="lsu_asi_reg3"/>
<input name="exu_mmu_early_va_e"/>
<input name="tlu_tag_access_ctxt_g"/>
<input name="tlu_lsu_tl_zero"/>
<input name="exu_tlu_va_oor_jl_ret_m"/>
<input name="exu_tlu_va_oor_m"/>
<input name="tlu_lsu_pstate_am"/>
<input name="lsu_mmu_flush_pipe_w"/>
<input name="ifu_tlu_inst_vld_m"/>
<input name="ifu_mmu_trap_m"/>
<input name="ffu_tlu_ill_inst_m"/>
<input name="exu_lsu_priority_trap_m"/>
<input name="ifu_tlu_priv_violtn_m"/>
<input name="rclk"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="si"/>
<input name="se"/>
<input name="sehold"/>
<input name="rst_tri_en"/>
<output name="dmmu_any_sfsr_wr"/>
<output name="dmmu_sfsr_wr_en_l"/>
<output name="dmmu_sfar_wr_en_l"/>
<output name="immu_any_sfsr_wr"/>
<output name="immu_sfsr_wr_en_l"/>
<output name="immu_tsb_rd_en"/>
<output name="tlu_tte_tag_g"/>
<output name="tlu_dtlb_rw_index_vld_g"/>
<output name="tlu_dtlb_rw_index_g"/>
<output name="tlu_dtlb_data_rd_g"/>
<output name="tlu_dtlb_tag_rd_g"/>
<output name="tlu_itlb_rw_index_vld_g"/>
<output name="tlu_itlb_wr_vld_g"/>
<output name="itlb_wr_vld_g"/>
<output name="tlu_itlb_rw_index_g"/>
<output name="tlu_itlb_data_rd_g"/>
<output name="tlu_itlb_tag_rd_g"/>
<output name="tlu_idtsb_8k_ptr"/>
<output name="tlu_dtlb_invalidate_all_g"/>
<output name="tlu_itlb_invalidate_all_g"/>
<output name="tlu_slxa_thrd_sel"/>
<output name="tlu_lsu_ldxa_tid_w2"/>
<output name="tlu_itlb_dmp_vld_g"/>
<output name="tlu_itlb_dmp_all_g"/>
<output name="tlu_itlb_dmp_pctxt_g"/>
<output name="tlu_itlb_dmp_actxt_g"/>
<output name="tlu_itlb_dmp_nctxt_g"/>
<output name="tlu_dtlb_dmp_vld_g"/>
<output name="tlu_dtlb_dmp_all_g"/>
<output name="tlu_dtlb_dmp_pctxt_g"/>
<output name="tlu_dtlb_dmp_sctxt_g"/>
<output name="tlu_dtlb_dmp_nctxt_g"/>
<output name="tlu_dtlb_dmp_actxt_g"/>
<output name="tlu_idtlb_dmp_thrid_g"/>
<output name="tlu_dmp_key_vld_g"/>
<output name="tlu_int_asi_load"/>
<output name="tlu_int_asi_store"/>
<output name="tlu_int_asi_thrid"/>
<output name="tlu_int_asi_vld"/>
<output name="tlb_access_rst_l"/>
<output name="tlu_lsu_stxa_ack"/>
<output name="tlu_lsu_stxa_ack_tid"/>
<output name="mra_wr_ptr"/>
<output name="mra_rd_ptr"/>
<output name="mra_wr_vld"/>
<output name="mra_rd_vld"/>
<output name="mra_byte_wen"/>
<output name="tag_access_wdata_sel"/>
<output name="tlu_admp_key_sel"/>
<output name="tlu_tte_wr_pid_g"/>
<output name="tlu_lsu_ldxa_async_data_vld"/>
<output name="tlu_tte_real_g"/>
<output name="tlu_ldxa_l1mx1_sel"/>
<output name="tlu_ldxa_l1mx2_sel"/>
<output name="tlu_ldxa_l2mx1_sel"/>
<output name="lsu_ifu_inj_ack"/>
<output name="tlu_tlb_tag_invrt_parity"/>
<output name="tlu_tlb_data_invrt_parity"/>
<output name="tlu_sun4r_tte_g"/>
<output name="lsu_exu_ldxa_m"/>
<output name="tlu_lng_ltncy_en_l"/>
<output name="tlu_tag_access_ctxt_sel_m"/>
<output name="tlu_tsb_rd_ps0_sel"/>
<output name="tlu_tlb_access_en_l_d1"/>
<output name="so"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<complexity cyclo1="76" cyclo2="76" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="75" />
<volume nNodes="1587" nStmts="0" nExprs="418" nInputs="66" nOutputs="65" nParams="0" nAlwaysClocks="11" nBAssign="29" nNBAssign="0" nWAssign="335" nOther="794" />
</block>
<block name="tlu_mmu_dp">
<input name="tlu_addr_msk_g"/>
<input name="dmmu_any_sfsr_wr"/>
<input name="dmmu_sfsr_wr_en_l"/>
<input name="dmmu_sfar_wr_en_l"/>
<input name="immu_any_sfsr_wr"/>
<input name="immu_sfsr_wr_en_l"/>
<input name="lsu_tlu_dside_ctxt_m"/>
<input name="lsu_tlu_pctxt_m"/>
<input name="tlu_tag_access_ctxt_sel_m"/>
<input name="lsu_tlu_st_rs3_data_b63t59_g"/>
<input name="lsu_tlu_st_rs3_data_b47t0_g"/>
<input name="exu_lsu_ldst_va_e"/>
<input name="tlu_idtsb_8k_ptr"/>
<input name="lsu_tlu_tlb_dmp_va_m"/>
<input name="ifu_tlu_pc_m"/>
<input name="tlu_slxa_thrd_sel"/>
<input name="tlu_tte_tag_g"/>
<input name="tlu_dmp_key_vld_g"/>
<input name="tlu_tlb_access_en_l_d1"/>
<input name="tlb_access_rst_l"/>
<input name="tag_access_wdata_sel"/>
<input name="mra_rdata"/>
<input name="tlu_admp_key_sel"/>
<input name="tlu_isfsr_din_g"/>
<input name="tlu_dsfsr_din_g"/>
<input name="tlu_tte_wr_pid_g"/>
<input name="tlu_tte_real_g"/>
<input name="tlu_ldxa_l1mx1_sel"/>
<input name="tlu_ldxa_l1mx2_sel"/>
<input name="tlu_ldxa_l2mx1_sel"/>
<input name="tlu_tlb_tag_invrt_parity"/>
<input name="tlu_tlb_data_invrt_parity"/>
<input name="tlu_sun4r_tte_g"/>
<input name="tlu_lng_ltncy_en_l"/>
<input name="tlu_tsb_rd_ps0_sel"/>
<input name="rclk"/>
<input name="arst_l"/>
<input name="grst_l"/>
<input name="si"/>
<input name="se"/>
<output name="so"/>
<output name="tlu_dtsb_split_w2"/>
<output name="tlu_dtsb_size_w2"/>
<output name="tlu_dtag_access_w2"/>
<output name="tlu_itsb_split_w2"/>
<output name="tlu_itsb_size_w2"/>
<output name="tlu_itlb_tte_tag_w2"/>
<output name="tlu_itlb_tte_data_w2"/>
<output name="tlu_dtlb_tte_tag_w2"/>
<output name="tlu_dtlb_tte_data_w2"/>
<output name="tlu_ctxt_cfg_w2"/>
<output name="tlu_idtlb_dmp_key_g"/>
<output name="tlu_dsfsr_flt_vld"/>
<output name="tlu_isfsr_flt_vld"/>
<output name="tlu_tag_access_ctxt_g"/>
<output name="lsu_exu_ldxa_data_g"/>
<output name="tlu_tsb_base_w2_d1"/>
<output name="mra_wdata"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dp_mux2es"/>
<instance name="clken_buf"/>
<instance name="dffrl"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="dp_mux2es"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="dp_mux2es"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dp_mux4ds"/>
<instance name="dp_mux2es"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dffrl"/>
<instance name="dp_mux4ds"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="955" nStmts="0" nExprs="355" nInputs="40" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="44" nOther="556" />
</block>
<block name="tlu_pib">
<input name="ifu_tlu_imiss_e"/>
<input name="ifu_tlu_immu_miss_m"/>
<input name="ifu_tlu_thrid_d"/>
<input name="tlu_thread_inst_vld_g"/>
<input name="tlu_thread_wsel_g"/>
<input name="ifu_tlu_l2imiss"/>
<input name="ifu_tlu_sraddr_d"/>
<input name="ifu_tlu_rsr_inst_d"/>
<input name="lsu_tlu_wsr_inst_e"/>
<input name="tlu_wsr_inst_nq_g"/>
<input name="exu_tlu_wsr_data_m"/>
<input name="lsu_tlu_dcache_miss_w2"/>
<input name="lsu_tlu_l2_dmiss"/>
<input name="lsu_tlu_stb_full_w2"/>
<input name="lsu_tlu_dmmu_miss_g"/>
<input name="ffu_tlu_fpu_tid"/>
<input name="ffu_tlu_fpu_cmplt"/>
<input name="tlu_pstate_priv"/>
<input name="tlu_hpstate_priv"/>
<input name="tlu_hpstate_enb"/>
<input name="tlu_tcc_inst_w"/>
<input name="tlu_full_flush_pipe_w2"/>
<input name="ifu_tlu_flush_fd_w"/>
<input name="rclk"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="si"/>
<input name="se"/>
<output name="pib_picl_wrap"/>
<output name="pich_wrap_flg"/>
<output name="pich_onebelow_flg"/>
<output name="pich_twobelow_flg"/>
<output name="tlu_pib_rsr_data_e"/>
<output name="tlu_pic_onebelow_e"/>
<output name="tlu_pic_twobelow_e"/>
<output name="tlu_pic_wrap_e"/>
<output name="tlu_pcr_ut_e"/>
<output name="tlu_pcr_st_e"/>
<output name="pib_priv_act_trap_m"/>
<output name="tlu_wsr_data_w"/>
<output name="so"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="tlu_addern_32"/>
<instance name="mux2ds"/>
<instance name="dffe"/>
<instance name="tlu_addern_32"/>
<instance name="mux2ds"/>
<instance name="dffe"/>
<instance name="tlu_addern_32"/>
<instance name="mux2ds"/>
<instance name="dffe"/>
<instance name="tlu_addern_32"/>
<instance name="mux2ds"/>
<instance name="dffe"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux4ds"/>
<instance name="tlu_addern_32"/>
<instance name="mux3ds"/>
<instance name="dffe"/>
<instance name="mux3ds"/>
<instance name="dffe"/>
<instance name="mux3ds"/>
<instance name="dffe"/>
<instance name="mux3ds"/>
<instance name="dffe"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="tlu_addern_32"/>
<instance name="mux3ds"/>
<instance name="dffe"/>
<instance name="mux3ds"/>
<instance name="dffe"/>
<instance name="mux3ds"/>
<instance name="dffe"/>
<instance name="mux3ds"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dffre"/>
<instance name="dffre"/>
<complexity cyclo1="37" cyclo2="37" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="36" />
<volume nNodes="1513" nStmts="0" nExprs="537" nInputs="28" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="200" nOther="776" />
</block>
<block name="tlu_prencoder16">
<input name="din"/>
<output name="dout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="22" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="19" nOther="3" />
</block>
<block name="tlu_rrobin_picker">
<input name="events"/>
<input name="tlu_rst_l"/>
<input name="clk"/>
<output name="pick_one_hot"/>
<instance name="dffr"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="29" nStmts="0" nExprs="6" nInputs="3" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="14" />
</block>
<block name="tlu_tcl">
<input name="ifu_tlu_sraddr_d"/>
<input name="ifu_tlu_rsr_inst_d"/>
<input name="lsu_tlu_wsr_inst_e"/>
<input name="tlu_wsr_data_b63_w"/>
<input name="tlu_wsr_data_w"/>
<input name="lsu_tlu_ttype_m2"/>
<input name="lsu_tlu_ttype_vld_m2"/>
<input name="lsu_tlu_defr_trp_taken_g"/>
<input name="lsu_tlu_async_ttype_vld_g"/>
<input name="lsu_tlu_async_ttype_g"/>
<input name="lsu_tlu_async_tid_g"/>
<input name="ifu_tlu_done_inst_d"/>
<input name="ifu_tlu_retry_inst_d"/>
<input name="ifu_tlu_ttype_m"/>
<input name="ifu_tlu_ttype_vld_m"/>
<input name="ifu_tlu_trap_m"/>
<input name="ifu_tlu_flush_fd_w"/>
<input name="lsu_tlu_early_flush_w"/>
<input name="exu_tlu_ttype_m"/>
<input name="exu_tlu_ttype_vld_m"/>
<input name="exu_tlu_ue_trap_m"/>
<input name="exu_tlu_spill"/>
<input name="exu_tlu_spill_tid"/>
<input name="exu_tlu_spill_other"/>
<input name="exu_tlu_spill_wtype"/>
<input name="exu_tlu_va_oor_m"/>
<input name="exu_tlu_va_oor_jl_ret_m"/>
<input name="ifu_tlu_sir_inst_m"/>
<input name="ifu_tlu_inst_vld_m"/>
<input name="ifu_tlu_pc_oor_e"/>
<input name="ifu_tlu_thrid_d"/>
<input name="ifu_tlu_immu_miss_m"/>
<input name="exu_tlu_cwp_cmplt"/>
<input name="exu_tlu_cwp_retry"/>
<input name="exu_tlu_cwp_cmplt_tid"/>
<input name="tlu_cwp_no_change_m"/>
<input name="ifu_tlu_rstint_m"/>
<input name="ifu_tlu_hwint_m"/>
<input name="ifu_tlu_swint_m"/>
<input name="int_tlu_rstid_m"/>
<input name="tlu_int_pstate_ie"/>
<input name="tlu_int_redmode"/>
<input name="tlu_sftint_id"/>
<input name="pich_wrap_flg"/>
<input name="pich_onebelow_flg"/>
<input name="pich_twobelow_flg"/>
<input name="pib_picl_wrap"/>
<input name="tlu_pic_wrap_e"/>
<input name="tlu_pcr_ut_e"/>
<input name="tlu_pcr_st_e"/>
<input name="pib_priv_act_trap_m"/>
<input name="lsu_tlu_misalign_addr_ldst_atm_m"/>
<input name="exu_tlu_misalign_addr_jmpl_rtn_m"/>
<input name="lsu_tlu_priv_action_g"/>
<input name="lsu_tlu_wtchpt_trp_g"/>
<input name="ifu_tlu_priv_violtn_m"/>
<input name="ifu_lsu_memref_d"/>
<input name="tlu_pstate_priv"/>
<input name="tlu_pstate_am"/>
<input name="tlu_isfsr_flt_vld"/>
<input name="ffu_tlu_trap_ieee754"/>
<input name="ffu_tlu_trap_other"/>
<input name="ffu_tlu_trap_ue"/>
<input name="ffu_tlu_ill_inst_m"/>
<input name="ffu_ifu_tid_w2"/>
<input name="lsu_tlu_rsr_data_e"/>
<input name="lsu_tlu_squash_va_oor_m"/>
<input name="spu_tlu_rsrv_illgl_m"/>
<input name="tlu_htstate_rw_d"/>
<input name="tlu_htstate_rw_g"/>
<input name="tlu_htickcmp_rw_e"/>
<input name="tlu_gl_rw_m"/>
<input name="tlu_hpstate_priv"/>
<input name="tlu_hpstate_enb"/>
<input name="tlu_hpstate_tlz"/>
<input name="tlu_cpu_mondo_cmp"/>
<input name="tlu_dev_mondo_cmp"/>
<input name="tlu_resum_err_cmp"/>
<input name="tlu_hintp"/>
<input name="ifu_tlu_npc_m"/>
<input name="tlu_hscpd_dacc_excpt_m"/>
<input name="tlu_qtail_dacc_excpt_m"/>
<input name="tlu_hyperv_rdpr_sel"/>
<input name="tlu_tckctr_in"/>
<input name="rclk"/>
<input name="ctu_sscan_tid"/>
<input name="grst_l"/>
<input name="arst_l"/>
<input name="rst_tri_en"/>
<input name="si"/>
<input name="se"/>
<output name="tlu_ifu_trappc_vld_w1"/>
<output name="tlu_ifu_trapnpc_vld_w1"/>
<output name="tlu_ifu_trap_tid_w1"/>
<output name="tlu_trap_hpstate_enb"/>
<output name="tlu_restore_pc_sel_w1"/>
<output name="pib_pich_wrap"/>
<output name="tlu_tcc_inst_w"/>
<output name="tsa_wr_tpl"/>
<output name="tsa_rd_tid"/>
<output name="tsa_rd_tpl"/>
<output name="tsa_wr_tid"/>
<output name="tsa_wr_vld"/>
<output name="tsa_rd_vld_e"/>
<output name="tsa_rd_en"/>
<output name="tlu_lsu_tl_zero"/>
<output name="tlu_local_flush_w"/>
<output name="tlu_early_flush_pipe_w"/>
<output name="tlu_early_flush_pipe2_w"/>
<output name="tlu_exu_early_flush_pipe_w"/>
<output name="tlu_full_flush_pipe_w2"/>
<output name="tlu_agp_tid_w2"/>
<output name="tlu_exu_agp_tid"/>
<output name="tsa_pc_en"/>
<output name="tsa_npc_en"/>
<output name="tsa_tstate_en"/>
<output name="tsa_htstate_en"/>
<output name="tsa_ttype_en"/>
<output name="tlu_tl_gt_0_w2"/>
<output name="tlu_true_pc_sel_w"/>
<output name="tlu_tick_en_l"/>
<output name="tlu_tickcmp_en_l"/>
<output name="tlu_stickcmp_en_l"/>
<output name="tlu_htickcmp_en_l"/>
<output name="tlu_tba_en_l"/>
<output name="tlu_thrd_wsel_w2"/>
<output name="tlu_thread_wsel_g"/>
<output name="tlu_final_ttype_w2"/>
<output name="tlu_thread_inst_vld_g"/>
<output name="tlu_update_pc_l_w"/>
<output name="tlu_select_redmode"/>
<output name="tlu_pstate_din_sel0"/>
<output name="tlu_pstate_din_sel1"/>
<output name="tlu_pstate_din_sel2"/>
<output name="tlu_pstate_din_sel3"/>
<output name="tlu_update_pstate_l_w2"/>
<output name="tlu_trp_lvl"/>
<output name="tlu_pil"/>
<output name="tlu_wsr_inst_nq_g"/>
<output name="tlu_wr_tsa_inst_w2"/>
<output name="tlu_exu_priv_trap_m"/>
<output name="tlu_lsu_priv_trap_m"/>
<output name="tlu_pic_cnt_en_m"/>
<output name="tlu_exu_cwp_retry_m"/>
<output name="tlu_exu_cwpccr_update_m"/>
<output name="tlu_trap_cwp_en"/>
<output name="tlu_lsu_asi_update_m"/>
<output name="tlu_lsu_tid_m"/>
<output name="tlu_pc_mxsel_w2"/>
<output name="tlu_select_tba_w2"/>
<output name="tdp_select_tba_w2"/>
<output name="tlu_set_sftint_l_g"/>
<output name="tlu_clr_sftint_l_g"/>
<output name="tlu_wr_sftint_l_g"/>
<output name="tlu_sftint_en_l_g"/>
<output name="tlu_sftint_mx_sel"/>
<output name="tlu_sftint_penc_sel"/>
<output name="tlu_sftint_vld"/>
<output name="tlu_int_tid_m"/>
<output name="tlu_incr_tick"/>
<output name="tlu_tickcmp_sel"/>
<output name="immu_sfsr_trp_wr"/>
<output name="tlu_itag_acc_sel_g"/>
<output name="tlu_isfsr_din_g"/>
<output name="tlu_tick_npt"/>
<output name="tlu_thrd_rsel_e"/>
<output name="tlu_inst_vld_nq_m"/>
<output name="tlu_lsu_pstate_am"/>
<output name="tlu_rdpr_mx1_sel"/>
<output name="tlu_rdpr_mx2_sel"/>
<output name="tlu_rdpr_mx3_sel"/>
<output name="tlu_rdpr_mx4_sel"/>
<output name="tlu_rdpr_mx5_sel"/>
<output name="tlu_rdpr_mx6_sel"/>
<output name="tlu_rdpr_mx7_sel"/>
<output name="tlu_final_offset_w1"/>
<output name="tlu_lsu_redmode_rst_d1"/>
<output name="lsu_tlu_rsr_data_mod_e"/>
<output name="tlu_addr_msk_g"/>
<output name="tlu_thrd_traps_w2"/>
<output name="tlu_dnrtry0_inst_g"/>
<output name="tlu_dnrtry1_inst_g"/>
<output name="tlu_dnrtry2_inst_g"/>
<output name="tlu_dnrtry3_inst_g"/>
<output name="tlu_ibrkpt_trap_w2"/>
<output name="tlu_tick_ctl_din"/>
<output name="tlu_por_rstint_g"/>
<output name="tlu_hintp_vld"/>
<output name="tlu_rerr_vld"/>
<output name="ifu_npc_w"/>
<output name="tlu_sscan_tcl_data"/>
<output name="tlu_rst"/>
<output name="so"/>
<instance name="dffrl_async"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="mux2ds"/>
<instance name="dffr"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="tlu_rrobin_picker"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="mux2ds"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="mux2ds"/>
<instance name="mux2ds"/>
<instance name="dffr"/>
<instance name="mux3ds"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux3ds"/>
<complexity cyclo1="110" cyclo2="110" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="109" />
<volume nNodes="3657" nStmts="0" nExprs="1115" nInputs="91" nOutputs="102" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="606" nOther="1936" />
</block>
<block name="tlu_tdp">
<input name="tsa_rdata"/>
<input name="tlu_por_rstint_g"/>
<input name="tlu_wsr_data_w"/>
<input name="lsu_tlu_rsr_data_e"/>
<input name="rclk"/>
<input name="tlu_rst"/>
<input name="tlu_thrd_wsel_w2"/>
<input name="tlu_final_ttype_w2"/>
<input name="tlu_ibrkpt_trap_w2"/>
<input name="tlu_trap_hpstate_enb"/>
<input name="tlu_wr_tsa_inst_w2"/>
<input name="tlu_pstate_din_sel0"/>
<input name="tlu_pstate_din_sel1"/>
<input name="tlu_pstate_din_sel2"/>
<input name="tlu_pstate_din_sel3"/>
<input name="lsu_asi_reg0"/>
<input name="lsu_asi_reg1"/>
<input name="lsu_asi_reg2"/>
<input name="lsu_asi_reg3"/>
<input name="ifu_lsu_imm_asi_d"/>
<input name="ifu_lsu_imm_asi_vld_d"/>
<input name="tlu_tickcmp_sel"/>
<input name="tlu_tickcmp_en_l"/>
<input name="tlu_tick_en_l"/>
<input name="pib_pich_wrap"/>
<input name="pib_picl_wrap"/>
<input name="exu_tlu_ccr0_w"/>
<input name="exu_tlu_ccr1_w"/>
<input name="exu_tlu_ccr2_w"/>
<input name="exu_tlu_ccr3_w"/>
<input name="exu_tlu_cwp0"/>
<input name="exu_tlu_cwp1"/>
<input name="exu_tlu_cwp2"/>
<input name="exu_tlu_cwp3"/>
<input name="tlu_trap_cwp_en"/>
<input name="tlu_pc_new_w"/>
<input name="tlu_npc_new_w"/>
<input name="tlu_sftint_en_l_g"/>
<input name="tlu_sftint_mx_sel"/>
<input name="tlu_set_sftint_l_g"/>
<input name="tlu_clr_sftint_l_g"/>
<input name="tlu_wr_sftint_l_g"/>
<input name="tlu_sftint_penc_sel"/>
<input name="tlu_tba_en_l"/>
<input name="tlu_update_pc_l_w"/>
<input name="tlu_pc_mxsel_w2"/>
<input name="tlu_tl_gt_0_w2"/>
<input name="tlu_select_tba_w2"/>
<input name="tlu_update_pstate_l_w2"/>
<input name="tlu_thrd_rsel_e"/>
<input name="tlu_pil"/>
<input name="tlu_trp_lvl"/>
<input name="tlu_select_redmode"/>
<input name="tlu_tick_npt"/>
<input name="tlu_tick_incr_dout"/>
<input name="tlu_hpstate_din_sel0"/>
<input name="tlu_hpstate_din_sel1"/>
<input name="tlu_hpstate_din_sel2"/>
<input name="tlu_hpstate_din_sel3"/>
<input name="tlu_stickcmp_en_l"/>
<input name="tlu_htickcmp_en_l"/>
<input name="tlu_wr_hintp_g"/>
<input name="tlu_set_hintp_sel_g"/>
<input name="tlu_htba_en_l"/>
<input name="tlu_update_hpstate_l_w2"/>
<input name="tlu_htickcmp_intdis"/>
<input name="tlu_gl_lvl0"/>
<input name="tlu_gl_lvl1"/>
<input name="tlu_gl_lvl2"/>
<input name="tlu_gl_lvl3"/>
<input name="tlu_rdpr_mx1_sel"/>
<input name="tlu_rdpr_mx2_sel"/>
<input name="tlu_rdpr_mx3_sel"/>
<input name="tlu_rdpr_mx4_sel"/>
<input name="tlu_rdpr_mx5_sel"/>
<input name="tlu_rdpr_mx6_sel"/>
<input name="tlu_rdpr_mx7_sel"/>
<input name="ctu_sscan_tid"/>
<input name="tlu_pib_rsr_data_e"/>
<input name="si"/>
<input name="se"/>
<output name="tlu_restore_pc_w1"/>
<output name="tlu_restore_npc_w1"/>
<output name="tlu_partial_trap_pc_w1"/>
<output name="tlu_exu_rsr_data_m"/>
<output name="tsa_wdata"/>
<output name="tlu_int_pstate_ie"/>
<output name="local_pstate_ie"/>
<output name="tlu_ifu_pstate_pef"/>
<output name="tlu_lsu_pstate_cle"/>
<output name="tlu_lsu_pstate_priv"/>
<output name="tlu_int_redmode"/>
<output name="tlu_lsu_redmode"/>
<output name="tlu_pstate_am"/>
<output name="tlu_hpstate_priv"/>
<output name="tlu_hpstate_enb"/>
<output name="tlu_hpstate_tlz"/>
<output name="tlu_hpstate_ibe"/>
<output name="local_hpstate_priv"/>
<output name="tcl_hpstate_priv"/>
<output name="local_pstate_priv"/>
<output name="local_hpstate_enb"/>
<output name="tcl_hpstate_enb"/>
<output name="tlu_sftint_id"/>
<output name="tlu_tick_incr_din"/>
<output name="tlu_dnrtry_global_g"/>
<output name="tlu_hintp"/>
<output name="tlu_asi_state_e"/>
<output name="tlu_sscan_test_data"/>
<output name="so"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffr"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dffr"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffr"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffr"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffr"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="dffre"/>
<instance name="mux4ds"/>
<instance name="tlu_prencoder16"/>
<instance name="mux4ds"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux2ds"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="mux2ds"/>
<instance name="dffr"/>
<instance name="mux2ds"/>
<instance name="dffr"/>
<instance name="mux2ds"/>
<instance name="dffr"/>
<instance name="mux2ds"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="dff"/>
<instance name="mux2ds"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="clken_buf"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="mux2ds"/>
<instance name="mux3ds"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="mux2ds"/>
<instance name="mux3ds"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="mux2ds"/>
<instance name="mux3ds"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="mux3ds"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="mux2ds"/>
<instance name="mux3ds"/>
<instance name="dffr"/>
<instance name="dff"/>
<instance name="dffe"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux3ds"/>
<instance name="mux3ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="mux4ds"/>
<instance name="dff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3001" nStmts="0" nExprs="1092" nInputs="81" nOutputs="29" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="324" nOther="1585" />
</block>
</project>
