;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ 130, 9
	MOV 130, 9
	CMP -702, -0
	SPL 151, 106
	SUB @-127, 100
	SUB @-127, 100
	SLT 20, @12
	SUB @-127, 100
	JMZ <-281, 103
	ADD -127, 100
	JMP <-281, 103
	SUB 102, -101
	JMP <-281, 103
	SLT -1, <325
	SLT 12, @10
	MOV -1, <-20
	ADD #270, <0
	SPL 0, <-4
	SUB -1, <325
	DJN <-281, 103
	DJN -1, 325
	DJN -1, 325
	DJN -1, 325
	JMP <-281, 103
	JMZ <-281, 103
	SLT 12, @10
	ADD @0, @2
	SPL 151, 106
	JMZ <-281, 103
	SPL <121, 106
	DJN <-281, 103
	SPL <121, 106
	JMP <-281, 103
	JMP <-281, 103
	ADD 210, 62
	JMP <-281, 103
	SUB @-127, 100
	SPL 0, <702
	SUB #12, @201
	SPL 0, <702
	DJN <-281, 103
	SUB @121, 106
	SLT 12, @10
	DJN -1, @-20
	CMP -207, <-120
	SUB 20, @12
