# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../riscv.srcs/sources_1/new/bram.vhd" \
"../../../../riscv.srcs/sources_1/new/bram_instruction.vhd" \

vhdl xil_defaultlib  \
"../../../../riscv.srcs/sim_2/imports/new/bram_instruction_tb.vhd" \

# Do not sort compile order
nosort
