module LUT_input_interconnect(in,out);
input [4:0] in;
output reg [4:0] out;

//assign out= in;
always@(*) begin 
#2 out=in;
end 

endmodule
