- 👋 Hi, I’m @Rajneesh-pine
- 👀 I’m interested in C, CPP, Verilog, System Verilog
- 🌱 I’m currently learning UVM
- 💞️ I’m looking to collaborate on good projects in C, CPP, Verilog, System Verilog
- 📫 You can see my LinkedIn profile:https://www.linkedin.com/in/rajneesh-jaiswal-a06291238/

<!---
Rajneesh-pine/Rajneesh-pine is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
