m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vring_counter
!s110 1637589178
!i10b 1
!s100 b2iQYWOTFW?oLa5_@oUOL2
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IEZgR:i^gDT_K4?2oMZ2?F0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question5
w1637570848
8D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question5/test.v
FD:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question5/test.v
!i122 10
L0 1 22
Z3 OV;L;2020.1;71
r1
!s85 0
31
Z4 !s108 1637589177.000000
!s107 D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question5/test.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question5/test.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vring_ctr
!s110 1637589177
!i10b 1
!s100 ZjMl]CNQBBbJG94h[GXPe1
R0
I?NRldQzXORD>cEL1bKZ;c3
R1
R2
w1637589127
Z7 8D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question5/question5.v
Z8 FD:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question5/question5.v
!i122 9
L0 1 21
R3
r1
!s85 0
31
R4
Z9 !s107 D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question5/question5.v|
Z10 !s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question5/question5.v|
!i113 1
R5
R6
vringCtrSCr
!s110 1637569590
!i10b 1
!s100 Y[9SM`?_<h3>SGRGB@e?Q1
R0
IYEOd9Of8mZ^1U:zPUniA=3
R1
R2
w1637569571
R7
R8
!i122 6
L0 1 13
R3
r1
!s85 0
31
!s108 1637569590.000000
R9
R10
!i113 1
R5
R6
nring@ctr@s@cr
