<h3 id="FSYS_SCB:Week#45:11/07/2022-11/11/2022-Summary/Highlights:">Summary / Highlights:</h3><ol start="1"><li><p>Released the ACE/AXI coherent read transaction support in scoreboard to team.</p></li><li><p>Working on bringing up ACE/AXI write transactions.</p></li><li><p>Urvish, Sai &amp; Kavish are assigned tasks are on hold until RC Release.</p></li></ol><h3 id="FSYS_SCB:Week#45:11/07/2022-11/11/2022-Activitiesoftheweek:">Activities of the week:</h3><ol start="1"><li><p>AXI, ACE coherent read transactions release.</p><ol start="1"><li><p><strong>Known issue</strong>: RTL behavior is unpredictable when multiple AXI transactions match the addr, ID, etc fields of CMDReq. There is a UVM_WARNING that will be printed and scoreboard with make forward progress by picking oldest pending read/write transaction, based on CMDReq command type.</p></li></ol></li><li><p>Work in progress to bring up coherent write transactions.</p></li><li><p>Working on coming up with a plan to fix known issue from #1.a. IOAIU uArch document talks about ordering rules, but so far I havenâ€™t found a predictable way to map a CMDReq to pending AXI txns. </p></li><li><p>Urvish: Develop aging algorithm for fsys pending transaction queue</p><ol start="1"><li><p>WIP with ETA of 11/??</p></li></ol></li><li><p>Sai: Implement AXI txn prediction in DII predictor</p><ol start="1"><li><p> On hold until RC release.</p></li></ol></li><li><p>Kavish: DVM Predictor implementation</p><ol start="1"><li><p>On hold until RC release. </p></li></ol></li></ol><h3 id="FSYS_SCB:Week#45:11/07/2022-11/11/2022-RTLJIRAsCreatedthisweek:">RTL JIRAs Created this week:</h3><ol start="1"><li><p>None</p></li></ol><h3 id="FSYS_SCB:Week#45:11/07/2022-11/11/2022-DVJIRAsResolvedthisweek:">DV JIRAs Resolved this week:</h3><h3 id="FSYS_SCB:Week#45:11/07/2022-11/11/2022-Regressions:">Regressions:</h3><p />