// Seed: 4214792994
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  assign id_2 = 1'b0;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wor id_5,
    output wire id_6,
    output wand id_7,
    input supply1 id_8,
    output tri id_9,
    output wor id_10,
    input tri1 id_11,
    input tri id_12,
    output wand id_13,
    input supply1 id_14,
    output wand id_15
);
  initial if (~id_12) id_4 = 'b0;
  assign id_2 = 1;
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17
  );
endmodule
