// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module dynamic_routing_squash_Pipeline_VITIS_LOOP_272_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tmp_10,
        input_mat_address0,
        input_mat_ce0,
        input_mat_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] tmp_10;
output  [7:0] input_mat_address0;
output   input_mat_ce0;
input  [31:0] input_mat_q0;
output  [31:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln272_fu_105_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_state2;
wire   [63:0] zext_ln275_fu_127_p1;
reg   [31:0] empty_fu_54;
wire    ap_loop_init;
reg   [4:0] dim_fu_58;
wire   [4:0] add_ln272_fu_111_p2;
reg   [4:0] ap_sig_allocacmp_dim_2;
reg    input_mat_ce0_local;
wire  signed [31:0] mul_ln275_fu_88_p0;
wire  signed [47:0] sext_ln275_fu_140_p1;
wire  signed [31:0] mul_ln275_fu_88_p1;
wire   [7:0] zext_ln272_fu_117_p1;
wire   [7:0] add_ln275_fu_121_p2;
wire   [47:0] shl_ln1_fu_146_p3;
wire   [47:0] mul_ln275_fu_88_p2;
wire   [47:0] add_ln275_1_fu_154_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 empty_fu_54 = 32'd0;
#0 dim_fu_58 = 5'd0;
#0 ap_done_reg = 1'b0;
end

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U138(
    .din0(mul_ln275_fu_88_p0),
    .din1(mul_ln275_fu_88_p1),
    .dout(mul_ln275_fu_88_p2)
);

dynamic_routing_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln272_fu_105_p2 == 1'd0)) begin
            dim_fu_58 <= add_ln272_fu_111_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            dim_fu_58 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        empty_fu_54 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_fu_54 <= {{add_ln275_1_fu_154_p2[47:16]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln272_fu_105_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_dim_2 = 5'd0;
    end else begin
        ap_sig_allocacmp_dim_2 = dim_fu_58;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        input_mat_ce0_local = 1'b1;
    end else begin
        input_mat_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln272_fu_105_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln272_fu_105_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln272_fu_111_p2 = (ap_sig_allocacmp_dim_2 + 5'd1);

assign add_ln275_1_fu_154_p2 = (shl_ln1_fu_146_p3 + mul_ln275_fu_88_p2);

assign add_ln275_fu_121_p2 = (zext_ln272_fu_117_p1 + tmp_10);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln272_fu_105_p2 = ((ap_sig_allocacmp_dim_2 == 5'd16) ? 1'b1 : 1'b0);

assign input_mat_address0 = zext_ln275_fu_127_p1;

assign input_mat_ce0 = input_mat_ce0_local;

assign mul_ln275_fu_88_p0 = sext_ln275_fu_140_p1;

assign mul_ln275_fu_88_p1 = sext_ln275_fu_140_p1;

assign p_out = empty_fu_54;

assign sext_ln275_fu_140_p1 = $signed(input_mat_q0);

assign shl_ln1_fu_146_p3 = {{empty_fu_54}, {16'd0}};

assign zext_ln272_fu_117_p1 = ap_sig_allocacmp_dim_2;

assign zext_ln275_fu_127_p1 = add_ln275_fu_121_p2;

endmodule //dynamic_routing_squash_Pipeline_VITIS_LOOP_272_2
