Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Aug 19 23:28:09 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file bmeMultibyteOg_wrapper_timing_summary_routed.rpt -rpx bmeMultibyteOg_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bmeMultibyteOg_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.784        0.000                      0                 6587        0.046        0.000                      0                 6587        4.020        0.000                       0                  2840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.784        0.000                      0                 6587        0.046        0.000                      0                 6587        4.020        0.000                       0                  2840  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 1.651ns (22.788%)  route 5.594ns (77.212%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.844     3.138    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.254    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X44Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.378 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.302     4.680    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.804 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.534     5.338    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.462 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.031    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.119     6.150 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.850     7.000    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.332     7.332 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.740     8.072    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=27, routed)          0.646     8.842    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.966 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.618     9.584    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.708 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.675    10.383    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X58Y94         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.537    12.716    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X58Y94         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X58Y94         FDRE (Setup_fdre_C_R)       -0.524    12.167    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.167    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 1.651ns (22.788%)  route 5.594ns (77.212%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.844     3.138    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.254    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X44Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.378 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.302     4.680    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.804 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.534     5.338    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.462 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.031    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.119     6.150 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.850     7.000    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.332     7.332 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.740     8.072    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=27, routed)          0.646     8.842    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.966 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.618     9.584    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.708 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.675    10.383    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X58Y94         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.537    12.716    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X58Y94         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X58Y94         FDRE (Setup_fdre_C_R)       -0.524    12.167    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.167    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.791ns  (logic 1.899ns (24.373%)  route 5.892ns (75.627%))
  Logic Levels:           10  (LUT2=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.844     3.138    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.254    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X44Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.378 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.302     4.680    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.804 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.534     5.338    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.462 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.031    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.119     6.150 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.850     7.000    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.332     7.332 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.740     8.072    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=27, routed)          0.646     8.842    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.966 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.318     9.284    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X58Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.408 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.667    10.074    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124    10.198 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_2__5/O
                         net (fo=1, routed)           0.607    10.805    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_2__5_n_0
    SLICE_X60Y96         LUT6 (Prop_lut6_I0_O)        0.124    10.929 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1/O
                         net (fo=1, routed)           0.000    10.929    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1_n_0
    SLICE_X60Y96         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.540    12.719    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X60Y96         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)        0.029    12.723    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 1.651ns (23.176%)  route 5.473ns (76.824%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.844     3.138    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.254    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X44Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.378 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.302     4.680    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.804 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.534     5.338    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.462 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.031    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.119     6.150 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.850     7.000    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.332     7.332 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.740     8.072    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=27, routed)          0.646     8.842    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.966 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.618     9.584    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.708 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.554    10.262    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X56Y95         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.537    12.716    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X56Y95         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.429    12.262    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 1.651ns (23.176%)  route 5.473ns (76.824%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.844     3.138    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.254    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X44Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.378 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.302     4.680    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.804 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.534     5.338    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.462 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.031    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.119     6.150 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.850     7.000    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.332     7.332 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.740     8.072    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=27, routed)          0.646     8.842    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.966 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.618     9.584    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.708 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.554    10.262    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X56Y95         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.537    12.716    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X56Y95         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.429    12.262    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 1.651ns (23.176%)  route 5.473ns (76.824%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.844     3.138    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.254    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X44Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.378 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.302     4.680    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.804 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.534     5.338    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.462 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.031    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.119     6.150 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.850     7.000    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.332     7.332 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.740     8.072    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=27, routed)          0.646     8.842    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.966 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.618     9.584    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.708 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.554    10.262    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X56Y95         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.537    12.716    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X56Y95         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.429    12.262    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 1.651ns (23.190%)  route 5.469ns (76.810%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.844     3.138    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.254    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X44Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.378 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.302     4.680    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.804 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.534     5.338    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.462 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.031    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.119     6.150 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.850     7.000    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.332     7.332 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.740     8.072    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=27, routed)          0.646     8.842    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.966 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.618     9.584    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.708 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.550    10.258    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X57Y95         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.537    12.716    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X57Y95         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.429    12.262    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 1.651ns (23.190%)  route 5.469ns (76.810%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.844     3.138    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.254    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X44Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.378 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.302     4.680    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.804 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.534     5.338    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.462 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.031    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.119     6.150 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.850     7.000    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.332     7.332 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.740     8.072    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=27, routed)          0.646     8.842    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.966 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.618     9.584    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.708 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.550    10.258    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X57Y95         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.537    12.716    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X57Y95         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.429    12.262    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 1.651ns (23.190%)  route 5.469ns (76.810%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.844     3.138    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.254    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X44Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.378 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.302     4.680    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.804 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.534     5.338    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.462 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.031    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.119     6.150 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.850     7.000    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.332     7.332 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.740     8.072    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=27, routed)          0.646     8.842    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.966 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.618     9.584    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.708 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.550    10.258    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X57Y95         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.537    12.716    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X57Y95         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.429    12.262    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 1.651ns (23.582%)  route 5.350ns (76.418%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.844     3.138    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.254    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X44Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.378 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.302     4.680    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.804 f  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.534     5.338    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.462 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.031    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.119     6.150 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.850     7.000    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.332     7.332 f  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.740     8.072    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.196 f  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=27, routed)          0.505     8.701    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X57Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.825 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=3, routed)           0.591     9.416    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     9.540 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, routed)           0.599    10.139    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X3Y34         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        1.575    12.754    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y34         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.883    
                         clock uncertainty           -0.154    12.729    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.163    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  2.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/multibyteOg_0/inst/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/ap_CS_fsm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.222%)  route 0.224ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.550     0.886    bmeMultibyteOg_i/multibyteOg_0/inst/ap_clk
    SLICE_X50Y89         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  bmeMultibyteOg_i/multibyteOg_0/inst/ap_CS_fsm_reg[8]/Q
                         net (fo=3, routed)           0.224     1.274    bmeMultibyteOg_i/multibyteOg_0/inst/ap_CS_fsm_state9
    SLICE_X48Y88         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/ap_CS_fsm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.822     1.188    bmeMultibyteOg_i/multibyteOg_0/inst/ap_clk
    SLICE_X48Y88         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/ap_CS_fsm_reg[9]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.075     1.228    bmeMultibyteOg_i/multibyteOg_0/inst/ap_CS_fsm_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/sect_addr_buf_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.716%)  route 0.160ns (43.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.639     0.975    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/ap_clk
    SLICE_X36Y101        FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/sect_addr_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/sect_addr_buf_reg[26]/Q
                         net (fo=1, routed)           0.160     1.299    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/sect_addr_buf_reg_n_0_[26]
    SLICE_X38Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.344 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/could_multi_bursts.araddr_buf[26]_i_1/O
                         net (fo=1, routed)           0.000     1.344    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/araddr_tmp[26]
    SLICE_X38Y99         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.825     1.191    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/ap_clk
    SLICE_X38Y99         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[26]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.568     0.904    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y83         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=2, routed)           0.126     1.171    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y84         SRLC32E                                      r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.837     1.203    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y84         SRLC32E                                      r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X26Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.191%)  route 0.266ns (58.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.557     0.893    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aclk
    SLICE_X47Y97         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=2, routed)           0.266     1.299    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[4]
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.344 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.344    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[4]
    SLICE_X50Y97         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.821     1.187    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X50Y97         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.121     1.273    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/start_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.383ns (72.465%)  route 0.146ns (27.535%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.553     0.889    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X52Y97         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/start_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/start_addr_reg[8]/Q
                         net (fo=3, routed)           0.145     1.161    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/start_addr_reg_n_0_[8]
    SLICE_X53Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.201     1.362 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[10]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.417 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.417    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr[11]
    SLICE_X53Y100        FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.907     1.273    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X53Y100        FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[11]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.557     0.893    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=2, routed)           0.068     1.102    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y90         SRLC32E                                      r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.824     1.190    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.569     0.905    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y84         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=2, routed)           0.070     1.116    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X26Y84         SRLC32E                                      r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.837     1.203    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y84         SRLC32E                                      r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.285     0.918    
    SLICE_X26Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.035    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/start_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.394ns (73.027%)  route 0.146ns (26.973%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.553     0.889    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X52Y97         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/start_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/start_addr_reg[8]/Q
                         net (fo=3, routed)           0.145     1.161    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/start_addr_reg_n_0_[8]
    SLICE_X53Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.201     1.362 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[10]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.428 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.428    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr[13]
    SLICE_X53Y100        FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.907     1.273    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X53Y100        FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[13]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/end_addr_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.229ns (47.851%)  route 0.250ns (52.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.556     0.892    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aclk
    SLICE_X48Y98         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[5]/Q
                         net (fo=2, routed)           0.250     1.269    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[5]
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.101     1.370 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.370    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[5]
    SLICE_X50Y97         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.821     1.187    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X50Y97         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.131     1.283    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/sect_addr_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.155%)  route 0.244ns (53.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.635     0.971    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X50Y100        FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/sect_addr_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/sect_addr_buf_reg[13]/Q
                         net (fo=1, routed)           0.244     1.379    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/sect_addr_buf_reg_n_0_[13]
    SLICE_X48Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.424 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[13]_i_1/O
                         net (fo=1, routed)           0.000     1.424    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/awaddr_tmp[13]
    SLICE_X48Y100        FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2843, routed)        0.911     1.277    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X48Y100        FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[13]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.091     1.329    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y111   bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y111   bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y113   bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y111   bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y114   bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y87    bmeMultibyteOg_i/multibyteOg_0/inst/ap_CS_fsm_reg[52]_srl2___ap_CS_fsm_reg_r_0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y95    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y95    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y95    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y95    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y87    bmeMultibyteOg_i/multibyteOg_0/inst/ap_CS_fsm_reg[52]_srl2___ap_CS_fsm_reg_r_0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



