$comment
	File created using the following command:
		vcd file relogioDigital.msim.vcd -direction
$end
$date
	Fri Oct 25 13:44:24 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module controladorenable_vhd_vec_tst $end
$var wire 1 ! C [7] $end
$var wire 1 " C [6] $end
$var wire 1 # C [5] $end
$var wire 1 $ C [4] $end
$var wire 1 % C [3] $end
$var wire 1 & C [2] $end
$var wire 1 ' C [1] $end
$var wire 1 ( C [0] $end
$var wire 1 ) rc $end
$var wire 1 * SEL $end
$var wire 1 + TC [1] $end
$var wire 1 , TC [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_TC [1] $end
$var wire 1 7 ww_TC [0] $end
$var wire 1 8 ww_SEL $end
$var wire 1 9 ww_rc $end
$var wire 1 : ww_C [7] $end
$var wire 1 ; ww_C [6] $end
$var wire 1 < ww_C [5] $end
$var wire 1 = ww_C [4] $end
$var wire 1 > ww_C [3] $end
$var wire 1 ? ww_C [2] $end
$var wire 1 @ ww_C [1] $end
$var wire 1 A ww_C [0] $end
$var wire 1 B \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 C \SEL~input_o\ $end
$var wire 1 D \TC[1]~input_o\ $end
$var wire 1 E \TC[0]~input_o\ $end
$var wire 1 F \rc~input_o\ $end
$var wire 1 G \C[0]$latch~0_combout\ $end
$var wire 1 H \C[1]$latch~0_combout\ $end
$var wire 1 I \C[2]~0_combout\ $end
$var wire 1 J \Equal2~0_combout\ $end
$var wire 1 K \comb~0_combout\ $end
$var wire 1 L \C[2]$latch~combout\ $end
$var wire 1 M \C[3]~1_combout\ $end
$var wire 1 N \C[3]$latch~combout\ $end
$var wire 1 O \C[4]$latch~0_combout\ $end
$var wire 1 P \C[5]$latch~0_combout\ $end
$var wire 1 Q \C[6]$latch~0_combout\ $end
$var wire 1 R \C[7]$latch~0_combout\ $end
$var wire 1 S \ALT_INV_C[3]~1_combout\ $end
$var wire 1 T \ALT_INV_C[2]$latch~combout\ $end
$var wire 1 U \ALT_INV_rc~input_o\ $end
$var wire 1 V \ALT_INV_C[3]$latch~combout\ $end
$var wire 1 W \ALT_INV_SEL~input_o\ $end
$var wire 1 X \ALT_INV_TC[0]~input_o\ $end
$var wire 1 Y \ALT_INV_TC[1]~input_o\ $end
$var wire 1 Z \ALT_INV_comb~0_combout\ $end
$var wire 1 [ \ALT_INV_Equal2~0_combout\ $end
$var wire 1 \ \ALT_INV_C[2]~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0*
0-
1.
x/
10
11
12
13
14
15
08
19
xB
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
1M
0N
0O
0P
0Q
1R
0S
1T
0U
1V
1W
1X
1Y
1Z
1[
1\
0+
0,
1!
0"
0#
0$
0%
0&
0'
0(
06
07
1:
0;
0<
0=
0>
0?
0@
0A
$end
#1250
1*
18
1C
0W
1Q
0R
0:
1;
1"
0!
#2500
0*
1,
08
17
1E
0C
1W
0X
1P
0Q
0;
1<
1#
0"
#3750
1*
18
1C
0W
1O
0P
0<
1=
1$
0#
#5000
0*
0,
1+
08
07
16
1D
0E
0C
1W
1X
0Y
0M
0O
1S
1N
0V
0=
0$
1>
1%
#6250
1*
18
1C
0W
1I
1M
0S
0\
1L
0N
1V
0T
0>
1?
1&
0%
#7500
0*
1,
08
17
1E
0C
1W
0X
1J
1K
1H
0I
1\
0Z
0[
0L
1T
1@
1'
0?
0&
#8750
1*
18
1C
0W
1G
0H
0@
1A
1(
0'
#10000
