

================================================================
== Vitis HLS Report for 'xferode_2160_3840_1_0_1_0_3841_3_3_s'
================================================================
* Date:           Sun May  1 11:32:07 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        color_detect
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.349 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |       25|  8328012|  83.325 ns|  27.757 ms|   25|  8328012|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                                         |                                                              |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_263_1_fu_96   |xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_263_1  |        5|        5|  16.665 ns|  16.665 ns|    5|     5|       no|
        |grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_278_2_fu_103  |xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_278_2  |        4|     3844|  13.332 ns|  12.812 us|    4|  3844|       no|
        |grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_295_3_fu_111  |xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_295_3  |        3|     3843|   9.999 ns|  12.809 us|    3|  3843|       no|
        |grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop_fu_117          |xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop          |       10|     3850|  33.330 ns|  12.832 us|   10|  3850|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |            |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- Row_Loop  |       12|  8320320|  12 ~ 3852|          -|          -|  1 ~ 2160|        no|
        +------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      93|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      624|     873|    -|
|Memory               |        6|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|     232|    -|
|Register             |        -|     -|      150|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        6|     0|      774|    1198|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop_fu_117          |xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop          |        0|   0|  553|  643|    0|
    |grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_263_1_fu_96   |xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_263_1  |        0|   0|    4|   88|    0|
    |grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_278_2_fu_103  |xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_278_2  |        0|   0|   52|   82|    0|
    |grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_295_3_fu_111  |xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_295_3  |        0|   0|   15|   60|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                    |                                                              |        0|   0|  624|  873|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_V_U    |xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_RAM_S2P_BRAM_1R1W  |        2|  0|   0|    0|  3840|    8|     1|        30720|
    |buf_V_1_U  |xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_RAM_S2P_BRAM_1R1W  |        2|  0|   0|    0|  3840|    8|     1|        30720|
    |buf_V_2_U  |xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_RAM_S2P_BRAM_1R1W  |        2|  0|   0|    0|  3840|    8|     1|        30720|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                              |        6|  0|   0|    0| 11520|   24|     3|        92160|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln1810_fu_153_p2             |         +|   0|  0|  21|          14|           1|
    |op2_assign_fu_147_p2             |         +|   0|  0|  24|          17|           1|
    |row_V_3_fu_197_p2                |         +|   0|  0|  20|          13|           1|
    |cmp_i_i127_i_fu_186_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1072_2_fu_177_p2          |      icmp|   0|  0|  13|          17|          17|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  93|          78|          37|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  43|          8|    1|          8|
    |buf_V_1_address1      |  14|          3|   12|         36|
    |buf_V_1_ce0           |   9|          2|    1|          2|
    |buf_V_1_ce1           |  14|          3|    1|          3|
    |buf_V_1_d1            |  14|          3|    8|         24|
    |buf_V_1_we1           |  14|          3|    1|          3|
    |buf_V_address1        |  14|          3|   12|         36|
    |buf_V_ce0             |   9|          2|    1|          2|
    |buf_V_ce1             |  14|          3|    1|          3|
    |buf_V_d1              |  14|          3|    8|         24|
    |buf_V_we1             |  14|          3|    1|          3|
    |empty_61_fu_64        |   9|          2|   13|         26|
    |empty_62_fu_68        |   9|          2|   13|         26|
    |empty_fu_60           |   9|          2|   13|         26|
    |imgHelper4_4104_read  |  14|          3|    1|          3|
    |imgOutput_4105_write  |   9|          2|    1|          2|
    |row_V_fu_56           |   9|          2|   13|         26|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 232|         49|  101|        253|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1810_reg_274                                                                    |  14|   0|   14|          0|
    |ap_CS_fsm                                                                             |   7|   0|    7|          0|
    |cmp_i_i127_i_reg_297                                                                  |   1|   0|    1|          0|
    |empty_61_fu_64                                                                        |  13|   0|   13|          0|
    |empty_62_fu_68                                                                        |  13|   0|   13|          0|
    |empty_63_reg_264                                                                      |  14|   0|   14|          0|
    |empty_66_reg_302                                                                      |   2|   0|    2|          0|
    |empty_fu_60                                                                           |  13|   0|   13|          0|
    |grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop_fu_117_ap_start_reg          |   1|   0|    1|          0|
    |grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_263_1_fu_96_ap_start_reg   |   1|   0|    1|          0|
    |grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_278_2_fu_103_ap_start_reg  |   1|   0|    1|          0|
    |grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_295_3_fu_111_ap_start_reg  |   1|   0|    1|          0|
    |op2_assign_reg_269                                                                    |  17|   0|   17|          0|
    |p_load70_reg_279                                                                      |  13|   0|   13|          0|
    |p_load71_reg_292                                                                      |  13|   0|   13|          0|
    |p_load_reg_284                                                                        |  13|   0|   13|          0|
    |row_V_fu_56                                                                           |  13|   0|   13|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 150|   0|  150|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  xferode<2160, 3840, 1, 0, 1, 0, 3841, 3, 3>|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  xferode<2160, 3840, 1, 0, 1, 0, 3841, 3, 3>|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  xferode<2160, 3840, 1, 0, 1, 0, 3841, 3, 3>|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  xferode<2160, 3840, 1, 0, 1, 0, 3841, 3, 3>|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  xferode<2160, 3840, 1, 0, 1, 0, 3841, 3, 3>|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  xferode<2160, 3840, 1, 0, 1, 0, 3841, 3, 3>|  return value|
|imgHelper4_4104_dout     |   in|    8|     ap_fifo|                              imgHelper4_4104|       pointer|
|imgHelper4_4104_empty_n  |   in|    1|     ap_fifo|                              imgHelper4_4104|       pointer|
|imgHelper4_4104_read     |  out|    1|     ap_fifo|                              imgHelper4_4104|       pointer|
|imgOutput_4105_din       |  out|    8|     ap_fifo|                               imgOutput_4105|       pointer|
|imgOutput_4105_full_n    |   in|    1|     ap_fifo|                               imgOutput_4105|       pointer|
|imgOutput_4105_write     |  out|    1|     ap_fifo|                               imgOutput_4105|       pointer|
|img_height               |   in|   16|     ap_none|                                   img_height|        scalar|
|img_width                |   in|   16|     ap_none|                                    img_width|        scalar|
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

