timestamp 1758103905
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output80 -1 0 3136 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output35 1 0 3584 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output33 1 0 3584 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output31 -1 0 3584 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _462_ 1 0 1568 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _390_ 1 0 3136 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_1_Left_28 1 0 1344 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_0_Left_27 1 0 1344 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output36 1 0 5824 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _476_ 1 0 5376 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_0_54 1 0 5152 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 _520_ 1 0 5152 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output37 1 0 7392 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output38 1 0 9632 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input14 1 0 9744 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _470_ 1 0 9184 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _381_ 1 0 10416 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_1_59 1 0 9184 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_0_55 1 0 8960 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_1_74 1 0 9632 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_1_72 1 0 9408 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output40 1 0 11200 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output39 1 0 11088 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_0_56 1 0 12768 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_1_103 1 0 12880 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_1_101 1 0 12656 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output41 1 0 13776 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _475_ -1 0 16352 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _383_ 1 0 12992 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_0_110 1 0 13664 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input15 -1 0 17920 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 _456_ -1 0 18704 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_1_60 1 0 17024 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_0_57 1 0 16576 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_1_148 1 0 17920 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_0_140 1 0 17024 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_0_138 1 0 16800 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_0_134 1 0 16352 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 _525_ 1 0 18032 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 _524_ 1 0 12992 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_0_169 1 0 20272 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_0_Right_0 -1 0 22960 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_1_Right_1 -1 0 22960 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_0_58 1 0 20384 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _320_ -1 0 22736 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _382_ 1 0 22064 0 -1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output42 -1 0 20272 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output43 1 0 20608 0 1 3136
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_2_Left_29 1 0 1344 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_2_61 1 0 5264 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _407_ 1 0 4704 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _518_ 1 0 5488 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output77 -1 0 4704 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output81 -1 0 3136 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _522_ 1 0 9296 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_2_141 1 0 17136 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_2_143 1 0 17360 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_2_62 1 0 13104 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _480_ 1 0 13328 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output29 1 0 17472 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output30 1 0 15568 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output66 1 0 14000 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_2_Right_2 -1 0 22960 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_2_63 1 0 20944 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__aoi211_2 _404_ 1 0 19040 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output72 1 0 21168 0 1 4704
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_3_Left_30 1 0 1344 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__buf_2 _258_ -1 0 7840 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _516_ 1 0 1568 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output79 1 0 5376 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_3_64 1 0 9184 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _273_ 1 0 8736 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _457_ -1 0 10416 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _471_ -1 0 11424 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 _521_ 1 0 11424 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__buf_2 input1 1 0 7840 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_3_142 1 0 17248 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_3_144 1 0 17472 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_3_65 1 0 17024 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__and3_1 _413_ -1 0 18704 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output28 1 0 15456 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_3_Right_3 -1 0 22960 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 _530_ 1 0 18704 0 -1 6272
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_4_46 1 0 6496 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_4_Left_31 1 0 1344 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_4_66 1 0 5264 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _392_ 1 0 4704 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _463_ 1 0 5488 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _515_ 1 0 6608 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output82 -1 0 4704 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output83 -1 0 3136 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__or3_1 _279_ 1 0 11984 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _315_ -1 0 10976 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _469_ -1 0 11984 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_4_107 1 0 13328 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_4_118 1 0 14560 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_4_67 1 0 13104 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 _410_ 1 0 18368 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__oai31_2 _447_ 1 0 16240 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__buf_3 fanout88 -1 0 14560 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output32 1 0 14672 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_4_Right_4 -1 0 22960 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_4_68 1 0 20944 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _477_ -1 0 20944 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output71 1 0 21168 0 1 6272
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output84 -1 0 3136 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _461_ 1 0 3136 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_6_Left_33 1 0 1344 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_5_Left_32 1 0 1344 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_6_25 1 0 4144 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _473_ 1 0 5600 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__oai32_1 _452_ -1 0 6944 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__nand4_2 _396_ 1 0 6160 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__nor3_1 _249_ -1 0 5264 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_6_71 1 0 5264 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_6_37 1 0 5488 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _531_ 1 0 6944 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 _517_ 1 0 1568 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__or2_1 _393_ -1 0 9184 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_5_69 1 0 9184 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_5_61 1 0 8176 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_5_59 1 0 7952 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__inv_1 clkload0 -1 0 11200 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__and2_1 _405_ 1 0 9632 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__nor4_2 _397_ 1 0 10528 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__oai211_1 _311_ 1 0 11200 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_5_72 1 0 9408 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__nand3_1 _395_ 1 0 12320 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__nor3_1 _272_ 1 0 12544 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_6_107 1 0 13328 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_5_70 1 0 17024 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_6_72 1 0 13104 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__or3_1 _276_ 1 0 13440 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__nand4_2 _391_ -1 0 17024 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 clkbuf_2_1__f_clk 1 0 13440 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input17 1 0 14560 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output69 1 0 17248 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_5_156 1 0 18816 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_6_158 1 0 19040 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_6_160 1 0 19264 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_5_Right_5 -1 0 22960 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_6_Right_6 -1 0 22960 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_6_73 1 0 20944 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _528_ 1 0 18928 0 -1 7840
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output70 1 0 19376 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output73 1 0 21168 0 1 7840
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_7_Left_34 1 0 1344 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__buf_2 _247_ 1 0 7056 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__mux2_2 _453_ 1 0 5376 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _514_ 1 0 1568 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_7_74 1 0 9184 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _312_ -1 0 8512 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _384_ -1 0 9184 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 clkbuf_2_0__f_clk -1 0 15008 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_7_142 1 0 17248 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_7_75 1 0 17024 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__oai22_1 _400_ 1 0 15904 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__nor3_1 _482_ -1 0 15904 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__oai31_1 _485_ 1 0 17472 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_7_Right_7 -1 0 22960 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 _523_ 1 0 18704 0 -1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output85 -1 0 3136 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_8_Left_35 1 0 1344 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input9 1 0 4592 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _375_ -1 0 4592 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _374_ -1 0 3920 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_8_16 1 0 3136 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _490_ 1 0 6160 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _376_ 1 0 5488 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_8_76 1 0 5264 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input10 1 0 6832 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__nor3_1 _268_ 1 0 10416 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _484_ -1 0 10416 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__nor3_1 _499_ 1 0 11312 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__aoi21_1 _500_ -1 0 13104 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input11 1 0 7504 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input12 1 0 8176 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input16 1 0 8848 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_8_117 1 0 14448 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_8_144 1 0 17472 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_8_146 1 0 17696 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_8_77 1 0 13104 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__oai211_1 _314_ 1 0 13328 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__oai211_1 _319_ 1 0 14560 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _414_ -1 0 16352 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__and3_1 _481_ 1 0 16352 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 output34 1 0 17808 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_8_Right_8 -1 0 22960 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_8_78 1 0 20944 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output68 1 0 19376 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output74 1 0 21168 0 1 9408
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _454_ 1 0 1680 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _412_ -1 0 3024 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_9_Left_36 1 0 1344 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_9_2 1 0 1568 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _337_ 1 0 3024 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__buf_1 output27 -1 0 4704 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_9_30 1 0 4704 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input7 -1 0 5712 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _253_ 1 0 5936 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_9_39 1 0 5712 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_9_32 1 0 4928 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _377_ 1 0 6832 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_9_92 1 0 11648 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_9_79 1 0 9184 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _411_ 1 0 12656 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _415_ 1 0 11760 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__nand4_1 _487_ -1 0 11648 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__oai31_1 _488_ -1 0 10640 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__mux2_2 _489_ 1 0 7504 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_9_80 1 0 17024 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__nand2_2 _399_ -1 0 15568 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__nand3_2 _433_ 1 0 15568 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__nand3_2 _445_ 1 0 17248 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__nand4_1 _446_ 1 0 13552 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_9_155 1 0 18704 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_9_Right_9 -1 0 22960 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _527_ 1 0 18928 0 -1 10976
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output86 -1 0 3136 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_10_Left_37 1 0 1344 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__oai211_1 _291_ 1 0 3136 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _286_ 1 0 4704 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _250_ -1 0 4704 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _467_ 1 0 5600 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__aoi21_1 _450_ -1 0 7056 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_10_81 1 0 5264 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_10_37 1 0 5488 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_10_51 1 0 7056 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _434_ 1 0 7952 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _355_ 1 0 7392 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_10_53 1 0 7280 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__aoi21_1 _486_ 1 0 8624 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input3 -1 0 11088 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _379_ 1 0 9744 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_10_73 1 0 9520 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _356_ 1 0 11088 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _270_ 1 0 12208 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_10_96 1 0 12096 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_10_107 1 0 13328 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_10_149 1 0 18032 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_10_82 1 0 13104 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 _246_ -1 0 16016 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _274_ 1 0 13552 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__nor2_2 _387_ 1 0 18256 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__nor2_4 _409_ -1 0 18032 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_10_Right_10 -1 0 22960 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_10_83 1 0 20944 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output75 1 0 19376 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output76 1 0 21168 0 1 10976
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output87 -1 0 3136 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output78 -1 0 3136 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_12_Left_39 1 0 1344 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_11_Left_38 1 0 1344 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__oai221_1 _504_ 1 0 3360 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _297_ 1 0 3696 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _292_ 1 0 4256 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _290_ -1 0 3696 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _255_ 1 0 4704 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_12_16 1 0 3136 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_11_31 1 0 4816 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _460_ -1 0 6496 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _458_ 1 0 5488 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _257_ 1 0 5936 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__or2_1 _256_ 1 0 5040 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_12_86 1 0 5264 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_11_46 1 0 6496 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _459_ -1 0 7392 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__nand3_1 _439_ -1 0 7616 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_11_48 1 0 6720 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _474_ 1 0 7952 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _408_ 1 0 7728 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _394_ 1 0 7392 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _378_ 1 0 8512 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__oai31_1 _262_ -1 0 9520 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_12_56 1 0 7616 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input13 1 0 9744 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__nor3_1 _264_ 1 0 9744 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_11_84 1 0 9184 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_12_73 1 0 9520 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_11_74 1 0 9632 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_11_72 1 0 9408 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _380_ 1 0 10640 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__oai211_1 _308_ 1 0 10416 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _266_ 1 0 11312 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _406_ 1 0 11984 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _275_ 1 0 12656 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _267_ -1 0 11984 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__inv_2 _243_ -1 0 12992 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_11_97 1 0 12208 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _360_ 1 0 12992 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_12_87 1 0 13104 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_11_113 1 0 14000 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__nand2_2 _385_ 1 0 17248 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _367_ -1 0 18704 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__buf_3 _288_ 1 0 17696 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_11_85 1 0 17024 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_12_144 1 0 17472 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__nor4_4 _289_ 1 0 13328 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__nor3_4 _245_ 1 0 14112 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_12_174 1 0 20832 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_11_Right_11 -1 0 22960 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_12_Right_12 -1 0 22960 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_12_88 1 0 20944 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _280_ 1 0 19936 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__buf_3 _287_ -1 0 19936 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 _529_ 1 0 18704 0 -1 12544
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output67 1 0 21168 0 1 12544
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _342_ 1 0 1680 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__oai211_1 _296_ -1 0 3360 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_13_Left_40 1 0 1344 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_13_2 1 0 1568 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _338_ -1 0 4256 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _341_ -1 0 4816 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _295_ -1 0 5376 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _468_ 1 0 5936 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _451_ 1 0 5376 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _440_ -1 0 7392 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_13_69 1 0 9072 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_13_89 1 0 9184 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _240_ 1 0 7952 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _261_ 1 0 7392 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _265_ 1 0 9408 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _303_ 1 0 8400 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _309_ -1 0 10416 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 clkbuf_0_clk -1 0 16016 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_13_139 1 0 16912 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_13_90 1 0 17024 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _330_ -1 0 17808 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__buf_2 _373_ 1 0 16016 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _389_ 1 0 17808 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_13_Right_13 -1 0 22960 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 _526_ 1 0 18704 0 -1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output55 -1 0 3136 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_14_Left_41 1 0 1344 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__oai221_1 _492_ 1 0 3472 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _222_ 1 0 4816 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_14_18 1 0 3360 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_14_16 1 0 3136 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _441_ -1 0 7056 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _259_ 1 0 5488 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _248_ -1 0 6496 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_14_91 1 0 5264 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_14_51 1 0 7056 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_14_102 1 0 12768 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__oai31_2 _260_ -1 0 9408 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _269_ 1 0 10864 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _271_ 1 0 9856 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _278_ 1 0 9408 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _307_ 1 0 11312 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__buf_2 _339_ 1 0 11872 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _351_ 1 0 10304 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _313_ 1 0 14224 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkinv_3 _254_ 1 0 13328 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_14_92 1 0 13104 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_14_104 1 0 12992 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _455_ 1 0 15568 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _372_ -1 0 15344 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_14_125 1 0 15344 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__oai221_1 _427_ -1 0 17584 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__aoi21_1 _479_ -1 0 19376 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__or2_1 _282_ 1 0 17584 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_14_Right_14 -1 0 22960 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_14_93 1 0 20944 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _283_ -1 0 20944 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input8 1 0 19376 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output44 1 0 21168 0 1 14112
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output57 -1 0 3136 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_15_Left_42 1 0 1344 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _491_ -1 0 4816 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__oai211_1 _344_ -1 0 4256 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_15_31 1 0 4816 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _294_ 1 0 6048 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__or2_1 _293_ 1 0 5152 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_15_33 1 0 5040 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _298_ 1 0 6944 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_15_48 1 0 6720 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _299_ 1 0 7616 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_15_63 1 0 8400 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_15_61 1 0 8176 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__oai211_1 _305_ 1 0 9408 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _263_ -1 0 8960 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_15_94 1 0 9184 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_15_68 1 0 8960 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _352_ 1 0 10528 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _310_ 1 0 12208 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _281_ -1 0 12208 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_15_91 1 0 11536 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _359_ 1 0 12768 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _362_ 1 0 14000 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__oai211_1 _331_ -1 0 15680 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _324_ 1 0 13440 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_15_107 1 0 13328 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__clkinv_2 _398_ -1 0 17024 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _332_ 1 0 15680 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_15_133 1 0 16240 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand4_2 _423_ 1 0 17472 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_15_95 1 0 17024 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_15_142 1 0 17248 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_15_175 1 0 20944 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_15_Right_15 -1 0 22960 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__or3_1 _334_ 1 0 19824 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _422_ -1 0 19824 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output46 1 0 21168 0 -1 15680
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output58 -1 0 3136 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _343_ 1 0 3136 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _226_ 1 0 3808 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_17_Left_44 1 0 1344 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_16_Left_43 1 0 1344 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_16_21 1 0 3696 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_16_27 1 0 4368 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_16_29 1 0 4592 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_16_37 1 0 5488 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_16_96 1 0 5264 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__oai211_1 _301_ -1 0 6720 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _302_ -1 0 5264 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _472_ 1 0 5376 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _346_ 1 0 6720 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _464_ 1 0 5824 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__oai221_2 _347_ 1 0 6272 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _535_ 1 0 1568 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__oai221_2 _350_ 1 0 7840 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _306_ -1 0 7840 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _304_ 1 0 9520 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_17_99 1 0 9184 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_17_72 1 0 9408 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_17_69 1 0 9072 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_17_67 1 0 8848 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _501_ -1 0 12656 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _361_ 1 0 11088 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 _252_ -1 0 12992 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__buf_2 _239_ -1 0 11088 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__buf_2 _238_ 1 0 10528 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_17_78 1 0 10080 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_16_81 1 0 10416 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _358_ -1 0 13104 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _326_ -1 0 14224 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__oai211_1 _325_ -1 0 14560 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_16_97 1 0 13104 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_17_107 1 0 13328 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_17_105 1 0 13104 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_16_109 1 0 13552 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_16_107 1 0 13328 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_16_104 1 0 12992 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _363_ -1 0 15568 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _277_ -1 0 15120 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand2_2 _251_ -1 0 16128 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _416_ -1 0 17024 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _365_ 1 0 15568 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _327_ 1 0 16576 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_16_132 1 0 16128 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__nand3_1 _420_ 1 0 17808 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _386_ 1 0 17136 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _368_ 1 0 17248 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_17_100 1 0 17024 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_16_140 1 0 17024 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _417_ 1 0 18144 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _336_ 1 0 18592 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _371_ 1 0 19712 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _329_ -1 0 19712 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__oai31_1 _285_ 1 0 19488 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output47 1 0 21168 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _483_ 1 0 20608 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _335_ -1 0 22736 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__or2_1 _328_ 1 0 21168 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_16_98 1 0 20944 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_16_173 1 0 20720 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_17_Right_17 -1 0 22960 0 -1 17248
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_16_Right_16 -1 0 22960 0 1 15680
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _507_ 1 0 1680 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__mux2_2 _506_ 1 0 2352 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_18_Left_45 1 0 1344 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_18_2 1 0 1568 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _505_ -1 0 4592 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _493_ 1 0 4592 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _345_ -1 0 7168 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _227_ -1 0 6384 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_18_101 1 0 5264 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_18_45 1 0 6384 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_18_34 1 0 5152 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_18_58 1 0 7840 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_18_93 1 0 11760 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _241_ -1 0 11760 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__buf_3 _340_ 1 0 11984 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _348_ 1 0 7168 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 clkload1 1 0 8288 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_18_107 1 0 13328 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_18_102 1 0 13104 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 clkbuf_2_3__f_clk 1 0 13552 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_18_Right_18 -1 0 22960 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_18_103 1 0 20944 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _421_ -1 0 20048 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__buf_2 fanout89 -1 0 20944 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output48 1 0 21168 0 1 17248
use gf180mcu_fd_sc_mcu7t5v0__fillcap_32 FILLER_0_19_24 1 0 4032 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_19_Left_46 1 0 1344 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _225_ 1 0 3136 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _403_ 1 0 3584 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output59 -1 0 3136 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_19_68 1 0 8960 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_19_72 1 0 9408 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_19_104 1 0 9184 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__oai31_1 _242_ 1 0 11088 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _349_ -1 0 11088 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _353_ 1 0 9632 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _364_ 1 0 12320 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _401_ -1 0 8960 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _402_ -1 0 8288 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_19_106 1 0 13216 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_19_108 1 0 13440 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_19_105 1 0 17024 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__or2_1 _322_ 1 0 17248 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _323_ 1 0 18144 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _428_ 1 0 16464 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 clkload2 1 0 13552 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_19_156 1 0 18816 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_19_Right_19 -1 0 22960 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _508_ 1 0 18928 0 -1 18816
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output60 -1 0 3136 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input19 1 0 3136 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_20_Left_47 1 0 1344 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _443_ -1 0 5264 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_20_28 1 0 4480 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_20_26 1 0 4256 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_20_22 1 0 3808 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__mux2_2 _442_ 1 0 5600 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_20_106 1 0 5264 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_20_37 1 0 5488 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_20_53 1 0 7280 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 clkbuf_2_2__f_clk -1 0 13104 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_20_107 1 0 13328 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_20_148 1 0 17920 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_20_107 1 0 13104 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 _237_ 1 0 13440 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__or2_1 _317_ 1 0 15008 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__oai211_2 _370_ 1 0 15904 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _425_ -1 0 18928 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_20_172 1 0 20608 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_20_174 1 0 20832 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_20_Right_20 -1 0 22960 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_20_108 1 0 20944 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__nand3_1 _424_ 1 0 18928 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _497_ -1 0 20608 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output49 1 0 21168 0 1 18816
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_21_2 1 0 1568 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_21_24 1 0 4032 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_21_Left_48 1 0 1344 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__mux2_2 _494_ 1 0 2352 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _495_ 1 0 1680 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _512_ 1 0 4144 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _231_ -1 0 8400 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__aoi22_1 _435_ -1 0 10416 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__nor2_1 _432_ 1 0 8512 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_21_109 1 0 9184 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_21_63 1 0 8400 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_21_83 1 0 10640 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_21_81 1 0 10416 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__aoi21_1 _498_ -1 0 12544 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _357_ 1 0 10752 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _316_ 1 0 12880 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_21_102 1 0 12768 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_21_100 1 0 12544 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_21_129 1 0 15792 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_21_110 1 0 17024 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _318_ 1 0 15120 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _366_ 1 0 13328 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _369_ 1 0 15904 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__aoi21_2 _419_ -1 0 18704 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _426_ -1 0 17024 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__aoi21_1 _444_ 1 0 14224 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_21_Right_21 -1 0 22960 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 _533_ 1 0 18704 0 -1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output62 -1 0 4704 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output61 -1 0 3136 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_23_Left_50 1 0 1344 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_22_Left_49 1 0 1344 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__buf_3 output20 -1 0 6496 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__aoi21_1 _465_ 1 0 5488 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__aoi21_1 _438_ 1 0 6608 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _228_ 1 0 4816 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 _220_ 1 0 6496 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_22_111 1 0 5264 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_22_45 1 0 6384 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_22_30 1 0 4704 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _532_ 1 0 1568 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__mux2_2 _436_ 1 0 8064 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__aoi21_1 _431_ 1 0 9744 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _233_ -1 0 10304 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _232_ 1 0 8624 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _229_ -1 0 8624 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_23_114 1 0 9184 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_22_59 1 0 7952 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_22_55 1 0 7504 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__mux2_2 _502_ 1 0 10640 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _449_ 1 0 12432 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _354_ -1 0 11872 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _235_ 1 0 10304 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _234_ -1 0 11312 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_23_89 1 0 11312 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_22_98 1 0 12320 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _513_ -1 0 15680 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__mux2_2 _448_ 1 0 13328 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _430_ -1 0 16352 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__mux2_2 _429_ 1 0 15680 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _321_ 1 0 15232 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_22_112 1 0 13104 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_22_122 1 0 15008 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _496_ 1 0 17696 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _418_ 1 0 17472 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _284_ 1 0 18256 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_23_115 1 0 17024 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_23_142 1 0 17248 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_23_138 1 0 16800 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_23_134 1 0 16352 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_22_145 1 0 17584 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_22_143 1 0 17360 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _509_ 1 0 17920 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_23_182 1 0 21728 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_23_184 1 0 21952 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_22_Right_22 -1 0 22960 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_23_Right_23 -1 0 22960 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_22_113 1 0 20944 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _388_ -1 0 19376 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input18 -1 0 22736 0 -1 21952
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output50 1 0 21168 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output51 1 0 19376 0 1 20384
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_24_16 1 0 3136 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_24_20 1 0 3584 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_24_Left_51 1 0 1344 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_24_116 1 0 5264 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 _221_ 1 0 3696 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _300_ -1 0 7056 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _511_ 1 0 7056 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__buf_3 output21 -1 0 6608 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output63 -1 0 3136 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_24_101 1 0 12656 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__fillcap_8 FILLER_0_24_93 1 0 11760 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _236_ -1 0 11760 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_24_107 1 0 13328 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_24_111 1 0 13776 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_24_117 1 0 13104 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _510_ 1 0 15120 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__buf_3 fanout90 1 0 14000 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_24_161 1 0 19376 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_24_167 1 0 20048 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_24_Right_24 -1 0 22960 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_24_118 1 0 20944 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _333_ -1 0 20048 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _478_ -1 0 19376 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input5 -1 0 20944 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output52 1 0 21168 0 1 21952
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_25_Left_52 1 0 1344 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _230_ 1 0 6944 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _519_ 1 0 3136 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output64 -1 0 3136 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_25_66 1 0 8736 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_25_72 1 0 9408 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_25_119 1 0 9184 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__oai21_1 _224_ -1 0 8736 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _503_ 1 0 9520 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _534_ 1 0 10192 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__fillcap_8 FILLER_0_25_131 1 0 16016 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_25_139 1 0 16912 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__fillcap_16 FILLER_0_25_142 1 0 17248 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_25_120 1 0 17024 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__or2_2 _244_ -1 0 15120 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__buf_2 fanout91 -1 0 16016 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_25_158 1 0 19040 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_25_162 1 0 19488 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_25_Right_25 -1 0 22960 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output53 1 0 21168 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output54 1 0 19600 0 -1 23520
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_26_Left_53 1 0 1344 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_26_121 1 0 5152 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__nand2_1 _223_ 1 0 6496 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__clkinv_1 _466_ -1 0 5152 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__buf_3 output22 -1 0 6496 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__buf_3 output23 1 0 7056 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output56 -1 0 3136 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output65 -1 0 4704 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 _437_ -1 0 8848 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__buf_3 output24 -1 0 10304 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_26_122 1 0 8960 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_26_67 1 0 8848 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_26_86 1 0 10976 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_26_84 1 0 10752 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_26_80 1 0 10304 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__buf_3 output25 -1 0 12208 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_26_97 1 0 12208 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_26_123 1 0 12768 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_26_101 1 0 12656 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__buf_3 output26 1 0 13104 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_26_104 1 0 12992 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input4 1 0 15120 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fillcap_8 FILLER_0_26_115 1 0 14224 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_26_124 1 0 16576 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_26_135 1 0 16464 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_26_133 1 0 16240 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_26_129 1 0 15792 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_26_146 1 0 17696 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fillcap_8 FILLER_0_26_138 1 0 16800 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input2 -1 0 19152 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_26_152 1 0 18368 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_2 FILLER_0_26_150 1 0 18144 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_26_165 1 0 19824 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_26_169 1 0 20272 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fillcap_4 FILLER_0_26_172 1 0 20608 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__fill_1 FILLER_0_26_176 1 0 21056 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__endcap PHY_EDGE_ROW_26_Right_26 -1 0 22960 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__filltie TAP_TAPCELL_ROW_26_125 1 0 20384 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 input6 -1 0 19824 0 1 23520
use gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 output45 1 0 21168 0 1 23520
port "vcm_o[9]" 32 16352 0 16464 600 m2
port "vcm_o[4]" 27 9632 0 9744 600 m2
port "vcm_o[1]" 24 5600 0 5712 600 m2
port "vcm_o[8]" 31 15008 0 15120 600 m2
port "vcm_o[7]" 30 13664 0 13776 600 m2
port "vcm_o[6]" 29 12320 0 12432 600 m2
port "vcm_o[3]" 26 8288 0 8400 600 m2
port "vcm_o[2]" 25 6944 0 7056 600 m2
port "sample_o" 18 2240 0 2352 600 m2
port "vcm_o[5]" 28 10976 0 11088 600 m2
port "vcm_o[0]" 22 4256 0 4368 600 m2
port "vss_p_o[2]" 82 0 3808 600 3920 m3
port "vcm_o_i[7]" 41 14336 0 14448 600 m2
port "vcm_o_i[6]" 40 12992 0 13104 600 m2
port "vss_n_o[0]" 68 23794 1568 24394 1680 m3
port "vss_p_o[0]" 79 0 1568 600 1680 m3
port "vss_p_o[3]" 83 0 4928 600 5040 m3
port "en_vcm_sw_o" 14 19712 0 19824 600 m2
port "vss_n_o[5]" 74 23794 7168 24394 7280 m3
port "offset_cal_cycle" 16 21056 0 21168 600 m2
port "en_offset_cal_o" 13 21728 0 21840 600 m2
port "vss_p_o[1]" 81 0 2688 600 2800 m3
port "comp_p" 4 3584 0 3696 600 m2
port "vss_n_o[4]" 73 23794 6048 24394 6160 m3
port "vcm_dummy_o" 21 19040 0 19152 600 m2
port "vss_p_o[4]" 84 0 6048 600 6160 m3
port "vss_p_o[5]" 85 0 7168 600 7280 m3
port "vss_n_o[2]" 71 23794 3808 24394 3920 m3
port "vcm_o_i[9]" 43 17024 0 17136 600 m2
port "vss_n_o[3]" 72 23794 4928 24394 5040 m3
port "vss_n_o[6]" 75 23794 8288 24394 8400 m3
port "vss_p_o[6]" 86 0 8288 600 8400 m3
port "vss_n_o[7]" 76 23794 9408 24394 9520 m3
port "vss_n_o[1]" 70 23794 2688 24394 2800 m3
port "vcm_o[10]" 23 17696 0 17808 600 m2
port "vcm_o_i[3]" 37 8960 0 9072 600 m2
port "vss_p_o[7]" 87 0 9408 600 9520 m3
port "vcm_o_i[8]" 42 15680 0 15792 600 m2
port "vcm_o_i[4]" 38 10304 0 10416 600 m2
port "vcm_o_i[2]" 36 7616 0 7728 600 m2
port "vcm_o_i[1]" 35 6272 0 6384 600 m2
port "vcm_o_i[0]" 33 4928 0 5040 600 m2
port "en_comp" 11 2912 0 3024 600 m2
port "vss_n_o[8]" 77 23794 10528 24394 10640 m3
port "en_vcm_sw_o_i" 15 20384 0 20496 600 m2
port "vss_p_o[8]" 88 0 10528 600 10640 m3
port "vss_n_o[9]" 78 23794 11648 24394 11760 m3
port "vss_p_o[9]" 89 0 11648 600 11760 m3
port "vss_n_o[10]" 69 23794 12768 24394 12880 m3
port "vcm_o_i[5]" 39 11648 0 11760 600 m2
port "vss_p_o[10]" 80 0 12768 600 12880 m3
port "clk" 2 17024 27378 17136 27978 m2
port "vref_z_n_o[0]" 46 23794 13888 24394 14000 m3
port "vcm_o_i[10]" 34 18368 0 18480 600 m2
port "vref_z_p_o[0]" 57 0 13888 600 14000 m3
port "vref_z_n_o[1]" 48 23794 15008 24394 15120 m3
port "vref_z_p_o[1]" 59 0 15008 600 15120 m3
port "vref_z_p_o[2]" 60 0 16128 600 16240 m3
port "vref_z_n_o[2]" 49 23794 16128 24394 16240 m3
port "vref_z_n_o[3]" 50 23794 17248 24394 17360 m3
port "vref_z_p_o[3]" 61 0 17248 600 17360 m3
port "vref_z_n_o[4]" 51 23794 18368 24394 18480 m3
port "vin_p_sw_on" 45 0 26208 600 26320 m3
port "vref_z_p_o[4]" 62 0 18368 600 18480 m3
port "vref_z_n_o[5]" 52 23794 19488 24394 19600 m3
port "vref_z_n_o[6]" 53 23794 20608 24394 20720 m3
port "vref_z_p_o[6]" 64 0 20608 600 20720 m3
port "vref_z_p_o[5]" 63 0 19488 600 19600 m3
port "vin_n_sw_on" 44 23794 26208 24394 26320 m3
port "clk_data" 3 896 27378 1008 27978 m2
port "vref_z_n_o[7]" 54 23794 21728 24394 21840 m3
port "vref_z_p_o[7]" 65 0 21728 600 21840 m3
port "single_ended" 19 21056 27378 21168 27978 m2
port "data[0]" 5 2912 27378 3024 27978 m2
port "vref_z_n_o[8]" 55 23794 22848 24394 22960 m3
port "vref_z_n_o[9]" 56 23794 23968 24394 24080 m3
port "vref_z_p_o[8]" 66 0 22848 600 22960 m3
port "VSS" 1 1284 22158 23020 22478 m5
port "VSS" 1 1284 16866 23020 17186 m5
port "VSS" 1 1284 11574 23020 11894 m5
port "VSS" 1 1284 6282 23020 6602 m5
port "VSS" 1 20758 3076 21078 24364 m4
port "VSS" 1 15354 3076 15674 24364 m4
port "VSS" 1 9950 3076 10270 24364 m4
port "VSS" 1 4546 3076 4866 24364 m4
port "en_offset_cal" 12 23072 27378 23184 27978 m2
port "start" 20 19040 27378 19152 27978 m2
port "rst_z" 17 15008 27378 15120 27978 m2
port "vref_z_n_o[10]" 47 23794 25088 24394 25200 m3
port "data[5]" 10 12992 27378 13104 27978 m2
port "data[2]" 7 6944 27378 7056 27978 m2
port "vref_z_p_o[9]" 67 0 23968 600 24080 m3
port "vref_z_p_o[10]" 58 0 25088 600 25200 m3
port "data[4]" 9 10976 27378 11088 27978 m2
port "data[3]" 8 8960 27378 9072 27978 m2
port "data[1]" 6 4928 27378 5040 27978 m2
port "VDD" 0 1284 21498 23020 21818 m5
port "VDD" 0 1284 16206 23020 16526 m5
port "VDD" 0 1284 10914 23020 11234 m5
port "VDD" 0 1284 5622 23020 5942 m5
port "VDD" 0 20098 3076 20418 24364 m4
port "VDD" 0 14694 3076 15014 24364 m4
port "VDD" 0 9290 3076 9610 24364 m4
port "VDD" 0 3886 3076 4206 24364 m4
node "vcm_o[9]" 0 0 16352 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o[4]" 0 0 9632 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o[1]" 0 0 5600 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o[8]" 0 0 15008 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o[7]" 0 0 13664 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net43" 0 0 13346 3614 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o[6]" 0 0 12320 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o[3]" 0 0 8288 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o[2]" 0 0 6944 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "sample_o" 0 0 2240 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_194_" 0 0 5518 3602 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net41" 0 0 10894 4050 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net42" 0 0 20066 3502 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o[5]" 0 0 10976 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o[0]" 0 0 4256 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_p_o[2]" 0 0 0 3808 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o_i[7]" 0 0 14336 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_017_" 0 0 5630 3602 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o_i[6]" 0 0 12992 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net31" 0 0 3154 3502 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_n_o[0]" 0 0 23794 1568 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_p_o[0]" 0 0 0 1568 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_p_o[3]" 0 0 0 4928 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "en_vcm_sw_o" 0 0 19712 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_n_o[5]" 0 0 23794 7168 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "offset_cal_cycle" 0 0 21056 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "en_offset_cal_o" 0 0 21728 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_p_o[1]" 0 0 0 2688 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_014_" 0 0 9438 3714 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "comp_p" 0 0 3584 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter\[3\]" 0 0 7646 5842 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_191_" 0 0 9326 3490 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_n_o[4]" 0 0 23794 6048 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_dummy_o" 0 0 19040 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_p_o[4]" 0 0 0 6048 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_p_o[5]" 0 0 0 7168 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net15" 0 0 14030 7186 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net14" 0 0 10222 4498 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter\[0\]" 0 0 4846 6626 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_n_o[2]" 0 0 23794 3808 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o_i[9]" 0 0 17024 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_010_" 0 0 1822 3602 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_133_" 0 0 12338 7534 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_138_" 0 0 7870 7522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_187_" 0 0 1710 3378 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_n_o[3]" 0 0 23794 4928 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net84" 0 0 2930 8206 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_n_o[6]" 0 0 23794 8288 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_137_" 0 0 11330 7422 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_p_o[6]" 0 0 0 8288 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net83" 0 0 2818 6638 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_219_" 0 0 16606 8866 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_139_" 0 0 12226 7646 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_132_" 0 0 3390 4050 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_088_" 0 0 8318 8978 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_181_" 0 0 6066 8318 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net88" 0 0 4610 6078 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net30" 0 0 15810 5070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_092_" 0 0 14814 9538 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_089_" 0 0 10782 6626 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_198_" 0 0 10222 9538 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net16" 0 0 9326 9538 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_021_" 0 0 6638 9538 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net36" 0 0 5742 9538 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net35" 0 0 3938 3502 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_n_o[7]" 0 0 23794 9408 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_n_o[1]" 0 0 23794 2688 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o[10]" 0 0 17696 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_150_" 0 0 16158 9650 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_211_" 0 0 12014 9650 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_197_" 0 0 9998 9650 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o_i[3]" 0 0 8960 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_p_o[7]" 0 0 0 9408 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net34" 0 0 8878 9202 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_196_" 0 0 13022 9762 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_200_" 0 0 10110 9762 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o_i[8]" 0 0 15680 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o_i[4]" 0 0 10304 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o_i[2]" 0 0 7616 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o_i[1]" 0 0 6272 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net85" 0 0 2706 9774 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net33" 0 0 3378 9886 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_176_" 0 0 14254 10322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_204_" 0 0 6402 9774 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net37" 0 0 7310 10322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net29" 0 0 12014 10434 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net66" 0 0 6190 10434 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_020_" 0 0 17950 9090 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o_i[0]" 0 0 4928 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "clknet_2_0__leaf_clk" 0 0 1698 5854 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_182_" 0 0 1922 10558 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net27" 0 0 2718 10546 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_202_" 0 0 10446 10434 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "en_comp" 0 0 2912 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net7" 0 0 4958 8306 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_007_" 0 0 2146 8990 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_149_" 0 0 2830 10658 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_203_" 0 0 8754 10558 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net73" 0 0 13806 11106 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net72" 0 0 12462 11106 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_201_" 0 0 8866 10670 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_179_" 0 0 6626 9102 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_049_" 0 0 3390 10770 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_n_o[8]" 0 0 23794 10528 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "en_vcm_sw_o_i" 0 0 20384 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_p_o[8]" 0 0 0 10528 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_116_" 0 0 7870 11330 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_048_" 0 0 4510 8418 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_n_o[9]" 0 0 23794 11648 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net39" 0 0 10222 11554 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net40" 0 0 11118 11890 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net38" 0 0 8990 11890 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_016_" 0 0 8206 11890 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net77" 0 0 4274 5070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net79" 0 0 3950 11890 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net71" 0 0 11566 12002 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_p_o[9]" 0 0 0 11648 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net9" 0 0 5070 9650 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "clknet_2_1__leaf_clk" 0 0 11006 8082 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_066_" 0 0 8990 6066 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "state\[1\]" 0 0 12562 12126 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net12" 0 0 8654 9650 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_136_" 0 0 7870 12114 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_186_" 0 0 6302 12114 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_009_" 0 0 2258 5854 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_078_" 0 0 4050 11454 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_077_" 0 0 3166 10658 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_193_" 0 0 6078 7634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_134_" 0 0 5182 6514 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_175_" 0 0 8206 12338 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net75" 0 0 19730 11342 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_043_" 0 0 12674 12014 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_067_" 0 0 12910 12674 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net28" 0 0 12462 12674 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_061_" 0 0 10782 9986 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net13" 0 0 10222 12674 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_146_" 0 0 8206 12674 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_135_" 0 0 6750 8194 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_046_" 0 0 4622 8194 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_n_o[10]" 0 0 23794 12768 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_144_" 0 0 10322 7646 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o_i[5]" 0 0 11648 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net70" 0 0 8990 12786 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_145_" 0 0 5182 5058 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_185_" 0 0 5630 12786 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_053_" 0 0 4162 12798 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss_p_o[10]" 0 0 0 12768 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net68" 0 0 6190 12898 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_008_" 0 0 5742 12898 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_013_" 0 0 5730 4286 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_180_" 0 0 5630 13458 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_128_" 0 0 3726 9762 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_218_" 0 0 18062 13570 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_081_" 0 0 3054 13570 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "clk" 0 0 17024 27378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_087_" 0 0 10222 13682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_057_" 0 0 7198 13682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_190_" 0 0 5854 11554 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_080_" 0 0 3166 13682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_106_" 0 0 1822 13682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net11" 0 0 7982 9650 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_170_" 0 0 6750 13794 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_165_" 0 0 6190 13794 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_103_" 0 0 3614 13794 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net82" 0 0 4274 6638 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net76" 0 0 20638 14242 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_019_" 0 0 19070 14242 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_183_" 0 0 15822 14242 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_127_" 0 0 8990 9090 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_063_" 0 0 11118 14242 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter\[6\]" 0 0 10110 11106 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_069_" 0 0 9662 14242 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_047_" 0 0 4846 5058 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_147_" 0 0 3950 12786 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_n_o[0]" 0 0 23794 13888 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm_o_i[10]" 0 0 18368 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net17" 0 0 15038 7634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_065_" 0 0 8878 5954 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "result\[5\]" 0 0 8094 13794 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_059_" 0 0 9550 13794 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter\[7\]" 0 0 7646 11106 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net69" 0 0 8878 14354 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_171_" 0 0 6862 14354 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter\[1\]" 0 0 3502 9650 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "result\[0\]" 0 0 3502 11106 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_p_o[0]" 0 0 0 13888 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter\[2\]" 0 0 3278 8082 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net44" 0 0 4510 12338 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net55" 0 0 2930 14478 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_064_" 0 0 10110 14690 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_055_" 0 0 3614 14690 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_056_" 0 0 4274 14366 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_054_" 0 0 1934 13906 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_n_o[1]" 0 0 23794 15008 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_140_" 0 0 15362 10670 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_p_o[1]" 0 0 0 15008 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "state\[0\]" 0 0 16046 12114 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter\[5\]" 0 0 5854 11218 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_071_" 0 0 11902 15026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_148_" 0 0 3838 8082 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_119_" 0 0 13246 12114 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_076_" 0 0 3502 12114 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_062_" 0 0 11006 14354 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_060_" 0 0 9662 13458 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_113_" 0 0 10782 14466 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_079_" 0 0 5854 15138 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net57" 0 0 2930 15262 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_099_" 0 0 15486 15250 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_156_" 0 0 19070 15250 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net87" 0 0 2818 12126 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_100_" 0 0 15374 15474 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter\[8\]" 0 0 5854 7522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter\[10\]" 0 0 12014 15362 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net10" 0 0 7310 9650 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net46" 0 0 3950 12338 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_205_" 0 0 3726 14690 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_107_" 0 0 2158 13906 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter\[9\]" 0 0 9550 14578 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter_sample" 0 0 3278 4162 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_000_" 0 0 17390 15810 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net86" 0 0 2706 11342 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net81" 0 0 2930 5070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net80" 0 0 2706 4286 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_108_" 0 0 3602 15374 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_102_" 0 0 20862 15474 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_086_" 0 0 7646 15922 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net8" 0 0 19854 14354 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_045_" 0 0 15150 14466 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net74" 0 0 14814 16034 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_051_" 0 0 6526 10770 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_084_" 0 0 5070 16034 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_p_o[2]" 0 0 0 16128 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net78" 0 0 2706 12910 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_199_" 0 0 18398 8978 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_212_" 0 0 12462 16594 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net58" 0 0 2930 16046 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_011_" 0 0 6066 5070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_096_" 0 0 14018 16718 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net47" 0 0 4958 15810 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_n_o[2]" 0 0 23794 16128 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net67" 0 0 20526 15810 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_098_" 0 0 19518 16818 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_151_" 0 0 16594 16158 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_072_" 0 0 18062 16818 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_124_" 0 0 16830 15922 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_121_" 0 0 14478 15474 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net32" 0 0 2830 13794 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_120_" 0 0 11778 16830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_095_" 0 0 13918 15474 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_039_" 0 0 3614 10546 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_110_" 0 0 7198 16034 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_082_" 0 0 7074 16830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_085_" 0 0 8642 16046 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_188_" 0 0 5966 6738 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_192_" 0 0 5518 16930 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_097_" 0 0 16830 17042 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_015_" 0 0 5630 17042 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_152_" 0 0 18174 15922 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_155_" 0 0 18162 16158 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_109_" 0 0 6402 16942 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "result\[7\]" 0 0 6190 17378 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_031_" 0 0 4062 16258 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_025_" 0 0 2146 16830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_n_o[3]" 0 0 23794 17248 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net89" 0 0 16146 4510 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_050_" 0 0 6974 17490 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_206_" 0 0 4610 14590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net48" 0 0 7534 15922 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_215_" 0 0 4386 13022 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_216_" 0 0 3714 17614 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_217_" 0 0 1922 17614 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_111_" 0 0 7634 17726 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_070_" 0 0 13022 6626 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_042_" 0 0 11230 18162 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_143_" 0 0 3838 18162 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_030_" 0 0 3390 18162 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net3" 0 0 3726 18274 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_p_o[3]" 0 0 0 17248 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "result\[1\]" 0 0 2942 13794 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_001_" 0 0 19618 18398 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_094_" 0 0 17950 18274 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_122_" 0 0 13010 18398 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_160_" 0 0 16606 14466 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_118_" 0 0 11230 17042 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_114_" 0 0 10446 18386 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_041_" 0 0 8206 13458 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net59" 0 0 2818 18398 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_142_" 0 0 8094 18386 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_104_" 0 0 6974 15922 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_058_" 0 0 7534 17378 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_112_" 0 0 9090 16046 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_n_o[4]" 0 0 23794 18368 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_125_" 0 0 17502 16706 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_172_" 0 0 6514 19070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_157_" 0 0 18734 18946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_173_" 0 0 5070 19058 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net49" 0 0 10110 13906 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "clknet_0_clk" 0 0 12898 19182 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vin_p_sw_on" 0 0 0 26208 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net60" 0 0 2930 19182 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_068_" 0 0 14478 7634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_158_" 0 0 18162 19182 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_p_o[4]" 0 0 0 18368 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "single_ended_reg" 0 0 4510 15362 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_126_" 0 0 16158 19730 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "result\[3\]" 0 0 6862 15922 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_023_" 0 0 19394 19966 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_129_" 0 0 12574 10546 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_159_" 0 0 4286 17378 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_091_" 0 0 15362 19966 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_123_" 0 0 14142 19954 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_090_" 0 0 13134 19954 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_117_" 0 0 11566 11442 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_040_" 0 0 2370 13694 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_166_" 0 0 8306 11454 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_005_" 0 0 4722 19966 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_207_" 0 0 3714 19966 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_164_" 0 0 8990 19730 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_208_" 0 0 1922 19966 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_141_" 0 0 6526 8194 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_105_" 0 0 3390 15810 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_038_" 0 0 4958 6402 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_131_" 0 0 18498 13694 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_073_" 0 0 18734 20514 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_052_" 0 0 4958 12786 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_209_" 0 0 18174 20514 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_093_" 0 0 15486 20514 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_169_" 0 0 6190 19394 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_n_o[5]" 0 0 23794 19488 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_n_o[6]" 0 0 23794 20608 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_154_" 0 0 3490 17502 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_161_" 0 0 16594 20638 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_174_" 0 0 14466 20638 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_210_" 0 0 12002 20638 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_213_" 0 0 11442 20638 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_074_" 0 0 6638 11330 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_p_o[6]" 0 0 0 20608 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_p_o[5]" 0 0 0 19488 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net50" 0 0 8206 9202 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net51" 0 0 10670 6514 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter\[11\]" 0 0 8766 9090 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_130_" 0 0 17838 20738 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_177_" 0 0 14690 20750 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_178_" 0 0 12674 20750 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_167_" 0 0 9426 20750 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_075_" 0 0 6750 20626 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_163_" 0 0 8654 20738 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net62" 0 0 4498 20750 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net61" 0 0 2930 20750 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_184_" 0 0 3502 7970 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_153_" 0 0 17726 21298 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "result\[2\]" 0 0 2942 19730 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net1" 0 0 5966 8978 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_002_" 0 0 18610 21534 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_162_" 0 0 15934 20962 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_006_" 0 0 12910 20626 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_036_" 0 0 10446 20738 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_035_" 0 0 9102 21522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_034_" 0 0 7310 20626 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_022_" 0 0 2146 21534 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_032_" 0 0 5070 20962 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net20" 0 0 6190 20626 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vin_n_sw_on" 0 0 23794 26208 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "clk_data" 0 0 896 27378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_115_" 0 0 10894 20066 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net5" 0 0 17950 20626 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_101_" 0 0 19630 17490 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "result\[9\]" 0 0 10110 21634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "result\[10\]" 0 0 11566 22082 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_083_" 0 0 6302 15922 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_n_o[7]" 0 0 23794 21728 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "result\[11\]" 0 0 12014 18162 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_195_" 0 0 19182 22194 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_018_" 0 0 18610 4286 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_p_o[7]" 0 0 0 21728 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net52" 0 0 15598 20066 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "single_ended" 0 0 21056 27378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_003_" 0 0 15810 22318 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "clknet_2_3__leaf_clk" 0 0 14242 18398 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_037_" 0 0 10782 21746 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_026_" 0 0 4050 22318 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net63" 0 0 2818 22318 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "result\[4\]" 0 0 9214 12898 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "data[0]" 0 0 2912 27378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_044_" 0 0 13570 12798 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "counter\[4\]" 0 0 6850 21534 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_n_o[8]" 0 0 23794 22848 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_n_o[9]" 0 0 23794 23968 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net91" 0 0 14142 22194 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net19" 0 0 3614 19058 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_p_o[8]" 0 0 0 22848 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net21" 0 0 6414 22306 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net53" 0 0 13918 15922 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net54" 0 0 15934 15474 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net18" 0 0 14926 23090 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_214_" 0 0 9662 23090 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "result\[6\]" 0 0 8542 23090 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_033_" 0 0 7634 23102 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "clknet_2_2__leaf_clk" 0 0 1698 16830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net64" 0 0 2930 23102 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "result\[8\]" 0 0 7086 23090 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_024_" 0 0 9998 23202 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net90" 0 0 4498 17054 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSS" 0 0 4546 3076 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net6" 0 0 19070 20626 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net2" 0 0 9998 7410 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net4" 0 0 15598 23650 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net26" 0 0 11342 18162 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net25" 0 0 11454 22418 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_004_" 0 0 7746 22318 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net23" 0 0 7198 23314 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_027_" 0 0 4946 22206 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_012_" 0 0 3826 23102 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "en_offset_cal" 0 0 23072 27378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_189_" 0 0 4958 23762 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net45" 0 0 19406 16034 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "start" 0 0 19040 27378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net24" 0 0 9986 23886 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_168_" 0 0 8318 20962 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "rst_z" 0 0 15008 27378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_029_" 0 0 6974 23874 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net22" 0 0 6078 17714 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net65" 0 0 4498 23886 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "net56" 0 0 2930 23886 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_n_o[10]" 0 0 23794 25088 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "data[5]" 0 0 12992 27378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "data[2]" 0 0 6944 27378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_p_o[9]" 0 0 0 23968 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref_z_p_o[10]" 0 0 0 25088 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "data[4]" 0 0 10976 27378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "data[3]" 0 0 8960 27378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "data[1]" 0 0 4928 27378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 3886 3076 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "_028_" 0 0 5070 14242 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PHY_EDGE_ROW_26_Right_26/VSS" "PHY_EDGE_ROW_25_Right_25/VSS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PHY_EDGE_ROW_25_Right_25/VSS" "output45/VPW"
merge "output45/VPW" "output45/VSS"
merge "output45/VSS" "FILLER_0_26_176/VSS"
merge "FILLER_0_26_176/VSS" "output53/VPW"
merge "output53/VPW" "output53/VSS"
merge "output53/VSS" "TAP_TAPCELL_ROW_26_125/VSS"
merge "TAP_TAPCELL_ROW_26_125/VSS" "FILLER_0_26_176/VPW"
merge "FILLER_0_26_176/VPW" "FILLER_0_26_172/VPW"
merge "FILLER_0_26_172/VPW" "FILLER_0_26_172/VSS"
merge "FILLER_0_26_172/VSS" "FILLER_0_26_169/VPW"
merge "FILLER_0_26_169/VPW" "FILLER_0_26_169/VSS"
merge "FILLER_0_26_169/VSS" "FILLER_0_26_165/VPW"
merge "FILLER_0_26_165/VPW" "FILLER_0_26_165/VSS"
merge "FILLER_0_26_165/VSS" "input6/VPW"
merge "input6/VPW" "input6/VSS"
merge "input6/VSS" "FILLER_0_26_152/VPW"
merge "FILLER_0_26_152/VPW" "FILLER_0_26_152/VSS"
merge "FILLER_0_26_152/VSS" "input2/VPW"
merge "input2/VPW" "input2/VSS"
merge "input2/VSS" "output54/VPW"
merge "output54/VPW" "output54/VSS"
merge "output54/VSS" "FILLER_0_25_162/VPW"
merge "FILLER_0_25_162/VPW" "FILLER_0_25_162/VSS"
merge "FILLER_0_25_162/VSS" "FILLER_0_25_158/VPW"
merge "FILLER_0_25_158/VPW" "FILLER_0_25_158/VSS"
merge "FILLER_0_25_158/VSS" "FILLER_0_26_150/VPW"
merge "FILLER_0_26_150/VPW" "FILLER_0_26_150/VSS"
merge "FILLER_0_26_150/VSS" "FILLER_0_26_146/VPW"
merge "FILLER_0_26_146/VPW" "FILLER_0_26_146/VSS"
merge "FILLER_0_26_146/VSS" "TAP_TAPCELL_ROW_25_120/VSS"
merge "TAP_TAPCELL_ROW_25_120/VSS" "FILLER_0_25_142/VPW"
merge "FILLER_0_25_142/VPW" "FILLER_0_25_142/VSS"
merge "FILLER_0_25_142/VSS" "FILLER_0_25_139/VPW"
merge "FILLER_0_25_139/VPW" "FILLER_0_25_139/VSS"
merge "FILLER_0_25_139/VSS" "FILLER_0_26_138/VPW"
merge "FILLER_0_26_138/VPW" "FILLER_0_26_138/VSS"
merge "FILLER_0_26_138/VSS" "FILLER_0_26_129/VPW"
merge "FILLER_0_26_129/VPW" "FILLER_0_26_129/VSS"
merge "FILLER_0_26_129/VSS" "FILLER_0_26_133/VPW"
merge "FILLER_0_26_133/VPW" "FILLER_0_26_133/VSS"
merge "FILLER_0_26_133/VSS" "FILLER_0_26_135/VPW"
merge "FILLER_0_26_135/VPW" "FILLER_0_26_135/VSS"
merge "FILLER_0_26_135/VSS" "TAP_TAPCELL_ROW_26_124/VSS"
merge "TAP_TAPCELL_ROW_26_124/VSS" "FILLER_0_25_131/VPW"
merge "FILLER_0_25_131/VPW" "FILLER_0_25_131/VSS"
merge "FILLER_0_25_131/VSS" "FILLER_0_26_115/VPW"
merge "FILLER_0_26_115/VPW" "FILLER_0_26_115/VSS"
merge "FILLER_0_26_115/VSS" "input4/VPW"
merge "input4/VPW" "input4/VSS"
merge "input4/VSS" "fanout91/VPW"
merge "fanout91/VPW" "fanout91/VSS"
merge "fanout91/VSS" "FILLER_0_26_104/VPW"
merge "FILLER_0_26_104/VPW" "FILLER_0_26_104/VSS"
merge "FILLER_0_26_104/VSS" "output26/VPW"
merge "output26/VPW" "output26/VSS"
merge "output26/VSS" "FILLER_0_26_101/VSS"
merge "FILLER_0_26_101/VSS" "TAP_TAPCELL_ROW_26_123/VSS"
merge "TAP_TAPCELL_ROW_26_123/VSS" "_244_/VPW"
merge "_244_/VPW" "_244_/VSS"
merge "_244_/VSS" "FILLER_0_26_101/VPW"
merge "FILLER_0_26_101/VPW" "FILLER_0_26_97/VPW"
merge "FILLER_0_26_97/VPW" "FILLER_0_26_97/VSS"
merge "FILLER_0_26_97/VSS" "output25/VPW"
merge "output25/VPW" "output25/VSS"
merge "output25/VSS" "FILLER_0_26_80/VPW"
merge "FILLER_0_26_80/VPW" "FILLER_0_26_80/VSS"
merge "FILLER_0_26_80/VSS" "FILLER_0_26_84/VPW"
merge "FILLER_0_26_84/VPW" "FILLER_0_26_84/VSS"
merge "FILLER_0_26_84/VSS" "FILLER_0_26_86/VPW"
merge "FILLER_0_26_86/VPW" "FILLER_0_26_86/VSS"
merge "FILLER_0_26_86/VSS" "_534_/VPW"
merge "_534_/VPW" "_534_/VSS"
merge "_534_/VSS" "FILLER_0_26_67/VPW"
merge "FILLER_0_26_67/VPW" "FILLER_0_26_67/VSS"
merge "FILLER_0_26_67/VSS" "TAP_TAPCELL_ROW_26_122/VSS"
merge "TAP_TAPCELL_ROW_26_122/VSS" "output24/VPW"
merge "output24/VPW" "output24/VSS"
merge "output24/VSS" "_503_/VPW"
merge "_503_/VPW" "_503_/VSS"
merge "_503_/VSS" "TAP_TAPCELL_ROW_25_119/VSS"
merge "TAP_TAPCELL_ROW_25_119/VSS" "FILLER_0_25_72/VPW"
merge "FILLER_0_25_72/VPW" "FILLER_0_25_72/VSS"
merge "FILLER_0_25_72/VSS" "FILLER_0_25_66/VPW"
merge "FILLER_0_25_66/VPW" "FILLER_0_25_66/VSS"
merge "FILLER_0_25_66/VSS" "_437_/VPW"
merge "_437_/VPW" "_437_/VSS"
merge "_437_/VSS" "output23/VSS"
merge "output23/VSS" "_224_/VPW"
merge "_224_/VPW" "_224_/VSS"
merge "_224_/VSS" "output23/VPW"
merge "output23/VPW" "_223_/VPW"
merge "_223_/VPW" "_223_/VSS"
merge "_223_/VSS" "_230_/VPW"
merge "_230_/VPW" "_230_/VSS"
merge "_230_/VSS" "output22/VPW"
merge "output22/VPW" "output22/VSS"
merge "output22/VSS" "_466_/VPW"
merge "_466_/VPW" "_466_/VSS"
merge "_466_/VSS" "TAP_TAPCELL_ROW_26_121/VSS"
merge "TAP_TAPCELL_ROW_26_121/VSS" "output65/VPW"
merge "output65/VPW" "output65/VSS"
merge "output65/VSS" "_519_/VPW"
merge "_519_/VPW" "_519_/VSS"
merge "_519_/VSS" "output56/VPW"
merge "output56/VPW" "output56/VSS"
merge "output56/VSS" "output64/VPW"
merge "output64/VPW" "output64/VSS"
merge "output64/VSS" "PHY_EDGE_ROW_26_Left_53/VSS"
merge "PHY_EDGE_ROW_26_Left_53/VSS" "PHY_EDGE_ROW_25_Left_52/VSS"
merge "PHY_EDGE_ROW_25_Left_52/VSS" "PHY_EDGE_ROW_24_Right_24/VSS"
merge "PHY_EDGE_ROW_24_Right_24/VSS" "PHY_EDGE_ROW_23_Right_23/VSS"
merge "PHY_EDGE_ROW_23_Right_23/VSS" "output52/VPW"
merge "output52/VPW" "output52/VSS"
merge "output52/VSS" "input18/VPW"
merge "input18/VPW" "input18/VSS"
merge "input18/VSS" "FILLER_0_23_184/VPW"
merge "FILLER_0_23_184/VPW" "FILLER_0_23_184/VSS"
merge "FILLER_0_23_184/VSS" "FILLER_0_23_182/VPW"
merge "FILLER_0_23_182/VPW" "FILLER_0_23_182/VSS"
merge "FILLER_0_23_182/VSS" "input5/VPW"
merge "input5/VPW" "input5/VSS"
merge "input5/VSS" "TAP_TAPCELL_ROW_24_118/VSS"
merge "TAP_TAPCELL_ROW_24_118/VSS" "FILLER_0_24_167/VPW"
merge "FILLER_0_24_167/VPW" "FILLER_0_24_167/VSS"
merge "FILLER_0_24_167/VSS" "_478_/VPW"
merge "_478_/VPW" "_478_/VSS"
merge "_478_/VSS" "_333_/VPW"
merge "_333_/VPW" "_333_/VSS"
merge "_333_/VSS" "FILLER_0_24_161/VPW"
merge "FILLER_0_24_161/VPW" "FILLER_0_24_161/VSS"
merge "FILLER_0_24_161/VSS" "_509_/VPW"
merge "_509_/VPW" "_509_/VSS"
merge "_509_/VSS" "FILLER_0_23_142/VPW"
merge "FILLER_0_23_142/VPW" "FILLER_0_23_142/VSS"
merge "FILLER_0_23_142/VSS" "TAP_TAPCELL_ROW_23_115/VSS"
merge "TAP_TAPCELL_ROW_23_115/VSS" "_418_/VPW"
merge "_418_/VPW" "_418_/VSS"
merge "_418_/VSS" "FILLER_0_23_134/VPW"
merge "FILLER_0_23_134/VPW" "FILLER_0_23_134/VSS"
merge "FILLER_0_23_134/VSS" "FILLER_0_23_138/VPW"
merge "FILLER_0_23_138/VPW" "FILLER_0_23_138/VSS"
merge "FILLER_0_23_138/VSS" "_430_/VPW"
merge "_430_/VPW" "_430_/VSS"
merge "_430_/VSS" "_510_/VPW"
merge "_510_/VPW" "_510_/VSS"
merge "_510_/VSS" "fanout90/VPW"
merge "fanout90/VPW" "fanout90/VSS"
merge "fanout90/VSS" "TAP_TAPCELL_ROW_24_117/VSS"
merge "TAP_TAPCELL_ROW_24_117/VSS" "FILLER_0_24_111/VPW"
merge "FILLER_0_24_111/VPW" "FILLER_0_24_111/VSS"
merge "FILLER_0_24_111/VSS" "FILLER_0_24_107/VPW"
merge "FILLER_0_24_107/VPW" "FILLER_0_24_107/VSS"
merge "FILLER_0_24_107/VSS" "FILLER_0_24_101/VSS"
merge "FILLER_0_24_101/VSS" "FILLER_0_24_93/VPW"
merge "FILLER_0_24_93/VPW" "FILLER_0_24_93/VSS"
merge "FILLER_0_24_93/VSS" "FILLER_0_24_101/VPW"
merge "FILLER_0_24_101/VPW" "_513_/VPW"
merge "_513_/VPW" "_513_/VSS"
merge "_513_/VSS" "FILLER_0_23_89/VPW"
merge "FILLER_0_23_89/VPW" "FILLER_0_23_89/VSS"
merge "FILLER_0_23_89/VSS" "_354_/VPW"
merge "_354_/VPW" "_354_/VSS"
merge "_354_/VSS" "_236_/VPW"
merge "_236_/VPW" "_236_/VSS"
merge "_236_/VSS" "_234_/VPW"
merge "_234_/VPW" "_234_/VSS"
merge "_234_/VSS" "_235_/VPW"
merge "_235_/VPW" "_235_/VSS"
merge "_235_/VSS" "TAP_TAPCELL_ROW_23_114/VSS"
merge "TAP_TAPCELL_ROW_23_114/VSS" "_232_/VPW"
merge "_232_/VPW" "_232_/VSS"
merge "_232_/VSS" "_233_/VPW"
merge "_233_/VPW" "_233_/VSS"
merge "_233_/VSS" "_511_/VSS"
merge "_511_/VSS" "_229_/VPW"
merge "_229_/VPW" "_229_/VSS"
merge "_229_/VSS" "_511_/VPW"
merge "_511_/VPW" "_300_/VPW"
merge "_300_/VPW" "_300_/VSS"
merge "_300_/VSS" "_220_/VPW"
merge "_220_/VPW" "_220_/VSS"
merge "_220_/VSS" "output21/VPW"
merge "output21/VPW" "output21/VSS"
merge "output21/VSS" "TAP_TAPCELL_ROW_24_116/VSS"
merge "TAP_TAPCELL_ROW_24_116/VSS" "output20/VPW"
merge "output20/VPW" "output20/VSS"
merge "output20/VSS" "_221_/VPW"
merge "_221_/VPW" "_221_/VSS"
merge "_221_/VSS" "FILLER_0_24_20/VPW"
merge "FILLER_0_24_20/VPW" "FILLER_0_24_20/VSS"
merge "FILLER_0_24_20/VSS" "FILLER_0_24_16/VPW"
merge "FILLER_0_24_16/VPW" "FILLER_0_24_16/VSS"
merge "FILLER_0_24_16/VSS" "output63/VPW"
merge "output63/VPW" "output63/VSS"
merge "output63/VSS" "_532_/VPW"
merge "_532_/VPW" "_532_/VSS"
merge "_532_/VSS" "PHY_EDGE_ROW_24_Left_51/VSS"
merge "PHY_EDGE_ROW_24_Left_51/VSS" "PHY_EDGE_ROW_23_Left_50/VSS"
merge "PHY_EDGE_ROW_23_Left_50/VSS" "PHY_EDGE_ROW_22_Right_22/VSS"
merge "PHY_EDGE_ROW_22_Right_22/VSS" "output50/VPW"
merge "output50/VPW" "output50/VSS"
merge "output50/VSS" "TAP_TAPCELL_ROW_22_113/VSS"
merge "TAP_TAPCELL_ROW_22_113/VSS" "output51/VPW"
merge "output51/VPW" "output51/VSS"
merge "output51/VSS" "_388_/VPW"
merge "_388_/VPW" "_388_/VSS"
merge "_388_/VSS" "_284_/VSS"
merge "_284_/VSS" "_533_/VSS"
merge "_533_/VSS" "FILLER_0_22_143/VPW"
merge "FILLER_0_22_143/VPW" "FILLER_0_22_143/VSS"
merge "FILLER_0_22_143/VSS" "FILLER_0_22_145/VPW"
merge "FILLER_0_22_145/VPW" "FILLER_0_22_145/VSS"
merge "FILLER_0_22_145/VSS" "_284_/VPW"
merge "_284_/VPW" "_496_/VPW"
merge "_496_/VPW" "_496_/VSS"
merge "_496_/VSS" "_419_/VSS"
merge "_419_/VSS" "_429_/VPW"
merge "_429_/VPW" "_429_/VSS"
merge "_429_/VSS" "_426_/VSS"
merge "_426_/VSS" "_369_/VSS"
merge "_369_/VSS" "FILLER_0_21_129/VSS"
merge "FILLER_0_21_129/VSS" "FILLER_0_22_122/VPW"
merge "FILLER_0_22_122/VPW" "FILLER_0_22_122/VSS"
merge "FILLER_0_22_122/VSS" "_321_/VPW"
merge "_321_/VPW" "_321_/VSS"
merge "_321_/VSS" "_444_/VSS"
merge "_444_/VSS" "_318_/VSS"
merge "_318_/VSS" "TAP_TAPCELL_ROW_22_112/VSS"
merge "TAP_TAPCELL_ROW_22_112/VSS" "_448_/VPW"
merge "_448_/VPW" "_448_/VSS"
merge "_448_/VSS" "_366_/VSS"
merge "_366_/VSS" "FILLER_0_21_102/VSS"
merge "FILLER_0_21_102/VSS" "_316_/VSS"
merge "_316_/VSS" "FILLER_0_22_98/VPW"
merge "FILLER_0_22_98/VPW" "FILLER_0_22_98/VSS"
merge "FILLER_0_22_98/VSS" "_449_/VPW"
merge "_449_/VPW" "_449_/VSS"
merge "_449_/VSS" "FILLER_0_21_100/VSS"
merge "FILLER_0_21_100/VSS" "_498_/VSS"
merge "_498_/VSS" "_502_/VPW"
merge "_502_/VPW" "_502_/VSS"
merge "_502_/VSS" "_357_/VSS"
merge "_357_/VSS" "FILLER_0_21_81/VSS"
merge "FILLER_0_21_81/VSS" "FILLER_0_21_83/VSS"
merge "FILLER_0_21_83/VSS" "_431_/VPW"
merge "_431_/VPW" "_431_/VSS"
merge "_431_/VSS" "_432_/VSS"
merge "_432_/VSS" "_435_/VSS"
merge "_435_/VSS" "FILLER_0_22_55/VPW"
merge "FILLER_0_22_55/VPW" "FILLER_0_22_55/VSS"
merge "FILLER_0_22_55/VSS" "FILLER_0_22_59/VPW"
merge "FILLER_0_22_59/VPW" "FILLER_0_22_59/VSS"
merge "FILLER_0_22_59/VSS" "_436_/VPW"
merge "_436_/VPW" "_436_/VSS"
merge "_436_/VSS" "FILLER_0_21_63/VSS"
merge "FILLER_0_21_63/VSS" "_231_/VSS"
merge "_231_/VSS" "FILLER_0_22_45/VPW"
merge "FILLER_0_22_45/VPW" "FILLER_0_22_45/VSS"
merge "FILLER_0_22_45/VSS" "_438_/VPW"
merge "_438_/VPW" "_438_/VSS"
merge "_438_/VSS" "FILLER_0_22_30/VPW"
merge "FILLER_0_22_30/VPW" "FILLER_0_22_30/VSS"
merge "FILLER_0_22_30/VSS" "TAP_TAPCELL_ROW_22_111/VSS"
merge "TAP_TAPCELL_ROW_22_111/VSS" "_228_/VPW"
merge "_228_/VPW" "_228_/VSS"
merge "_228_/VSS" "_465_/VPW"
merge "_465_/VPW" "_465_/VSS"
merge "_465_/VSS" "output62/VPW"
merge "output62/VPW" "output62/VSS"
merge "output62/VSS" "_512_/VSS"
merge "_512_/VSS" "FILLER_0_21_24/VSS"
merge "FILLER_0_21_24/VSS" "output61/VPW"
merge "output61/VPW" "output61/VSS"
merge "output61/VSS" "_495_/VSS"
merge "_495_/VSS" "_494_/VSS"
merge "_494_/VSS" "FILLER_0_21_2/VSS"
merge "FILLER_0_21_2/VSS" "PHY_EDGE_ROW_22_Left_49/VSS"
merge "PHY_EDGE_ROW_22_Left_49/VSS" "PHY_EDGE_ROW_21_Right_21/VSS"
merge "PHY_EDGE_ROW_21_Right_21/VSS" "PHY_EDGE_ROW_20_Right_20/VSS"
merge "PHY_EDGE_ROW_20_Right_20/VSS" "output49/VPW"
merge "output49/VPW" "output49/VSS"
merge "output49/VSS" "_497_/VPW"
merge "_497_/VPW" "_497_/VSS"
merge "_497_/VSS" "TAP_TAPCELL_ROW_20_108/VSS"
merge "TAP_TAPCELL_ROW_20_108/VSS" "FILLER_0_20_174/VPW"
merge "FILLER_0_20_174/VPW" "FILLER_0_20_174/VSS"
merge "FILLER_0_20_174/VSS" "FILLER_0_20_172/VPW"
merge "FILLER_0_20_172/VPW" "FILLER_0_20_172/VSS"
merge "FILLER_0_20_172/VSS" "_533_/VPW"
merge "_533_/VPW" "_424_/VPW"
merge "_424_/VPW" "_424_/VSS"
merge "_424_/VSS" "_508_/VSS"
merge "_508_/VSS" "FILLER_0_19_156/VSS"
merge "FILLER_0_19_156/VSS" "_419_/VPW"
merge "_419_/VPW" "TAP_TAPCELL_ROW_21_110/VSS"
merge "TAP_TAPCELL_ROW_21_110/VSS" "_425_/VPW"
merge "_425_/VPW" "_425_/VSS"
merge "_425_/VSS" "FILLER_0_20_148/VPW"
merge "FILLER_0_20_148/VPW" "FILLER_0_20_148/VSS"
merge "FILLER_0_20_148/VSS" "_323_/VSS"
merge "_323_/VSS" "_322_/VSS"
merge "_322_/VSS" "_426_/VPW"
merge "_426_/VPW" "_369_/VPW"
merge "_369_/VPW" "FILLER_0_21_129/VPW"
merge "FILLER_0_21_129/VPW" "_370_/VPW"
merge "_370_/VPW" "_370_/VSS"
merge "_370_/VSS" "_428_/VSS"
merge "_428_/VSS" "_444_/VPW"
merge "_444_/VPW" "_318_/VPW"
merge "_318_/VPW" "_317_/VPW"
merge "_317_/VPW" "_317_/VSS"
merge "_317_/VSS" "_366_/VPW"
merge "_366_/VPW" "FILLER_0_21_102/VPW"
merge "FILLER_0_21_102/VPW" "_316_/VPW"
merge "_316_/VPW" "_237_/VPW"
merge "_237_/VPW" "_237_/VSS"
merge "_237_/VSS" "TAP_TAPCELL_ROW_20_107/VSS"
merge "TAP_TAPCELL_ROW_20_107/VSS" "FILLER_0_20_107/VPW"
merge "FILLER_0_20_107/VPW" "FILLER_0_20_107/VSS"
merge "FILLER_0_20_107/VSS" "clkload2/VSS"
merge "clkload2/VSS" "FILLER_0_19_108/VSS"
merge "FILLER_0_19_108/VSS" "FILLER_0_19_106/VSS"
merge "FILLER_0_19_106/VSS" "FILLER_0_21_100/VPW"
merge "FILLER_0_21_100/VPW" "_498_/VPW"
merge "_498_/VPW" "_364_/VSS"
merge "_364_/VSS" "_357_/VPW"
merge "_357_/VPW" "FILLER_0_21_81/VPW"
merge "FILLER_0_21_81/VPW" "FILLER_0_21_83/VPW"
merge "FILLER_0_21_83/VPW" "_349_/VSS"
merge "_349_/VSS" "_242_/VSS"
merge "_242_/VSS" "TAP_TAPCELL_ROW_21_109/VSS"
merge "TAP_TAPCELL_ROW_21_109/VSS" "_432_/VPW"
merge "_432_/VPW" "_435_/VPW"
merge "_435_/VPW" "_353_/VSS"
merge "_353_/VSS" "FILLER_0_19_72/VSS"
merge "FILLER_0_19_72/VSS" "FILLER_0_19_68/VSS"
merge "FILLER_0_19_68/VSS" "FILLER_0_21_63/VPW"
merge "FILLER_0_21_63/VPW" "_231_/VPW"
merge "_231_/VPW" "clkbuf_2_2__f_clk/VPW"
merge "clkbuf_2_2__f_clk/VPW" "clkbuf_2_2__f_clk/VSS"
merge "clkbuf_2_2__f_clk/VSS" "FILLER_0_20_53/VPW"
merge "FILLER_0_20_53/VPW" "FILLER_0_20_53/VSS"
merge "FILLER_0_20_53/VSS" "_402_/VSS"
merge "_402_/VSS" "_401_/VSS"
merge "_401_/VSS" "FILLER_0_20_37/VPW"
merge "FILLER_0_20_37/VPW" "FILLER_0_20_37/VSS"
merge "FILLER_0_20_37/VSS" "TAP_TAPCELL_ROW_20_106/VSS"
merge "TAP_TAPCELL_ROW_20_106/VSS" "_442_/VPW"
merge "_442_/VPW" "_442_/VSS"
merge "_442_/VSS" "FILLER_0_20_26/VSS"
merge "FILLER_0_20_26/VSS" "FILLER_0_20_28/VPW"
merge "FILLER_0_20_28/VPW" "FILLER_0_20_28/VSS"
merge "FILLER_0_20_28/VSS" "_443_/VPW"
merge "_443_/VPW" "_443_/VSS"
merge "_443_/VSS" "_512_/VPW"
merge "_512_/VPW" "FILLER_0_21_24/VPW"
merge "FILLER_0_21_24/VPW" "FILLER_0_20_22/VPW"
merge "FILLER_0_20_22/VPW" "FILLER_0_20_22/VSS"
merge "FILLER_0_20_22/VSS" "FILLER_0_20_26/VPW"
merge "FILLER_0_20_26/VPW" "input19/VPW"
merge "input19/VPW" "input19/VSS"
merge "input19/VSS" "_403_/VSS"
merge "_403_/VSS" "_225_/VSS"
merge "_225_/VSS" "FILLER_0_19_24/VSS"
merge "FILLER_0_19_24/VSS" "_495_/VPW"
merge "_495_/VPW" "_494_/VPW"
merge "_494_/VPW" "FILLER_0_21_2/VPW"
merge "FILLER_0_21_2/VPW" "output60/VPW"
merge "output60/VPW" "output60/VSS"
merge "output60/VSS" "output59/VSS"
merge "output59/VSS" "PHY_EDGE_ROW_21_Left_48/VSS"
merge "PHY_EDGE_ROW_21_Left_48/VSS" "PHY_EDGE_ROW_20_Left_47/VSS"
merge "PHY_EDGE_ROW_20_Left_47/VSS" "PHY_EDGE_ROW_19_Right_19/VSS"
merge "PHY_EDGE_ROW_19_Right_19/VSS" "PHY_EDGE_ROW_18_Right_18/VSS"
merge "PHY_EDGE_ROW_18_Right_18/VSS" "output48/VPW"
merge "output48/VPW" "output48/VSS"
merge "output48/VSS" "output47/VSS"
merge "output47/VSS" "fanout89/VPW"
merge "fanout89/VPW" "fanout89/VSS"
merge "fanout89/VSS" "TAP_TAPCELL_ROW_18_103/VSS"
merge "TAP_TAPCELL_ROW_18_103/VSS" "_483_/VSS"
merge "_483_/VSS" "_371_/VSS"
merge "_371_/VSS" "_508_/VPW"
merge "_508_/VPW" "FILLER_0_19_156/VPW"
merge "FILLER_0_19_156/VPW" "_421_/VPW"
merge "_421_/VPW" "_421_/VSS"
merge "_421_/VSS" "_329_/VSS"
merge "_329_/VSS" "_323_/VPW"
merge "_323_/VPW" "_322_/VPW"
merge "_322_/VPW" "TAP_TAPCELL_ROW_19_105/VSS"
merge "TAP_TAPCELL_ROW_19_105/VSS" "_417_/VSS"
merge "_417_/VSS" "_368_/VSS"
merge "_368_/VSS" "_428_/VPW"
merge "_428_/VPW" "_327_/VSS"
merge "_327_/VSS" "_365_/VSS"
merge "_365_/VSS" "_363_/VSS"
merge "_363_/VSS" "clkload2/VPW"
merge "clkload2/VPW" "FILLER_0_19_108/VPW"
merge "FILLER_0_19_108/VPW" "FILLER_0_19_106/VPW"
merge "FILLER_0_19_106/VPW" "clkbuf_2_3__f_clk/VPW"
merge "clkbuf_2_3__f_clk/VPW" "clkbuf_2_3__f_clk/VSS"
merge "clkbuf_2_3__f_clk/VSS" "TAP_TAPCELL_ROW_18_102/VSS"
merge "TAP_TAPCELL_ROW_18_102/VSS" "FILLER_0_18_107/VPW"
merge "FILLER_0_18_107/VPW" "FILLER_0_18_107/VSS"
merge "FILLER_0_18_107/VSS" "FILLER_0_17_105/VSS"
merge "FILLER_0_17_105/VSS" "FILLER_0_17_107/VSS"
merge "FILLER_0_17_107/VSS" "_325_/VSS"
merge "_325_/VSS" "_358_/VSS"
merge "_358_/VSS" "_364_/VPW"
merge "_364_/VPW" "_340_/VPW"
merge "_340_/VPW" "_340_/VSS"
merge "_340_/VSS" "FILLER_0_18_93/VPW"
merge "FILLER_0_18_93/VPW" "FILLER_0_18_93/VSS"
merge "FILLER_0_18_93/VSS" "_501_/VSS"
merge "_501_/VSS" "_349_/VPW"
merge "_349_/VPW" "_242_/VPW"
merge "_242_/VPW" "_241_/VPW"
merge "_241_/VPW" "_241_/VSS"
merge "_241_/VSS" "FILLER_0_17_78/VSS"
merge "FILLER_0_17_78/VSS" "_239_/VSS"
merge "_239_/VSS" "_361_/VSS"
merge "_361_/VSS" "_353_/VPW"
merge "_353_/VPW" "TAP_TAPCELL_ROW_19_104/VSS"
merge "TAP_TAPCELL_ROW_19_104/VSS" "FILLER_0_19_72/VPW"
merge "FILLER_0_19_72/VPW" "FILLER_0_19_68/VPW"
merge "FILLER_0_19_68/VPW" "FILLER_0_17_67/VSS"
merge "FILLER_0_17_67/VSS" "FILLER_0_17_69/VSS"
merge "FILLER_0_17_69/VSS" "FILLER_0_17_72/VSS"
merge "FILLER_0_17_72/VSS" "_304_/VSS"
merge "_304_/VSS" "_402_/VPW"
merge "_402_/VPW" "_401_/VPW"
merge "_401_/VPW" "clkload1/VPW"
merge "clkload1/VPW" "clkload1/VSS"
merge "clkload1/VSS" "_348_/VPW"
merge "_348_/VPW" "_348_/VSS"
merge "_348_/VSS" "FILLER_0_18_58/VPW"
merge "FILLER_0_18_58/VPW" "FILLER_0_18_58/VSS"
merge "FILLER_0_18_58/VSS" "FILLER_0_18_45/VPW"
merge "FILLER_0_18_45/VPW" "FILLER_0_18_45/VSS"
merge "FILLER_0_18_45/VSS" "_345_/VPW"
merge "_345_/VPW" "_345_/VSS"
merge "_345_/VSS" "_347_/VSS"
merge "_347_/VSS" "_464_/VSS"
merge "_464_/VSS" "FILLER_0_18_34/VPW"
merge "FILLER_0_18_34/VPW" "FILLER_0_18_34/VSS"
merge "FILLER_0_18_34/VSS" "TAP_TAPCELL_ROW_18_101/VSS"
merge "TAP_TAPCELL_ROW_18_101/VSS" "_227_/VPW"
merge "_227_/VPW" "_227_/VSS"
merge "_227_/VSS" "_493_/VPW"
merge "_493_/VPW" "_493_/VSS"
merge "_493_/VSS" "_472_/VSS"
merge "_472_/VSS" "_403_/VPW"
merge "_403_/VPW" "_225_/VPW"
merge "_225_/VPW" "FILLER_0_19_24/VPW"
merge "FILLER_0_19_24/VPW" "_505_/VPW"
merge "_505_/VPW" "_505_/VSS"
merge "_505_/VSS" "output59/VPW"
merge "output59/VPW" "FILLER_0_18_2/VPW"
merge "FILLER_0_18_2/VPW" "FILLER_0_18_2/VSS"
merge "FILLER_0_18_2/VSS" "_506_/VPW"
merge "_506_/VPW" "_506_/VSS"
merge "_506_/VSS" "_507_/VPW"
merge "_507_/VPW" "_507_/VSS"
merge "_507_/VSS" "_535_/VSS"
merge "_535_/VSS" "PHY_EDGE_ROW_19_Left_46/VSS"
merge "PHY_EDGE_ROW_19_Left_46/VSS" "PHY_EDGE_ROW_18_Left_45/VSS"
merge "PHY_EDGE_ROW_18_Left_45/VSS" "PHY_EDGE_ROW_16_Right_16/VSS"
merge "PHY_EDGE_ROW_16_Right_16/VSS" "PHY_EDGE_ROW_17_Right_17/VSS"
merge "PHY_EDGE_ROW_17_Right_17/VSS" "_328_/VPW"
merge "_328_/VPW" "_328_/VSS"
merge "_328_/VSS" "_335_/VPW"
merge "_335_/VPW" "_335_/VSS"
merge "_335_/VSS" "output47/VPW"
merge "output47/VPW" "output46/VSS"
merge "output46/VSS" "FILLER_0_16_173/VPW"
merge "FILLER_0_16_173/VPW" "FILLER_0_16_173/VSS"
merge "FILLER_0_16_173/VSS" "TAP_TAPCELL_ROW_16_98/VSS"
merge "TAP_TAPCELL_ROW_16_98/VSS" "_483_/VPW"
merge "_483_/VPW" "_371_/VPW"
merge "_371_/VPW" "_334_/VSS"
merge "_334_/VSS" "FILLER_0_15_175/VSS"
merge "FILLER_0_15_175/VSS" "_285_/VPW"
merge "_285_/VPW" "_285_/VSS"
merge "_285_/VSS" "_329_/VPW"
merge "_329_/VPW" "_336_/VPW"
merge "_336_/VPW" "_336_/VSS"
merge "_336_/VSS" "_422_/VSS"
merge "_422_/VSS" "_417_/VPW"
merge "_417_/VPW" "FILLER_0_16_140/VPW"
merge "FILLER_0_16_140/VPW" "FILLER_0_16_140/VSS"
merge "FILLER_0_16_140/VSS" "TAP_TAPCELL_ROW_17_100/VSS"
merge "TAP_TAPCELL_ROW_17_100/VSS" "_368_/VPW"
merge "_368_/VPW" "_386_/VPW"
merge "_386_/VPW" "_386_/VSS"
merge "_386_/VSS" "_420_/VPW"
merge "_420_/VPW" "_420_/VSS"
merge "_420_/VSS" "FILLER_0_15_142/VSS"
merge "FILLER_0_15_142/VSS" "_423_/VSS"
merge "_423_/VSS" "FILLER_0_16_132/VPW"
merge "FILLER_0_16_132/VPW" "FILLER_0_16_132/VSS"
merge "FILLER_0_16_132/VSS" "_327_/VPW"
merge "_327_/VPW" "_365_/VPW"
merge "_365_/VPW" "_416_/VPW"
merge "_416_/VPW" "_416_/VSS"
merge "_416_/VSS" "FILLER_0_15_133/VSS"
merge "FILLER_0_15_133/VSS" "_332_/VSS"
merge "_332_/VSS" "_398_/VSS"
merge "_398_/VSS" "_251_/VPW"
merge "_251_/VPW" "_251_/VSS"
merge "_251_/VSS" "_277_/VPW"
merge "_277_/VPW" "_277_/VSS"
merge "_277_/VSS" "_363_/VPW"
merge "_363_/VPW" "_331_/VSS"
merge "_331_/VSS" "FILLER_0_16_104/VPW"
merge "FILLER_0_16_104/VPW" "FILLER_0_16_104/VSS"
merge "FILLER_0_16_104/VSS" "FILLER_0_16_107/VPW"
merge "FILLER_0_16_107/VPW" "FILLER_0_16_107/VSS"
merge "FILLER_0_16_107/VSS" "FILLER_0_16_109/VPW"
merge "FILLER_0_16_109/VPW" "FILLER_0_16_109/VSS"
merge "FILLER_0_16_109/VSS" "FILLER_0_17_105/VPW"
merge "FILLER_0_17_105/VPW" "FILLER_0_17_107/VPW"
merge "FILLER_0_17_107/VPW" "TAP_TAPCELL_ROW_16_97/VSS"
merge "TAP_TAPCELL_ROW_16_97/VSS" "_325_/VPW"
merge "_325_/VPW" "_326_/VPW"
merge "_326_/VPW" "_326_/VSS"
merge "_326_/VSS" "FILLER_0_15_107/VSS"
merge "FILLER_0_15_107/VSS" "_324_/VSS"
merge "_324_/VSS" "_362_/VSS"
merge "_362_/VSS" "_359_/VSS"
merge "_359_/VSS" "_358_/VPW"
merge "_358_/VPW" "_252_/VPW"
merge "_252_/VPW" "_252_/VSS"
merge "_252_/VSS" "_501_/VPW"
merge "_501_/VPW" "FILLER_0_15_91/VSS"
merge "FILLER_0_15_91/VSS" "_281_/VSS"
merge "_281_/VSS" "_310_/VSS"
merge "_310_/VSS" "FILLER_0_16_81/VPW"
merge "FILLER_0_16_81/VPW" "FILLER_0_16_81/VSS"
merge "FILLER_0_16_81/VSS" "FILLER_0_17_78/VPW"
merge "FILLER_0_17_78/VPW" "_238_/VPW"
merge "_238_/VPW" "_238_/VSS"
merge "_238_/VSS" "_239_/VPW"
merge "_239_/VPW" "_361_/VPW"
merge "_361_/VPW" "_352_/VSS"
merge "_352_/VSS" "FILLER_0_17_67/VPW"
merge "FILLER_0_17_67/VPW" "FILLER_0_17_69/VPW"
merge "FILLER_0_17_69/VPW" "FILLER_0_17_72/VPW"
merge "FILLER_0_17_72/VPW" "TAP_TAPCELL_ROW_17_99/VSS"
merge "TAP_TAPCELL_ROW_17_99/VSS" "_304_/VPW"
merge "_304_/VPW" "FILLER_0_15_68/VSS"
merge "FILLER_0_15_68/VSS" "_263_/VSS"
merge "_263_/VSS" "_305_/VSS"
merge "_305_/VSS" "_306_/VPW"
merge "_306_/VPW" "_306_/VSS"
merge "_306_/VSS" "_350_/VPW"
merge "_350_/VPW" "_350_/VSS"
merge "_350_/VSS" "FILLER_0_15_61/VSS"
merge "FILLER_0_15_61/VSS" "FILLER_0_15_63/VSS"
merge "FILLER_0_15_63/VSS" "_299_/VSS"
merge "_299_/VSS" "_347_/VPW"
merge "_347_/VPW" "_464_/VPW"
merge "_464_/VPW" "_346_/VPW"
merge "_346_/VPW" "_346_/VSS"
merge "_346_/VSS" "FILLER_0_15_48/VSS"
merge "FILLER_0_15_48/VSS" "_298_/VSS"
merge "_298_/VSS" "_294_/VSS"
merge "_294_/VSS" "_472_/VPW"
merge "_472_/VPW" "_302_/VPW"
merge "_302_/VPW" "_302_/VSS"
merge "_302_/VSS" "_301_/VPW"
merge "_301_/VPW" "_301_/VSS"
merge "_301_/VSS" "TAP_TAPCELL_ROW_16_96/VSS"
merge "TAP_TAPCELL_ROW_16_96/VSS" "FILLER_0_16_37/VPW"
merge "FILLER_0_16_37/VPW" "FILLER_0_16_37/VSS"
merge "FILLER_0_16_37/VSS" "FILLER_0_16_29/VPW"
merge "FILLER_0_16_29/VPW" "FILLER_0_16_29/VSS"
merge "FILLER_0_16_29/VSS" "FILLER_0_16_27/VPW"
merge "FILLER_0_16_27/VPW" "FILLER_0_16_27/VSS"
merge "FILLER_0_16_27/VSS" "FILLER_0_15_33/VSS"
merge "FILLER_0_15_33/VSS" "_293_/VSS"
merge "_293_/VSS" "FILLER_0_15_31/VSS"
merge "FILLER_0_15_31/VSS" "_491_/VSS"
merge "_491_/VSS" "FILLER_0_16_21/VPW"
merge "FILLER_0_16_21/VPW" "FILLER_0_16_21/VSS"
merge "FILLER_0_16_21/VSS" "_226_/VPW"
merge "_226_/VPW" "_226_/VSS"
merge "_226_/VSS" "_343_/VPW"
merge "_343_/VPW" "_343_/VSS"
merge "_343_/VSS" "_344_/VSS"
merge "_344_/VSS" "_535_/VPW"
merge "_535_/VPW" "output58/VPW"
merge "output58/VPW" "output58/VSS"
merge "output58/VSS" "output57/VSS"
merge "output57/VSS" "PHY_EDGE_ROW_16_Left_43/VSS"
merge "PHY_EDGE_ROW_16_Left_43/VSS" "PHY_EDGE_ROW_17_Left_44/VSS"
merge "PHY_EDGE_ROW_17_Left_44/VSS" "PHY_EDGE_ROW_15_Right_15/VSS"
merge "PHY_EDGE_ROW_15_Right_15/VSS" "PHY_EDGE_ROW_14_Right_14/VSS"
merge "PHY_EDGE_ROW_14_Right_14/VSS" "output46/VPW"
merge "output46/VPW" "output44/VPW"
merge "output44/VPW" "output44/VSS"
merge "output44/VSS" "_334_/VPW"
merge "_334_/VPW" "FILLER_0_15_175/VPW"
merge "FILLER_0_15_175/VPW" "_283_/VPW"
merge "_283_/VPW" "_283_/VSS"
merge "_283_/VSS" "TAP_TAPCELL_ROW_14_93/VSS"
merge "TAP_TAPCELL_ROW_14_93/VSS" "_422_/VPW"
merge "_422_/VPW" "input8/VPW"
merge "input8/VPW" "input8/VSS"
merge "input8/VSS" "_479_/VPW"
merge "_479_/VPW" "_479_/VSS"
merge "_479_/VSS" "_526_/VSS"
merge "_526_/VSS" "FILLER_0_15_142/VPW"
merge "FILLER_0_15_142/VPW" "TAP_TAPCELL_ROW_15_95/VSS"
merge "TAP_TAPCELL_ROW_15_95/VSS" "_423_/VPW"
merge "_423_/VPW" "_282_/VPW"
merge "_282_/VPW" "_282_/VSS"
merge "_282_/VSS" "_389_/VSS"
merge "_389_/VSS" "_330_/VSS"
merge "_330_/VSS" "FILLER_0_13_139/VSS"
merge "FILLER_0_13_139/VSS" "FILLER_0_15_133/VPW"
merge "FILLER_0_15_133/VPW" "_332_/VPW"
merge "_332_/VPW" "_398_/VPW"
merge "_398_/VPW" "_427_/VPW"
merge "_427_/VPW" "_427_/VSS"
merge "_427_/VSS" "_455_/VPW"
merge "_455_/VPW" "_455_/VSS"
merge "_455_/VSS" "_373_/VSS"
merge "_373_/VSS" "_331_/VPW"
merge "_331_/VPW" "FILLER_0_14_125/VPW"
merge "FILLER_0_14_125/VPW" "FILLER_0_14_125/VSS"
merge "FILLER_0_14_125/VSS" "_372_/VPW"
merge "_372_/VPW" "_372_/VSS"
merge "_372_/VSS" "_313_/VPW"
merge "_313_/VPW" "_313_/VSS"
merge "_313_/VSS" "FILLER_0_15_107/VPW"
merge "FILLER_0_15_107/VPW" "_324_/VPW"
merge "_324_/VPW" "_362_/VPW"
merge "_362_/VPW" "_359_/VPW"
merge "_359_/VPW" "FILLER_0_14_104/VPW"
merge "FILLER_0_14_104/VPW" "FILLER_0_14_104/VSS"
merge "FILLER_0_14_104/VSS" "TAP_TAPCELL_ROW_14_92/VSS"
merge "TAP_TAPCELL_ROW_14_92/VSS" "_254_/VPW"
merge "_254_/VPW" "_254_/VSS"
merge "_254_/VSS" "FILLER_0_14_102/VPW"
merge "FILLER_0_14_102/VPW" "FILLER_0_14_102/VSS"
merge "FILLER_0_14_102/VSS" "FILLER_0_15_91/VPW"
merge "FILLER_0_15_91/VPW" "_281_/VPW"
merge "_281_/VPW" "_310_/VPW"
merge "_310_/VPW" "_339_/VPW"
merge "_339_/VPW" "_339_/VSS"
merge "_339_/VSS" "_307_/VPW"
merge "_307_/VPW" "_307_/VSS"
merge "_307_/VSS" "_352_/VPW"
merge "_352_/VPW" "_351_/VPW"
merge "_351_/VPW" "_351_/VSS"
merge "_351_/VSS" "_271_/VSS"
merge "_271_/VSS" "_269_/VPW"
merge "_269_/VPW" "_269_/VSS"
merge "_269_/VSS" "clkbuf_0_clk/VSS"
merge "clkbuf_0_clk/VSS" "_309_/VSS"
merge "_309_/VSS" "FILLER_0_15_68/VPW"
merge "FILLER_0_15_68/VPW" "TAP_TAPCELL_ROW_15_94/VSS"
merge "TAP_TAPCELL_ROW_15_94/VSS" "_263_/VPW"
merge "_263_/VPW" "_305_/VPW"
merge "_305_/VPW" "_278_/VPW"
merge "_278_/VPW" "_278_/VSS"
merge "_278_/VSS" "_271_/VPW"
merge "_271_/VPW" "_265_/VSS"
merge "_265_/VSS" "FILLER_0_13_69/VSS"
merge "FILLER_0_13_69/VSS" "FILLER_0_15_61/VPW"
merge "FILLER_0_15_61/VPW" "FILLER_0_15_63/VPW"
merge "FILLER_0_15_63/VPW" "_299_/VPW"
merge "_299_/VPW" "_260_/VPW"
merge "_260_/VPW" "_260_/VSS"
merge "_260_/VSS" "FILLER_0_14_51/VSS"
merge "FILLER_0_14_51/VSS" "_303_/VSS"
merge "_303_/VSS" "_261_/VSS"
merge "_261_/VSS" "_240_/VSS"
merge "_240_/VSS" "FILLER_0_15_48/VPW"
merge "FILLER_0_15_48/VPW" "_298_/VPW"
merge "_298_/VPW" "_294_/VPW"
merge "_294_/VPW" "FILLER_0_14_51/VPW"
merge "FILLER_0_14_51/VPW" "_248_/VPW"
merge "_248_/VPW" "_248_/VSS"
merge "_248_/VSS" "_441_/VPW"
merge "_441_/VPW" "_441_/VSS"
merge "_441_/VSS" "_440_/VSS"
merge "_440_/VSS" "_468_/VSS"
merge "_468_/VSS" "FILLER_0_15_33/VPW"
merge "FILLER_0_15_33/VPW" "_293_/VPW"
merge "_293_/VPW" "FILLER_0_15_31/VPW"
merge "FILLER_0_15_31/VPW" "TAP_TAPCELL_ROW_14_91/VSS"
merge "TAP_TAPCELL_ROW_14_91/VSS" "_259_/VPW"
merge "_259_/VPW" "_259_/VSS"
merge "_259_/VSS" "_222_/VPW"
merge "_222_/VPW" "_222_/VSS"
merge "_222_/VSS" "_451_/VSS"
merge "_451_/VSS" "_295_/VSS"
merge "_295_/VSS" "_341_/VSS"
merge "_341_/VSS" "_344_/VPW"
merge "_344_/VPW" "_491_/VPW"
merge "_491_/VPW" "FILLER_0_14_16/VPW"
merge "FILLER_0_14_16/VPW" "FILLER_0_14_16/VSS"
merge "FILLER_0_14_16/VSS" "FILLER_0_14_18/VPW"
merge "FILLER_0_14_18/VPW" "FILLER_0_14_18/VSS"
merge "FILLER_0_14_18/VSS" "_492_/VPW"
merge "_492_/VPW" "_492_/VSS"
merge "_492_/VSS" "_338_/VSS"
merge "_338_/VSS" "output57/VPW"
merge "output57/VPW" "output55/VPW"
merge "output55/VPW" "output55/VSS"
merge "output55/VSS" "FILLER_0_13_2/VSS"
merge "FILLER_0_13_2/VSS" "_296_/VSS"
merge "_296_/VSS" "_342_/VSS"
merge "_342_/VSS" "PHY_EDGE_ROW_15_Left_42/VSS"
merge "PHY_EDGE_ROW_15_Left_42/VSS" "PHY_EDGE_ROW_14_Left_41/VSS"
merge "PHY_EDGE_ROW_14_Left_41/VSS" "PHY_EDGE_ROW_13_Right_13/VSS"
merge "PHY_EDGE_ROW_13_Right_13/VSS" "_526_/VPW"
merge "_526_/VPW" "_389_/VPW"
merge "_389_/VPW" "_330_/VPW"
merge "_330_/VPW" "TAP_TAPCELL_ROW_13_90/VSS"
merge "TAP_TAPCELL_ROW_13_90/VSS" "FILLER_0_13_139/VPW"
merge "FILLER_0_13_139/VPW" "_373_/VPW"
merge "_373_/VPW" "clkbuf_0_clk/VPW"
merge "clkbuf_0_clk/VPW" "_309_/VPW"
merge "_309_/VPW" "_265_/VPW"
merge "_265_/VPW" "TAP_TAPCELL_ROW_13_89/VSS"
merge "TAP_TAPCELL_ROW_13_89/VSS" "FILLER_0_13_69/VPW"
merge "FILLER_0_13_69/VPW" "_303_/VPW"
merge "_303_/VPW" "_261_/VPW"
merge "_261_/VPW" "_240_/VPW"
merge "_240_/VPW" "_440_/VPW"
merge "_440_/VPW" "_468_/VPW"
merge "_468_/VPW" "_451_/VPW"
merge "_451_/VPW" "_295_/VPW"
merge "_295_/VPW" "_341_/VPW"
merge "_341_/VPW" "_338_/VPW"
merge "_338_/VPW" "FILLER_0_13_2/VPW"
merge "FILLER_0_13_2/VPW" "_296_/VPW"
merge "_296_/VPW" "_342_/VPW"
merge "_342_/VPW" "PHY_EDGE_ROW_13_Left_40/VSS"
merge "PHY_EDGE_ROW_13_Left_40/VSS" "PHY_EDGE_ROW_12_Right_12/VSS"
merge "PHY_EDGE_ROW_12_Right_12/VSS" "PHY_EDGE_ROW_11_Right_11/VSS"
merge "PHY_EDGE_ROW_11_Right_11/VSS" "output67/VPW"
merge "output67/VPW" "output67/VSS"
merge "output67/VSS" "_280_/VPW"
merge "_280_/VPW" "_280_/VSS"
merge "_280_/VSS" "TAP_TAPCELL_ROW_12_88/VSS"
merge "TAP_TAPCELL_ROW_12_88/VSS" "FILLER_0_12_174/VPW"
merge "FILLER_0_12_174/VPW" "FILLER_0_12_174/VSS"
merge "FILLER_0_12_174/VSS" "_529_/VPW"
merge "_529_/VPW" "_529_/VSS"
merge "_529_/VSS" "_287_/VPW"
merge "_287_/VPW" "_287_/VSS"
merge "_287_/VSS" "_367_/VSS"
merge "_367_/VSS" "FILLER_0_12_144/VPW"
merge "FILLER_0_12_144/VPW" "FILLER_0_12_144/VSS"
merge "FILLER_0_12_144/VSS" "TAP_TAPCELL_ROW_11_85/VSS"
merge "TAP_TAPCELL_ROW_11_85/VSS" "_288_/VPW"
merge "_288_/VPW" "_288_/VSS"
merge "_288_/VSS" "_367_/VPW"
merge "_367_/VPW" "_385_/VPW"
merge "_385_/VPW" "_385_/VSS"
merge "_385_/VSS" "_245_/VPW"
merge "_245_/VPW" "_245_/VSS"
merge "_245_/VSS" "_289_/VPW"
merge "_289_/VPW" "_289_/VSS"
merge "_289_/VSS" "FILLER_0_11_113/VPW"
merge "FILLER_0_11_113/VPW" "FILLER_0_11_113/VSS"
merge "FILLER_0_11_113/VSS" "TAP_TAPCELL_ROW_12_87/VSS"
merge "TAP_TAPCELL_ROW_12_87/VSS" "_360_/VPW"
merge "_360_/VPW" "_360_/VSS"
merge "_360_/VSS" "_275_/VSS"
merge "_275_/VSS" "FILLER_0_11_97/VPW"
merge "FILLER_0_11_97/VPW" "FILLER_0_11_97/VSS"
merge "FILLER_0_11_97/VSS" "_243_/VPW"
merge "_243_/VPW" "_243_/VSS"
merge "_243_/VSS" "_267_/VPW"
merge "_267_/VPW" "_267_/VSS"
merge "_267_/VSS" "_275_/VPW"
merge "_275_/VPW" "_406_/VPW"
merge "_406_/VPW" "_406_/VSS"
merge "_406_/VSS" "_266_/VPW"
merge "_266_/VPW" "_266_/VSS"
merge "_266_/VSS" "_308_/VPW"
merge "_308_/VPW" "_308_/VSS"
merge "_308_/VSS" "_380_/VPW"
merge "_380_/VPW" "_380_/VSS"
merge "_380_/VSS" "FILLER_0_11_72/VPW"
merge "FILLER_0_11_72/VPW" "FILLER_0_11_72/VSS"
merge "FILLER_0_11_72/VSS" "FILLER_0_11_74/VPW"
merge "FILLER_0_11_74/VPW" "FILLER_0_11_74/VSS"
merge "FILLER_0_11_74/VSS" "FILLER_0_12_73/VPW"
merge "FILLER_0_12_73/VPW" "FILLER_0_12_73/VSS"
merge "FILLER_0_12_73/VSS" "TAP_TAPCELL_ROW_11_84/VSS"
merge "TAP_TAPCELL_ROW_11_84/VSS" "_264_/VPW"
merge "_264_/VPW" "_264_/VSS"
merge "_264_/VSS" "input13/VPW"
merge "input13/VPW" "input13/VSS"
merge "input13/VSS" "_378_/VPW"
merge "_378_/VPW" "_378_/VSS"
merge "_378_/VSS" "FILLER_0_12_56/VPW"
merge "FILLER_0_12_56/VPW" "FILLER_0_12_56/VSS"
merge "FILLER_0_12_56/VSS" "_262_/VPW"
merge "_262_/VPW" "_262_/VSS"
merge "_262_/VSS" "_394_/VPW"
merge "_394_/VPW" "_394_/VSS"
merge "_394_/VSS" "_408_/VPW"
merge "_408_/VPW" "_408_/VSS"
merge "_408_/VSS" "_474_/VPW"
merge "_474_/VPW" "_474_/VSS"
merge "_474_/VSS" "FILLER_0_11_48/VPW"
merge "FILLER_0_11_48/VPW" "FILLER_0_11_48/VSS"
merge "FILLER_0_11_48/VSS" "_439_/VPW"
merge "_439_/VPW" "_439_/VSS"
merge "_439_/VSS" "_459_/VPW"
merge "_459_/VPW" "_459_/VSS"
merge "_459_/VSS" "FILLER_0_11_46/VPW"
merge "FILLER_0_11_46/VPW" "FILLER_0_11_46/VSS"
merge "FILLER_0_11_46/VSS" "_257_/VPW"
merge "_257_/VPW" "_257_/VSS"
merge "_257_/VSS" "_460_/VPW"
merge "_460_/VPW" "_460_/VSS"
merge "_460_/VSS" "TAP_TAPCELL_ROW_12_86/VSS"
merge "TAP_TAPCELL_ROW_12_86/VSS" "_256_/VPW"
merge "_256_/VPW" "_256_/VSS"
merge "_256_/VSS" "_458_/VPW"
merge "_458_/VPW" "_458_/VSS"
merge "_458_/VSS" "FILLER_0_11_31/VPW"
merge "FILLER_0_11_31/VPW" "FILLER_0_11_31/VSS"
merge "FILLER_0_11_31/VSS" "_255_/VPW"
merge "_255_/VPW" "_255_/VSS"
merge "_255_/VSS" "_292_/VSS"
merge "_292_/VSS" "FILLER_0_12_16/VPW"
merge "FILLER_0_12_16/VPW" "FILLER_0_12_16/VSS"
merge "FILLER_0_12_16/VSS" "_290_/VPW"
merge "_290_/VPW" "_290_/VSS"
merge "_290_/VSS" "_292_/VPW"
merge "_292_/VPW" "_297_/VPW"
merge "_297_/VPW" "_297_/VSS"
merge "_297_/VSS" "_504_/VPW"
merge "_504_/VPW" "_504_/VSS"
merge "_504_/VSS" "output78/VPW"
merge "output78/VPW" "output78/VSS"
merge "output78/VSS" "output87/VPW"
merge "output87/VPW" "output87/VSS"
merge "output87/VSS" "PHY_EDGE_ROW_11_Left_38/VSS"
merge "PHY_EDGE_ROW_11_Left_38/VSS" "PHY_EDGE_ROW_12_Left_39/VSS"
merge "PHY_EDGE_ROW_12_Left_39/VSS" "PHY_EDGE_ROW_10_Right_10/VSS"
merge "PHY_EDGE_ROW_10_Right_10/VSS" "PHY_EDGE_ROW_9_Right_9/VSS"
merge "PHY_EDGE_ROW_9_Right_9/VSS" "output76/VPW"
merge "output76/VPW" "output76/VSS"
merge "output76/VSS" "TAP_TAPCELL_ROW_10_83/VSS"
merge "TAP_TAPCELL_ROW_10_83/VSS" "output75/VPW"
merge "output75/VPW" "output75/VSS"
merge "output75/VSS" "_387_/VSS"
merge "_387_/VSS" "_527_/VPW"
merge "_527_/VPW" "_527_/VSS"
merge "_527_/VSS" "FILLER_0_9_155/VPW"
merge "FILLER_0_9_155/VPW" "FILLER_0_9_155/VSS"
merge "FILLER_0_9_155/VSS" "_387_/VPW"
merge "_387_/VPW" "FILLER_0_10_149/VPW"
merge "FILLER_0_10_149/VPW" "FILLER_0_10_149/VSS"
merge "FILLER_0_10_149/VSS" "_445_/VPW"
merge "_445_/VPW" "_445_/VSS"
merge "_445_/VSS" "TAP_TAPCELL_ROW_9_80/VSS"
merge "TAP_TAPCELL_ROW_9_80/VSS" "_409_/VPW"
merge "_409_/VPW" "_409_/VSS"
merge "_409_/VSS" "_433_/VPW"
merge "_433_/VPW" "_433_/VSS"
merge "_433_/VSS" "_246_/VPW"
merge "_246_/VPW" "_246_/VSS"
merge "_246_/VSS" "_399_/VPW"
merge "_399_/VPW" "_399_/VSS"
merge "_399_/VSS" "_274_/VPW"
merge "_274_/VPW" "_274_/VSS"
merge "_274_/VSS" "TAP_TAPCELL_ROW_10_82/VSS"
merge "TAP_TAPCELL_ROW_10_82/VSS" "FILLER_0_10_107/VPW"
merge "FILLER_0_10_107/VPW" "FILLER_0_10_107/VSS"
merge "FILLER_0_10_107/VSS" "_446_/VPW"
merge "_446_/VPW" "_446_/VSS"
merge "_446_/VSS" "_411_/VSS"
merge "_411_/VSS" "FILLER_0_10_96/VPW"
merge "FILLER_0_10_96/VPW" "FILLER_0_10_96/VSS"
merge "FILLER_0_10_96/VSS" "_270_/VPW"
merge "_270_/VPW" "_270_/VSS"
merge "_270_/VSS" "_415_/VPW"
merge "_415_/VPW" "_415_/VSS"
merge "_415_/VSS" "_411_/VPW"
merge "_411_/VPW" "FILLER_0_9_92/VPW"
merge "FILLER_0_9_92/VPW" "FILLER_0_9_92/VSS"
merge "FILLER_0_9_92/VSS" "_356_/VPW"
merge "_356_/VPW" "_356_/VSS"
merge "_356_/VSS" "input3/VPW"
merge "input3/VPW" "input3/VSS"
merge "input3/VSS" "_487_/VPW"
merge "_487_/VPW" "_487_/VSS"
merge "_487_/VSS" "FILLER_0_10_73/VPW"
merge "FILLER_0_10_73/VPW" "FILLER_0_10_73/VSS"
merge "FILLER_0_10_73/VSS" "_379_/VPW"
merge "_379_/VPW" "_379_/VSS"
merge "_379_/VSS" "_486_/VPW"
merge "_486_/VPW" "_486_/VSS"
merge "_486_/VSS" "_488_/VPW"
merge "_488_/VPW" "_488_/VSS"
merge "_488_/VSS" "TAP_TAPCELL_ROW_9_79/VSS"
merge "TAP_TAPCELL_ROW_9_79/VSS" "FILLER_0_10_53/VPW"
merge "FILLER_0_10_53/VPW" "FILLER_0_10_53/VSS"
merge "FILLER_0_10_53/VSS" "_355_/VPW"
merge "_355_/VPW" "_355_/VSS"
merge "_355_/VSS" "_434_/VPW"
merge "_434_/VPW" "_434_/VSS"
merge "_434_/VSS" "FILLER_0_10_51/VSS"
merge "FILLER_0_10_51/VSS" "_489_/VPW"
merge "_489_/VPW" "_489_/VSS"
merge "_489_/VSS" "FILLER_0_10_51/VPW"
merge "FILLER_0_10_51/VPW" "_450_/VPW"
merge "_450_/VPW" "_450_/VSS"
merge "_450_/VSS" "_377_/VPW"
merge "_377_/VPW" "_377_/VSS"
merge "_377_/VSS" "FILLER_0_9_39/VPW"
merge "FILLER_0_9_39/VPW" "FILLER_0_9_39/VSS"
merge "FILLER_0_9_39/VSS" "_253_/VPW"
merge "_253_/VPW" "_253_/VSS"
merge "_253_/VSS" "FILLER_0_10_37/VPW"
merge "FILLER_0_10_37/VPW" "FILLER_0_10_37/VSS"
merge "FILLER_0_10_37/VSS" "TAP_TAPCELL_ROW_10_81/VSS"
merge "TAP_TAPCELL_ROW_10_81/VSS" "_467_/VPW"
merge "_467_/VPW" "_467_/VSS"
merge "_467_/VSS" "_250_/VSS"
merge "_250_/VSS" "_286_/VPW"
merge "_286_/VPW" "_286_/VSS"
merge "_286_/VSS" "FILLER_0_9_32/VPW"
merge "FILLER_0_9_32/VPW" "FILLER_0_9_32/VSS"
merge "FILLER_0_9_32/VSS" "input7/VPW"
merge "input7/VPW" "input7/VSS"
merge "input7/VSS" "FILLER_0_9_30/VPW"
merge "FILLER_0_9_30/VPW" "FILLER_0_9_30/VSS"
merge "FILLER_0_9_30/VSS" "_250_/VPW"
merge "_250_/VPW" "_291_/VPW"
merge "_291_/VPW" "_291_/VSS"
merge "_291_/VSS" "output27/VPW"
merge "output27/VPW" "output27/VSS"
merge "output27/VSS" "_337_/VPW"
merge "_337_/VPW" "_337_/VSS"
merge "_337_/VSS" "output86/VPW"
merge "output86/VPW" "output86/VSS"
merge "output86/VSS" "FILLER_0_9_2/VPW"
merge "FILLER_0_9_2/VPW" "FILLER_0_9_2/VSS"
merge "FILLER_0_9_2/VSS" "_412_/VPW"
merge "_412_/VPW" "_412_/VSS"
merge "_412_/VSS" "_454_/VPW"
merge "_454_/VPW" "_454_/VSS"
merge "_454_/VSS" "PHY_EDGE_ROW_10_Left_37/VSS"
merge "PHY_EDGE_ROW_10_Left_37/VSS" "PHY_EDGE_ROW_9_Left_36/VSS"
merge "PHY_EDGE_ROW_9_Left_36/VSS" "PHY_EDGE_ROW_8_Right_8/VSS"
merge "PHY_EDGE_ROW_8_Right_8/VSS" "PHY_EDGE_ROW_7_Right_7/VSS"
merge "PHY_EDGE_ROW_7_Right_7/VSS" "output74/VPW"
merge "output74/VPW" "output74/VSS"
merge "output74/VSS" "TAP_TAPCELL_ROW_8_78/VSS"
merge "TAP_TAPCELL_ROW_8_78/VSS" "output68/VPW"
merge "output68/VPW" "output68/VSS"
merge "output68/VSS" "_523_/VPW"
merge "_523_/VPW" "_523_/VSS"
merge "_523_/VSS" "output34/VPW"
merge "output34/VPW" "output34/VSS"
merge "output34/VSS" "FILLER_0_8_146/VPW"
merge "FILLER_0_8_146/VPW" "FILLER_0_8_146/VSS"
merge "FILLER_0_8_146/VSS" "FILLER_0_8_144/VPW"
merge "FILLER_0_8_144/VPW" "FILLER_0_8_144/VSS"
merge "FILLER_0_8_144/VSS" "_485_/VPW"
merge "_485_/VPW" "_485_/VSS"
merge "_485_/VSS" "TAP_TAPCELL_ROW_7_75/VSS"
merge "TAP_TAPCELL_ROW_7_75/VSS" "FILLER_0_7_142/VPW"
merge "FILLER_0_7_142/VPW" "FILLER_0_7_142/VSS"
merge "FILLER_0_7_142/VSS" "_481_/VPW"
merge "_481_/VPW" "_481_/VSS"
merge "_481_/VSS" "_414_/VPW"
merge "_414_/VPW" "_414_/VSS"
merge "_414_/VSS" "_400_/VPW"
merge "_400_/VPW" "_400_/VSS"
merge "_400_/VSS" "_319_/VPW"
merge "_319_/VPW" "_319_/VSS"
merge "_319_/VSS" "FILLER_0_8_117/VPW"
merge "FILLER_0_8_117/VPW" "FILLER_0_8_117/VSS"
merge "FILLER_0_8_117/VSS" "_482_/VPW"
merge "_482_/VPW" "_482_/VSS"
merge "_482_/VSS" "_314_/VPW"
merge "_314_/VPW" "_314_/VSS"
merge "_314_/VSS" "TAP_TAPCELL_ROW_8_77/VSS"
merge "TAP_TAPCELL_ROW_8_77/VSS" "_500_/VPW"
merge "_500_/VPW" "_500_/VSS"
merge "_500_/VSS" "_499_/VPW"
merge "_499_/VPW" "_499_/VSS"
merge "_499_/VSS" "_268_/VPW"
merge "_268_/VPW" "_268_/VSS"
merge "_268_/VSS" "input16/VPW"
merge "input16/VPW" "input16/VSS"
merge "input16/VSS" "_484_/VPW"
merge "_484_/VPW" "_484_/VSS"
merge "_484_/VSS" "clkbuf_2_0__f_clk/VPW"
merge "clkbuf_2_0__f_clk/VPW" "clkbuf_2_0__f_clk/VSS"
merge "clkbuf_2_0__f_clk/VSS" "_384_/VPW"
merge "_384_/VPW" "_384_/VSS"
merge "_384_/VSS" "TAP_TAPCELL_ROW_7_74/VSS"
merge "TAP_TAPCELL_ROW_7_74/VSS" "input12/VPW"
merge "input12/VPW" "input12/VSS"
merge "input12/VSS" "input11/VPW"
merge "input11/VPW" "input11/VSS"
merge "input11/VSS" "_312_/VPW"
merge "_312_/VPW" "_312_/VSS"
merge "_312_/VSS" "_247_/VSS"
merge "_247_/VSS" "input10/VPW"
merge "input10/VPW" "input10/VSS"
merge "input10/VSS" "_490_/VPW"
merge "_490_/VPW" "_490_/VSS"
merge "_490_/VSS" "_247_/VPW"
merge "_247_/VPW" "TAP_TAPCELL_ROW_8_76/VSS"
merge "TAP_TAPCELL_ROW_8_76/VSS" "_376_/VPW"
merge "_376_/VPW" "_376_/VSS"
merge "_376_/VSS" "input9/VPW"
merge "input9/VPW" "input9/VSS"
merge "input9/VSS" "_453_/VPW"
merge "_453_/VPW" "_453_/VSS"
merge "_453_/VSS" "FILLER_0_8_16/VPW"
merge "FILLER_0_8_16/VPW" "FILLER_0_8_16/VSS"
merge "FILLER_0_8_16/VSS" "_374_/VPW"
merge "_374_/VPW" "_374_/VSS"
merge "_374_/VSS" "_375_/VPW"
merge "_375_/VPW" "_375_/VSS"
merge "_375_/VSS" "output85/VPW"
merge "output85/VPW" "output85/VSS"
merge "output85/VSS" "_514_/VPW"
merge "_514_/VPW" "_514_/VSS"
merge "_514_/VSS" "PHY_EDGE_ROW_8_Left_35/VSS"
merge "PHY_EDGE_ROW_8_Left_35/VSS" "PHY_EDGE_ROW_7_Left_34/VSS"
merge "PHY_EDGE_ROW_7_Left_34/VSS" "PHY_EDGE_ROW_6_Right_6/VSS"
merge "PHY_EDGE_ROW_6_Right_6/VSS" "output73/VPW"
merge "output73/VPW" "output73/VSS"
merge "output73/VSS" "TAP_TAPCELL_ROW_6_73/VSS"
merge "TAP_TAPCELL_ROW_6_73/VSS" "output70/VPW"
merge "output70/VPW" "output70/VSS"
merge "output70/VSS" "_528_/VSS"
merge "_528_/VSS" "FILLER_0_6_160/VPW"
merge "FILLER_0_6_160/VPW" "FILLER_0_6_160/VSS"
merge "FILLER_0_6_160/VSS" "FILLER_0_6_158/VPW"
merge "FILLER_0_6_158/VPW" "FILLER_0_6_158/VSS"
merge "FILLER_0_6_158/VSS" "FILLER_0_5_156/VSS"
merge "FILLER_0_5_156/VSS" "output69/VSS"
merge "output69/VSS" "input17/VSS"
merge "input17/VSS" "_391_/VSS"
merge "_391_/VSS" "clkbuf_2_1__f_clk/VPW"
merge "clkbuf_2_1__f_clk/VPW" "clkbuf_2_1__f_clk/VSS"
merge "clkbuf_2_1__f_clk/VSS" "_276_/VSS"
merge "_276_/VSS" "TAP_TAPCELL_ROW_6_72/VSS"
merge "TAP_TAPCELL_ROW_6_72/VSS" "FILLER_0_6_107/VPW"
merge "FILLER_0_6_107/VPW" "FILLER_0_6_107/VSS"
merge "FILLER_0_6_107/VSS" "_272_/VSS"
merge "_272_/VSS" "_395_/VPW"
merge "_395_/VPW" "_395_/VSS"
merge "_395_/VSS" "_311_/VPW"
merge "_311_/VPW" "_311_/VSS"
merge "_311_/VSS" "_397_/VSS"
merge "_397_/VSS" "clkload0/VPW"
merge "clkload0/VPW" "clkload0/VSS"
merge "clkload0/VSS" "FILLER_0_5_72/VSS"
merge "FILLER_0_5_72/VSS" "_405_/VSS"
merge "_405_/VSS" "FILLER_0_5_59/VSS"
merge "FILLER_0_5_59/VSS" "FILLER_0_5_61/VSS"
merge "FILLER_0_5_61/VSS" "_393_/VSS"
merge "_393_/VSS" "_531_/VPW"
merge "_531_/VPW" "_531_/VSS"
merge "_531_/VSS" "_396_/VSS"
merge "_396_/VSS" "FILLER_0_6_37/VPW"
merge "FILLER_0_6_37/VPW" "FILLER_0_6_37/VSS"
merge "FILLER_0_6_37/VSS" "TAP_TAPCELL_ROW_6_71/VSS"
merge "TAP_TAPCELL_ROW_6_71/VSS" "_249_/VPW"
merge "_249_/VPW" "_249_/VSS"
merge "_249_/VSS" "_452_/VPW"
merge "_452_/VPW" "_452_/VSS"
merge "_452_/VSS" "_473_/VSS"
merge "_473_/VSS" "FILLER_0_6_25/VPW"
merge "FILLER_0_6_25/VPW" "FILLER_0_6_25/VSS"
merge "FILLER_0_6_25/VSS" "_461_/VPW"
merge "_461_/VPW" "_461_/VSS"
merge "_461_/VSS" "_517_/VSS"
merge "_517_/VSS" "output84/VPW"
merge "output84/VPW" "output84/VSS"
merge "output84/VSS" "PHY_EDGE_ROW_6_Left_33/VSS"
merge "PHY_EDGE_ROW_6_Left_33/VSS" "PHY_EDGE_ROW_5_Right_5/VSS"
merge "PHY_EDGE_ROW_5_Right_5/VSS" "PHY_EDGE_ROW_4_Right_4/VSS"
merge "PHY_EDGE_ROW_4_Right_4/VSS" "output71/VPW"
merge "output71/VPW" "output71/VSS"
merge "output71/VSS" "_477_/VPW"
merge "_477_/VPW" "_477_/VSS"
merge "_477_/VSS" "TAP_TAPCELL_ROW_4_68/VSS"
merge "TAP_TAPCELL_ROW_4_68/VSS" "_528_/VPW"
merge "_528_/VPW" "FILLER_0_5_156/VPW"
merge "FILLER_0_5_156/VPW" "_410_/VPW"
merge "_410_/VPW" "_410_/VSS"
merge "_410_/VSS" "_530_/VSS"
merge "_530_/VSS" "output69/VPW"
merge "output69/VPW" "TAP_TAPCELL_ROW_5_70/VSS"
merge "TAP_TAPCELL_ROW_5_70/VSS" "_413_/VSS"
merge "_413_/VSS" "FILLER_0_3_144/VSS"
merge "FILLER_0_3_144/VSS" "FILLER_0_3_142/VSS"
merge "FILLER_0_3_142/VSS" "_447_/VPW"
merge "_447_/VPW" "_447_/VSS"
merge "_447_/VSS" "output28/VSS"
merge "output28/VSS" "input17/VPW"
merge "input17/VPW" "_391_/VPW"
merge "_391_/VPW" "output32/VPW"
merge "output32/VPW" "output32/VSS"
merge "output32/VSS" "FILLER_0_4_118/VPW"
merge "FILLER_0_4_118/VPW" "FILLER_0_4_118/VSS"
merge "FILLER_0_4_118/VSS" "_276_/VPW"
merge "_276_/VPW" "fanout88/VPW"
merge "fanout88/VPW" "fanout88/VSS"
merge "fanout88/VSS" "TAP_TAPCELL_ROW_4_67/VSS"
merge "TAP_TAPCELL_ROW_4_67/VSS" "FILLER_0_4_107/VPW"
merge "FILLER_0_4_107/VPW" "FILLER_0_4_107/VSS"
merge "FILLER_0_4_107/VSS" "_272_/VPW"
merge "_272_/VPW" "_279_/VPW"
merge "_279_/VPW" "_279_/VSS"
merge "_279_/VSS" "_521_/VSS"
merge "_521_/VSS" "_397_/VPW"
merge "_397_/VPW" "_469_/VPW"
merge "_469_/VPW" "_469_/VSS"
merge "_469_/VSS" "_315_/VPW"
merge "_315_/VPW" "_315_/VSS"
merge "_315_/VSS" "_471_/VSS"
merge "_471_/VSS" "FILLER_0_5_72/VPW"
merge "FILLER_0_5_72/VPW" "_405_/VPW"
merge "_405_/VPW" "TAP_TAPCELL_ROW_5_69/VSS"
merge "TAP_TAPCELL_ROW_5_69/VSS" "_457_/VSS"
merge "_457_/VSS" "_273_/VSS"
merge "_273_/VSS" "FILLER_0_5_59/VPW"
merge "FILLER_0_5_59/VPW" "FILLER_0_5_61/VPW"
merge "FILLER_0_5_61/VPW" "_393_/VPW"
merge "_393_/VPW" "input1/VSS"
merge "input1/VSS" "_396_/VPW"
merge "_396_/VPW" "_515_/VPW"
merge "_515_/VPW" "_515_/VSS"
merge "_515_/VSS" "FILLER_0_4_46/VPW"
merge "FILLER_0_4_46/VPW" "FILLER_0_4_46/VSS"
merge "FILLER_0_4_46/VSS" "_258_/VSS"
merge "_258_/VSS" "_473_/VPW"
merge "_473_/VPW" "_463_/VPW"
merge "_463_/VPW" "_463_/VSS"
merge "_463_/VSS" "_392_/VPW"
merge "_392_/VPW" "_392_/VSS"
merge "_392_/VSS" "TAP_TAPCELL_ROW_4_66/VSS"
merge "TAP_TAPCELL_ROW_4_66/VSS" "output79/VSS"
merge "output79/VSS" "output82/VPW"
merge "output82/VPW" "output82/VSS"
merge "output82/VSS" "_517_/VPW"
merge "_517_/VPW" "output83/VPW"
merge "output83/VPW" "output83/VSS"
merge "output83/VSS" "_516_/VSS"
merge "_516_/VSS" "PHY_EDGE_ROW_5_Left_32/VSS"
merge "PHY_EDGE_ROW_5_Left_32/VSS" "PHY_EDGE_ROW_4_Left_31/VSS"
merge "PHY_EDGE_ROW_4_Left_31/VSS" "PHY_EDGE_ROW_3_Right_3/VSS"
merge "PHY_EDGE_ROW_3_Right_3/VSS" "PHY_EDGE_ROW_2_Right_2/VSS"
merge "PHY_EDGE_ROW_2_Right_2/VSS" "output72/VPW"
merge "output72/VPW" "output72/VSS"
merge "output72/VSS" "_382_/VSS"
merge "_382_/VSS" "TAP_TAPCELL_ROW_2_63/VSS"
merge "TAP_TAPCELL_ROW_2_63/VSS" "_530_/VPW"
merge "_530_/VPW" "_404_/VPW"
merge "_404_/VPW" "_404_/VSS"
merge "_404_/VSS" "_413_/VPW"
merge "_413_/VPW" "TAP_TAPCELL_ROW_3_65/VSS"
merge "TAP_TAPCELL_ROW_3_65/VSS" "FILLER_0_3_144/VPW"
merge "FILLER_0_3_144/VPW" "FILLER_0_3_142/VPW"
merge "FILLER_0_3_142/VPW" "output29/VPW"
merge "output29/VPW" "output29/VSS"
merge "output29/VSS" "FILLER_0_2_143/VPW"
merge "FILLER_0_2_143/VPW" "FILLER_0_2_143/VSS"
merge "FILLER_0_2_143/VSS" "FILLER_0_2_141/VPW"
merge "FILLER_0_2_141/VPW" "FILLER_0_2_141/VSS"
merge "FILLER_0_2_141/VSS" "_525_/VSS"
merge "_525_/VSS" "FILLER_0_1_148/VSS"
merge "FILLER_0_1_148/VSS" "input15/VSS"
merge "input15/VSS" "output30/VPW"
merge "output30/VPW" "output30/VSS"
merge "output30/VSS" "output28/VPW"
merge "output28/VPW" "output66/VPW"
merge "output66/VPW" "output66/VSS"
merge "output66/VSS" "_480_/VPW"
merge "_480_/VPW" "_480_/VSS"
merge "_480_/VSS" "TAP_TAPCELL_ROW_2_62/VSS"
merge "TAP_TAPCELL_ROW_2_62/VSS" "_524_/VSS"
merge "_524_/VSS" "FILLER_0_1_101/VSS"
merge "FILLER_0_1_101/VSS" "FILLER_0_1_103/VSS"
merge "FILLER_0_1_103/VSS" "_521_/VPW"
merge "_521_/VPW" "_471_/VPW"
merge "_471_/VPW" "output39/VSS"
merge "output39/VSS" "_381_/VSS"
merge "_381_/VSS" "_457_/VPW"
merge "_457_/VPW" "_273_/VPW"
merge "_273_/VPW" "TAP_TAPCELL_ROW_3_64/VSS"
merge "TAP_TAPCELL_ROW_3_64/VSS" "_522_/VPW"
merge "_522_/VPW" "_522_/VSS"
merge "_522_/VSS" "FILLER_0_1_72/VSS"
merge "FILLER_0_1_72/VSS" "FILLER_0_1_74/VSS"
merge "FILLER_0_1_74/VSS" "input14/VSS"
merge "input14/VSS" "input1/VPW"
merge "input1/VPW" "_258_/VPW"
merge "_258_/VPW" "output79/VPW"
merge "output79/VPW" "_518_/VPW"
merge "_518_/VPW" "_518_/VSS"
merge "_518_/VSS" "_407_/VPW"
merge "_407_/VPW" "_407_/VSS"
merge "_407_/VSS" "TAP_TAPCELL_ROW_2_61/VSS"
merge "TAP_TAPCELL_ROW_2_61/VSS" "_520_/VSS"
merge "_520_/VSS" "output77/VPW"
merge "output77/VPW" "output77/VSS"
merge "output77/VSS" "_390_/VSS"
merge "_390_/VSS" "output33/VSS"
merge "output33/VSS" "_516_/VPW"
merge "_516_/VPW" "output81/VPW"
merge "output81/VPW" "output81/VSS"
merge "output81/VSS" "output80/VSS"
merge "output80/VSS" "PHY_EDGE_ROW_3_Left_30/VSS"
merge "PHY_EDGE_ROW_3_Left_30/VSS" "PHY_EDGE_ROW_2_Left_29/VSS"
merge "PHY_EDGE_ROW_2_Left_29/VSS" "PHY_EDGE_ROW_1_Right_1/VSS"
merge "PHY_EDGE_ROW_1_Right_1/VSS" "PHY_EDGE_ROW_0_Right_0/VSS"
merge "PHY_EDGE_ROW_0_Right_0/VSS" "_382_/VPW"
merge "_382_/VPW" "_320_/VPW"
merge "_320_/VPW" "_320_/VSS"
merge "_320_/VSS" "output43/VPW"
merge "output43/VPW" "output43/VSS"
merge "output43/VSS" "TAP_TAPCELL_ROW_0_58/VSS"
merge "TAP_TAPCELL_ROW_0_58/VSS" "FILLER_0_0_169/VPW"
merge "FILLER_0_0_169/VPW" "FILLER_0_0_169/VSS"
merge "FILLER_0_0_169/VSS" "output42/VPW"
merge "output42/VPW" "output42/VSS"
merge "output42/VSS" "_525_/VPW"
merge "_525_/VPW" "FILLER_0_0_140/VPW"
merge "FILLER_0_0_140/VPW" "FILLER_0_0_140/VSS"
merge "FILLER_0_0_140/VSS" "FILLER_0_1_148/VPW"
merge "FILLER_0_1_148/VPW" "TAP_TAPCELL_ROW_1_60/VSS"
merge "TAP_TAPCELL_ROW_1_60/VSS" "_456_/VPW"
merge "_456_/VPW" "_456_/VSS"
merge "_456_/VSS" "input15/VPW"
merge "input15/VPW" "FILLER_0_0_134/VPW"
merge "FILLER_0_0_134/VPW" "FILLER_0_0_134/VSS"
merge "FILLER_0_0_134/VSS" "FILLER_0_0_138/VPW"
merge "FILLER_0_0_138/VPW" "FILLER_0_0_138/VSS"
merge "FILLER_0_0_138/VSS" "TAP_TAPCELL_ROW_0_57/VSS"
merge "TAP_TAPCELL_ROW_0_57/VSS" "_475_/VPW"
merge "_475_/VPW" "_475_/VSS"
merge "_475_/VSS" "_524_/VPW"
merge "_524_/VPW" "FILLER_0_0_110/VPW"
merge "FILLER_0_0_110/VPW" "FILLER_0_0_110/VSS"
merge "FILLER_0_0_110/VSS" "_383_/VPW"
merge "_383_/VPW" "_383_/VSS"
merge "_383_/VSS" "output41/VPW"
merge "output41/VPW" "output41/VSS"
merge "output41/VSS" "FILLER_0_1_103/VPW"
merge "FILLER_0_1_103/VPW" "TAP_TAPCELL_ROW_0_56/VSS"
merge "TAP_TAPCELL_ROW_0_56/VSS" "FILLER_0_1_101/VPW"
merge "FILLER_0_1_101/VPW" "output39/VPW"
merge "output39/VPW" "output40/VPW"
merge "output40/VPW" "output40/VSS"
merge "output40/VSS" "_381_/VPW"
merge "_381_/VPW" "FILLER_0_1_72/VPW"
merge "FILLER_0_1_72/VPW" "FILLER_0_1_74/VPW"
merge "FILLER_0_1_74/VPW" "TAP_TAPCELL_ROW_0_55/VSS"
merge "TAP_TAPCELL_ROW_0_55/VSS" "TAP_TAPCELL_ROW_1_59/VSS"
merge "TAP_TAPCELL_ROW_1_59/VSS" "_470_/VPW"
merge "_470_/VPW" "_470_/VSS"
merge "_470_/VSS" "input14/VPW"
merge "input14/VPW" "output38/VPW"
merge "output38/VPW" "output38/VSS"
merge "output38/VSS" "output37/VPW"
merge "output37/VPW" "output37/VSS"
merge "output37/VSS" "output36/VPW"
merge "output36/VPW" "output36/VSS"
merge "output36/VSS" "_520_/VPW"
merge "_520_/VPW" "TAP_TAPCELL_ROW_0_54/VSS"
merge "TAP_TAPCELL_ROW_0_54/VSS" "_476_/VPW"
merge "_476_/VPW" "_476_/VSS"
merge "_476_/VSS" "_390_/VPW"
merge "_390_/VPW" "output33/VPW"
merge "output33/VPW" "output35/VPW"
merge "output35/VPW" "output35/VSS"
merge "output35/VSS" "_462_/VPW"
merge "_462_/VPW" "_462_/VSS"
merge "_462_/VSS" "output31/VPW"
merge "output31/VPW" "output31/VSS"
merge "output31/VSS" "output80/VPW"
merge "output80/VPW" "PHY_EDGE_ROW_0_Left_27/VSS"
merge "PHY_EDGE_ROW_0_Left_27/VSS" "VSS"
merge "VSS" "PHY_EDGE_ROW_1_Left_28/VSS"
merge "PHY_EDGE_ROW_1_Left_28/VSS" "VSUBS"
merge "PHY_EDGE_ROW_26_Right_26/VDD" "output45/VDD" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output45/VDD" "output45/VNW"
merge "output45/VNW" "FILLER_0_26_176/VDD"
merge "FILLER_0_26_176/VDD" "TAP_TAPCELL_ROW_26_125/VDD"
merge "TAP_TAPCELL_ROW_26_125/VDD" "FILLER_0_26_176/VNW"
merge "FILLER_0_26_176/VNW" "FILLER_0_26_172/VNW"
merge "FILLER_0_26_172/VNW" "FILLER_0_26_169/VNW"
merge "FILLER_0_26_169/VNW" "FILLER_0_26_165/VNW"
merge "FILLER_0_26_165/VNW" "FILLER_0_26_172/VDD"
merge "FILLER_0_26_172/VDD" "FILLER_0_26_169/VDD"
merge "FILLER_0_26_169/VDD" "FILLER_0_26_165/VDD"
merge "FILLER_0_26_165/VDD" "input6/VDD"
merge "input6/VDD" "input6/VNW"
merge "input6/VNW" "FILLER_0_26_152/VDD"
merge "FILLER_0_26_152/VDD" "FILLER_0_26_152/VNW"
merge "FILLER_0_26_152/VNW" "input2/VNW"
merge "input2/VNW" "input2/VDD"
merge "input2/VDD" "FILLER_0_26_150/VDD"
merge "FILLER_0_26_150/VDD" "FILLER_0_26_150/VNW"
merge "FILLER_0_26_150/VNW" "FILLER_0_26_146/VDD"
merge "FILLER_0_26_146/VDD" "FILLER_0_26_146/VNW"
merge "FILLER_0_26_146/VNW" "FILLER_0_26_138/VDD"
merge "FILLER_0_26_138/VDD" "FILLER_0_26_138/VNW"
merge "FILLER_0_26_138/VNW" "FILLER_0_26_129/VDD"
merge "FILLER_0_26_129/VDD" "FILLER_0_26_129/VNW"
merge "FILLER_0_26_129/VNW" "FILLER_0_26_133/VDD"
merge "FILLER_0_26_133/VDD" "FILLER_0_26_133/VNW"
merge "FILLER_0_26_133/VNW" "FILLER_0_26_135/VDD"
merge "FILLER_0_26_135/VDD" "FILLER_0_26_135/VNW"
merge "FILLER_0_26_135/VNW" "TAP_TAPCELL_ROW_26_124/VDD"
merge "TAP_TAPCELL_ROW_26_124/VDD" "FILLER_0_26_115/VDD"
merge "FILLER_0_26_115/VDD" "FILLER_0_26_115/VNW"
merge "FILLER_0_26_115/VNW" "input4/VNW"
merge "input4/VNW" "input4/VDD"
merge "input4/VDD" "FILLER_0_26_104/VDD"
merge "FILLER_0_26_104/VDD" "FILLER_0_26_104/VNW"
merge "FILLER_0_26_104/VNW" "output26/VDD"
merge "output26/VDD" "output26/VNW"
merge "output26/VNW" "FILLER_0_26_101/VDD"
merge "FILLER_0_26_101/VDD" "TAP_TAPCELL_ROW_26_123/VDD"
merge "TAP_TAPCELL_ROW_26_123/VDD" "FILLER_0_26_101/VNW"
merge "FILLER_0_26_101/VNW" "FILLER_0_26_97/VDD"
merge "FILLER_0_26_97/VDD" "FILLER_0_26_97/VNW"
merge "FILLER_0_26_97/VNW" "output25/VDD"
merge "output25/VDD" "output25/VNW"
merge "output25/VNW" "FILLER_0_26_80/VDD"
merge "FILLER_0_26_80/VDD" "FILLER_0_26_80/VNW"
merge "FILLER_0_26_80/VNW" "FILLER_0_26_84/VNW"
merge "FILLER_0_26_84/VNW" "FILLER_0_26_86/VNW"
merge "FILLER_0_26_86/VNW" "FILLER_0_26_84/VDD"
merge "FILLER_0_26_84/VDD" "FILLER_0_26_86/VDD"
merge "FILLER_0_26_86/VDD" "FILLER_0_26_67/VDD"
merge "FILLER_0_26_67/VDD" "FILLER_0_26_67/VNW"
merge "FILLER_0_26_67/VNW" "TAP_TAPCELL_ROW_26_122/VDD"
merge "TAP_TAPCELL_ROW_26_122/VDD" "output24/VNW"
merge "output24/VNW" "output24/VDD"
merge "output24/VDD" "_437_/VDD"
merge "_437_/VDD" "_437_/VNW"
merge "_437_/VNW" "output23/VDD"
merge "output23/VDD" "output23/VNW"
merge "output23/VNW" "_223_/VDD"
merge "_223_/VDD" "_223_/VNW"
merge "_223_/VNW" "output22/VDD"
merge "output22/VDD" "output22/VNW"
merge "output22/VNW" "_466_/VDD"
merge "_466_/VDD" "_466_/VNW"
merge "_466_/VNW" "TAP_TAPCELL_ROW_26_121/VDD"
merge "TAP_TAPCELL_ROW_26_121/VDD" "output65/VDD"
merge "output65/VDD" "output65/VNW"
merge "output65/VNW" "output56/VDD"
merge "output56/VDD" "output56/VNW"
merge "output56/VNW" "PHY_EDGE_ROW_26_Left_53/VDD"
merge "PHY_EDGE_ROW_26_Left_53/VDD" "PHY_EDGE_ROW_25_Right_25/VDD"
merge "PHY_EDGE_ROW_25_Right_25/VDD" "output53/VDD"
merge "output53/VDD" "output53/VNW"
merge "output53/VNW" "output52/VDD"
merge "output52/VDD" "input5/VDD"
merge "input5/VDD" "FILLER_0_24_167/VDD"
merge "FILLER_0_24_167/VDD" "output54/VDD"
merge "output54/VDD" "output54/VNW"
merge "output54/VNW" "FILLER_0_25_162/VDD"
merge "FILLER_0_25_162/VDD" "FILLER_0_25_162/VNW"
merge "FILLER_0_25_162/VNW" "FILLER_0_25_158/VDD"
merge "FILLER_0_25_158/VDD" "FILLER_0_25_158/VNW"
merge "FILLER_0_25_158/VNW" "_478_/VDD"
merge "_478_/VDD" "_333_/VDD"
merge "_333_/VDD" "FILLER_0_24_161/VDD"
merge "FILLER_0_24_161/VDD" "TAP_TAPCELL_ROW_25_120/VDD"
merge "TAP_TAPCELL_ROW_25_120/VDD" "FILLER_0_25_142/VDD"
merge "FILLER_0_25_142/VDD" "FILLER_0_25_142/VNW"
merge "FILLER_0_25_142/VNW" "FILLER_0_25_139/VDD"
merge "FILLER_0_25_139/VDD" "FILLER_0_25_139/VNW"
merge "FILLER_0_25_139/VNW" "FILLER_0_25_131/VDD"
merge "FILLER_0_25_131/VDD" "FILLER_0_25_131/VNW"
merge "FILLER_0_25_131/VNW" "fanout91/VDD"
merge "fanout91/VDD" "fanout91/VNW"
merge "fanout91/VNW" "_510_/VDD"
merge "_510_/VDD" "_244_/VDD"
merge "_244_/VDD" "_244_/VNW"
merge "_244_/VNW" "fanout90/VDD"
merge "fanout90/VDD" "FILLER_0_24_111/VDD"
merge "FILLER_0_24_111/VDD" "FILLER_0_24_107/VDD"
merge "FILLER_0_24_107/VDD" "FILLER_0_24_101/VDD"
merge "FILLER_0_24_101/VDD" "FILLER_0_24_93/VDD"
merge "FILLER_0_24_93/VDD" "_534_/VDD"
merge "_534_/VDD" "_534_/VNW"
merge "_534_/VNW" "_236_/VDD"
merge "_236_/VDD" "_503_/VDD"
merge "_503_/VDD" "_503_/VNW"
merge "_503_/VNW" "TAP_TAPCELL_ROW_25_119/VDD"
merge "TAP_TAPCELL_ROW_25_119/VDD" "FILLER_0_25_72/VDD"
merge "FILLER_0_25_72/VDD" "FILLER_0_25_72/VNW"
merge "FILLER_0_25_72/VNW" "FILLER_0_25_66/VDD"
merge "FILLER_0_25_66/VDD" "FILLER_0_25_66/VNW"
merge "FILLER_0_25_66/VNW" "_224_/VDD"
merge "_224_/VDD" "_224_/VNW"
merge "_224_/VNW" "_511_/VDD"
merge "_511_/VDD" "_230_/VDD"
merge "_230_/VDD" "_230_/VNW"
merge "_230_/VNW" "_300_/VDD"
merge "_300_/VDD" "output21/VDD"
merge "output21/VDD" "_519_/VDD"
merge "_519_/VDD" "_519_/VNW"
merge "_519_/VNW" "_221_/VDD"
merge "_221_/VDD" "FILLER_0_24_20/VDD"
merge "FILLER_0_24_20/VDD" "FILLER_0_24_16/VDD"
merge "FILLER_0_24_16/VDD" "output64/VDD"
merge "output64/VDD" "output64/VNW"
merge "output64/VNW" "output63/VDD"
merge "output63/VDD" "PHY_EDGE_ROW_25_Left_52/VDD"
merge "PHY_EDGE_ROW_25_Left_52/VDD" "output52/VNW"
merge "output52/VNW" "PHY_EDGE_ROW_24_Right_24/VDD"
merge "PHY_EDGE_ROW_24_Right_24/VDD" "input5/VNW"
merge "input5/VNW" "TAP_TAPCELL_ROW_24_118/VDD"
merge "TAP_TAPCELL_ROW_24_118/VDD" "_478_/VNW"
merge "_478_/VNW" "FILLER_0_24_167/VNW"
merge "FILLER_0_24_167/VNW" "_333_/VNW"
merge "_333_/VNW" "FILLER_0_24_161/VNW"
merge "FILLER_0_24_161/VNW" "fanout90/VNW"
merge "fanout90/VNW" "_510_/VNW"
merge "_510_/VNW" "TAP_TAPCELL_ROW_24_117/VDD"
merge "TAP_TAPCELL_ROW_24_117/VDD" "FILLER_0_24_111/VNW"
merge "FILLER_0_24_111/VNW" "FILLER_0_24_107/VNW"
merge "FILLER_0_24_107/VNW" "_236_/VNW"
merge "_236_/VNW" "FILLER_0_24_93/VNW"
merge "FILLER_0_24_93/VNW" "FILLER_0_24_101/VNW"
merge "FILLER_0_24_101/VNW" "output21/VNW"
merge "output21/VNW" "_511_/VNW"
merge "_511_/VNW" "_300_/VNW"
merge "_300_/VNW" "output63/VNW"
merge "output63/VNW" "TAP_TAPCELL_ROW_24_116/VDD"
merge "TAP_TAPCELL_ROW_24_116/VDD" "PHY_EDGE_ROW_24_Left_51/VDD"
merge "PHY_EDGE_ROW_24_Left_51/VDD" "_221_/VNW"
merge "_221_/VNW" "FILLER_0_24_20/VNW"
merge "FILLER_0_24_20/VNW" "FILLER_0_24_16/VNW"
merge "FILLER_0_24_16/VNW" "PHY_EDGE_ROW_23_Right_23/VDD"
merge "PHY_EDGE_ROW_23_Right_23/VDD" "output50/VDD"
merge "output50/VDD" "input18/VDD"
merge "input18/VDD" "input18/VNW"
merge "input18/VNW" "FILLER_0_23_184/VDD"
merge "FILLER_0_23_184/VDD" "FILLER_0_23_184/VNW"
merge "FILLER_0_23_184/VNW" "FILLER_0_23_182/VDD"
merge "FILLER_0_23_182/VDD" "FILLER_0_23_182/VNW"
merge "FILLER_0_23_182/VNW" "output51/VDD"
merge "output51/VDD" "_388_/VDD"
merge "_388_/VDD" "_284_/VDD"
merge "_284_/VDD" "_509_/VDD"
merge "_509_/VDD" "_509_/VNW"
merge "_509_/VNW" "FILLER_0_22_143/VDD"
merge "FILLER_0_22_143/VDD" "FILLER_0_22_145/VDD"
merge "FILLER_0_22_145/VDD" "FILLER_0_23_142/VDD"
merge "FILLER_0_23_142/VDD" "FILLER_0_23_142/VNW"
merge "FILLER_0_23_142/VNW" "TAP_TAPCELL_ROW_23_115/VDD"
merge "TAP_TAPCELL_ROW_23_115/VDD" "_418_/VDD"
merge "_418_/VDD" "_418_/VNW"
merge "_418_/VNW" "_496_/VDD"
merge "_496_/VDD" "FILLER_0_23_134/VDD"
merge "FILLER_0_23_134/VDD" "FILLER_0_23_134/VNW"
merge "FILLER_0_23_134/VNW" "FILLER_0_23_138/VDD"
merge "FILLER_0_23_138/VDD" "FILLER_0_23_138/VNW"
merge "FILLER_0_23_138/VNW" "_429_/VDD"
merge "_429_/VDD" "_430_/VDD"
merge "_430_/VDD" "_430_/VNW"
merge "_430_/VNW" "FILLER_0_22_122/VDD"
merge "FILLER_0_22_122/VDD" "_321_/VDD"
merge "_321_/VDD" "_448_/VDD"
merge "_448_/VDD" "_513_/VDD"
merge "_513_/VDD" "_513_/VNW"
merge "_513_/VNW" "FILLER_0_22_98/VDD"
merge "FILLER_0_22_98/VDD" "FILLER_0_23_89/VDD"
merge "FILLER_0_23_89/VDD" "FILLER_0_23_89/VNW"
merge "FILLER_0_23_89/VNW" "_354_/VDD"
merge "_354_/VDD" "_354_/VNW"
merge "_354_/VNW" "_449_/VDD"
merge "_449_/VDD" "_234_/VDD"
merge "_234_/VDD" "_234_/VNW"
merge "_234_/VNW" "_235_/VDD"
merge "_235_/VDD" "_235_/VNW"
merge "_235_/VNW" "_502_/VDD"
merge "_502_/VDD" "TAP_TAPCELL_ROW_23_114/VDD"
merge "TAP_TAPCELL_ROW_23_114/VDD" "_232_/VDD"
merge "_232_/VDD" "_232_/VNW"
merge "_232_/VNW" "_233_/VDD"
merge "_233_/VDD" "_233_/VNW"
merge "_233_/VNW" "_431_/VDD"
merge "_431_/VDD" "FILLER_0_22_55/VDD"
merge "FILLER_0_22_55/VDD" "FILLER_0_22_59/VDD"
merge "FILLER_0_22_59/VDD" "_229_/VDD"
merge "_229_/VDD" "_229_/VNW"
merge "_229_/VNW" "_436_/VDD"
merge "_436_/VDD" "FILLER_0_22_45/VDD"
merge "FILLER_0_22_45/VDD" "_220_/VDD"
merge "_220_/VDD" "_220_/VNW"
merge "_220_/VNW" "_438_/VDD"
merge "_438_/VDD" "FILLER_0_22_30/VDD"
merge "FILLER_0_22_30/VDD" "_228_/VDD"
merge "_228_/VDD" "_465_/VDD"
merge "_465_/VDD" "output20/VDD"
merge "output20/VDD" "output20/VNW"
merge "output20/VNW" "output62/VDD"
merge "output62/VDD" "_532_/VDD"
merge "_532_/VDD" "_532_/VNW"
merge "_532_/VNW" "output61/VDD"
merge "output61/VDD" "output50/VNW"
merge "output50/VNW" "PHY_EDGE_ROW_22_Right_22/VDD"
merge "PHY_EDGE_ROW_22_Right_22/VDD" "output51/VNW"
merge "output51/VNW" "TAP_TAPCELL_ROW_22_113/VDD"
merge "TAP_TAPCELL_ROW_22_113/VDD" "_388_/VNW"
merge "_388_/VNW" "FILLER_0_22_143/VNW"
merge "FILLER_0_22_143/VNW" "FILLER_0_22_145/VNW"
merge "FILLER_0_22_145/VNW" "_284_/VNW"
merge "_284_/VNW" "_496_/VNW"
merge "_496_/VNW" "FILLER_0_22_122/VNW"
merge "FILLER_0_22_122/VNW" "_429_/VNW"
merge "_429_/VNW" "_321_/VNW"
merge "_321_/VNW" "TAP_TAPCELL_ROW_22_112/VDD"
merge "TAP_TAPCELL_ROW_22_112/VDD" "_448_/VNW"
merge "_448_/VNW" "FILLER_0_22_98/VNW"
merge "FILLER_0_22_98/VNW" "_449_/VNW"
merge "_449_/VNW" "_502_/VNW"
merge "_502_/VNW" "_431_/VNW"
merge "_431_/VNW" "FILLER_0_22_55/VNW"
merge "FILLER_0_22_55/VNW" "FILLER_0_22_59/VNW"
merge "FILLER_0_22_59/VNW" "_436_/VNW"
merge "_436_/VNW" "FILLER_0_22_45/VNW"
merge "FILLER_0_22_45/VNW" "_438_/VNW"
merge "_438_/VNW" "FILLER_0_22_30/VNW"
merge "FILLER_0_22_30/VNW" "TAP_TAPCELL_ROW_22_111/VDD"
merge "TAP_TAPCELL_ROW_22_111/VDD" "_465_/VNW"
merge "_465_/VNW" "_228_/VNW"
merge "_228_/VNW" "PHY_EDGE_ROW_22_Left_49/VDD"
merge "PHY_EDGE_ROW_22_Left_49/VDD" "output62/VNW"
merge "output62/VNW" "output61/VNW"
merge "output61/VNW" "PHY_EDGE_ROW_23_Left_50/VDD"
merge "PHY_EDGE_ROW_23_Left_50/VDD" "PHY_EDGE_ROW_21_Right_21/VDD"
merge "PHY_EDGE_ROW_21_Right_21/VDD" "PHY_EDGE_ROW_20_Right_20/VDD"
merge "PHY_EDGE_ROW_20_Right_20/VDD" "output49/VDD"
merge "output49/VDD" "output49/VNW"
merge "output49/VNW" "_497_/VDD"
merge "_497_/VDD" "_497_/VNW"
merge "_497_/VNW" "TAP_TAPCELL_ROW_20_108/VDD"
merge "TAP_TAPCELL_ROW_20_108/VDD" "FILLER_0_20_174/VNW"
merge "FILLER_0_20_174/VNW" "FILLER_0_20_172/VNW"
merge "FILLER_0_20_172/VNW" "FILLER_0_20_174/VDD"
merge "FILLER_0_20_174/VDD" "FILLER_0_20_172/VDD"
merge "FILLER_0_20_172/VDD" "_533_/VDD"
merge "_533_/VDD" "_533_/VNW"
merge "_533_/VNW" "_424_/VDD"
merge "_424_/VDD" "_424_/VNW"
merge "_424_/VNW" "_419_/VDD"
merge "_419_/VDD" "_419_/VNW"
merge "_419_/VNW" "TAP_TAPCELL_ROW_21_110/VDD"
merge "TAP_TAPCELL_ROW_21_110/VDD" "_425_/VDD"
merge "_425_/VDD" "_425_/VNW"
merge "_425_/VNW" "FILLER_0_20_148/VDD"
merge "FILLER_0_20_148/VDD" "FILLER_0_20_148/VNW"
merge "FILLER_0_20_148/VNW" "_426_/VDD"
merge "_426_/VDD" "_426_/VNW"
merge "_426_/VNW" "_369_/VDD"
merge "_369_/VDD" "_369_/VNW"
merge "_369_/VNW" "FILLER_0_21_129/VDD"
merge "FILLER_0_21_129/VDD" "FILLER_0_21_129/VNW"
merge "FILLER_0_21_129/VNW" "_370_/VDD"
merge "_370_/VDD" "_370_/VNW"
merge "_370_/VNW" "_444_/VDD"
merge "_444_/VDD" "_444_/VNW"
merge "_444_/VNW" "_318_/VDD"
merge "_318_/VDD" "_318_/VNW"
merge "_318_/VNW" "_317_/VDD"
merge "_317_/VDD" "_317_/VNW"
merge "_317_/VNW" "_366_/VDD"
merge "_366_/VDD" "_366_/VNW"
merge "_366_/VNW" "FILLER_0_21_102/VDD"
merge "FILLER_0_21_102/VDD" "FILLER_0_21_102/VNW"
merge "FILLER_0_21_102/VNW" "_316_/VDD"
merge "_316_/VDD" "_316_/VNW"
merge "_316_/VNW" "_237_/VDD"
merge "_237_/VDD" "_237_/VNW"
merge "_237_/VNW" "TAP_TAPCELL_ROW_20_107/VDD"
merge "TAP_TAPCELL_ROW_20_107/VDD" "FILLER_0_20_107/VNW"
merge "FILLER_0_20_107/VNW" "FILLER_0_20_107/VDD"
merge "FILLER_0_20_107/VDD" "FILLER_0_21_100/VDD"
merge "FILLER_0_21_100/VDD" "FILLER_0_21_100/VNW"
merge "FILLER_0_21_100/VNW" "_498_/VDD"
merge "_498_/VDD" "_498_/VNW"
merge "_498_/VNW" "_357_/VDD"
merge "_357_/VDD" "_357_/VNW"
merge "_357_/VNW" "FILLER_0_21_81/VDD"
merge "FILLER_0_21_81/VDD" "FILLER_0_21_81/VNW"
merge "FILLER_0_21_81/VNW" "FILLER_0_21_83/VDD"
merge "FILLER_0_21_83/VDD" "FILLER_0_21_83/VNW"
merge "FILLER_0_21_83/VNW" "TAP_TAPCELL_ROW_21_109/VDD"
merge "TAP_TAPCELL_ROW_21_109/VDD" "_432_/VDD"
merge "_432_/VDD" "_432_/VNW"
merge "_432_/VNW" "_435_/VDD"
merge "_435_/VDD" "_435_/VNW"
merge "_435_/VNW" "FILLER_0_21_63/VDD"
merge "FILLER_0_21_63/VDD" "FILLER_0_21_63/VNW"
merge "FILLER_0_21_63/VNW" "_231_/VDD"
merge "_231_/VDD" "_231_/VNW"
merge "_231_/VNW" "clkbuf_2_2__f_clk/VDD"
merge "clkbuf_2_2__f_clk/VDD" "clkbuf_2_2__f_clk/VNW"
merge "clkbuf_2_2__f_clk/VNW" "FILLER_0_20_53/VDD"
merge "FILLER_0_20_53/VDD" "FILLER_0_20_53/VNW"
merge "FILLER_0_20_53/VNW" "FILLER_0_20_37/VDD"
merge "FILLER_0_20_37/VDD" "FILLER_0_20_37/VNW"
merge "FILLER_0_20_37/VNW" "TAP_TAPCELL_ROW_20_106/VDD"
merge "TAP_TAPCELL_ROW_20_106/VDD" "_442_/VNW"
merge "_442_/VNW" "_442_/VDD"
merge "_442_/VDD" "FILLER_0_20_26/VDD"
merge "FILLER_0_20_26/VDD" "FILLER_0_20_28/VDD"
merge "FILLER_0_20_28/VDD" "FILLER_0_20_28/VNW"
merge "FILLER_0_20_28/VNW" "_443_/VNW"
merge "_443_/VNW" "_443_/VDD"
merge "_443_/VDD" "_512_/VDD"
merge "_512_/VDD" "_512_/VNW"
merge "_512_/VNW" "FILLER_0_21_24/VDD"
merge "FILLER_0_21_24/VDD" "FILLER_0_21_24/VNW"
merge "FILLER_0_21_24/VNW" "FILLER_0_20_22/VDD"
merge "FILLER_0_20_22/VDD" "FILLER_0_20_22/VNW"
merge "FILLER_0_20_22/VNW" "FILLER_0_20_26/VNW"
merge "FILLER_0_20_26/VNW" "input19/VDD"
merge "input19/VDD" "input19/VNW"
merge "input19/VNW" "_495_/VDD"
merge "_495_/VDD" "_495_/VNW"
merge "_495_/VNW" "_494_/VDD"
merge "_494_/VDD" "_494_/VNW"
merge "_494_/VNW" "FILLER_0_21_2/VDD"
merge "FILLER_0_21_2/VDD" "FILLER_0_21_2/VNW"
merge "FILLER_0_21_2/VNW" "output60/VDD"
merge "output60/VDD" "output60/VNW"
merge "output60/VNW" "PHY_EDGE_ROW_21_Left_48/VDD"
merge "PHY_EDGE_ROW_21_Left_48/VDD" "PHY_EDGE_ROW_20_Left_47/VDD"
merge "PHY_EDGE_ROW_20_Left_47/VDD" "PHY_EDGE_ROW_19_Right_19/VDD"
merge "PHY_EDGE_ROW_19_Right_19/VDD" "PHY_EDGE_ROW_18_Right_18/VDD"
merge "PHY_EDGE_ROW_18_Right_18/VDD" "output48/VDD"
merge "output48/VDD" "output48/VNW"
merge "output48/VNW" "fanout89/VDD"
merge "fanout89/VDD" "fanout89/VNW"
merge "fanout89/VNW" "TAP_TAPCELL_ROW_18_103/VDD"
merge "TAP_TAPCELL_ROW_18_103/VDD" "_508_/VDD"
merge "_508_/VDD" "_508_/VNW"
merge "_508_/VNW" "FILLER_0_19_156/VDD"
merge "FILLER_0_19_156/VDD" "FILLER_0_19_156/VNW"
merge "FILLER_0_19_156/VNW" "_421_/VDD"
merge "_421_/VDD" "_421_/VNW"
merge "_421_/VNW" "_323_/VDD"
merge "_323_/VDD" "_323_/VNW"
merge "_323_/VNW" "_322_/VDD"
merge "_322_/VDD" "_322_/VNW"
merge "_322_/VNW" "TAP_TAPCELL_ROW_19_105/VDD"
merge "TAP_TAPCELL_ROW_19_105/VDD" "_428_/VDD"
merge "_428_/VDD" "_428_/VNW"
merge "_428_/VNW" "clkload2/VDD"
merge "clkload2/VDD" "clkload2/VNW"
merge "clkload2/VNW" "FILLER_0_19_108/VDD"
merge "FILLER_0_19_108/VDD" "FILLER_0_19_108/VNW"
merge "FILLER_0_19_108/VNW" "FILLER_0_19_106/VDD"
merge "FILLER_0_19_106/VDD" "FILLER_0_19_106/VNW"
merge "FILLER_0_19_106/VNW" "clkbuf_2_3__f_clk/VDD"
merge "clkbuf_2_3__f_clk/VDD" "clkbuf_2_3__f_clk/VNW"
merge "clkbuf_2_3__f_clk/VNW" "TAP_TAPCELL_ROW_18_102/VDD"
merge "TAP_TAPCELL_ROW_18_102/VDD" "FILLER_0_18_107/VNW"
merge "FILLER_0_18_107/VNW" "FILLER_0_18_107/VDD"
merge "FILLER_0_18_107/VDD" "_364_/VDD"
merge "_364_/VDD" "_364_/VNW"
merge "_364_/VNW" "_340_/VDD"
merge "_340_/VDD" "_340_/VNW"
merge "_340_/VNW" "FILLER_0_18_93/VDD"
merge "FILLER_0_18_93/VDD" "FILLER_0_18_93/VNW"
merge "FILLER_0_18_93/VNW" "_349_/VDD"
merge "_349_/VDD" "_349_/VNW"
merge "_349_/VNW" "_242_/VDD"
merge "_242_/VDD" "_242_/VNW"
merge "_242_/VNW" "_241_/VDD"
merge "_241_/VDD" "_241_/VNW"
merge "_241_/VNW" "_353_/VDD"
merge "_353_/VDD" "_353_/VNW"
merge "_353_/VNW" "TAP_TAPCELL_ROW_19_104/VDD"
merge "TAP_TAPCELL_ROW_19_104/VDD" "FILLER_0_19_72/VDD"
merge "FILLER_0_19_72/VDD" "FILLER_0_19_72/VNW"
merge "FILLER_0_19_72/VNW" "FILLER_0_19_68/VDD"
merge "FILLER_0_19_68/VDD" "FILLER_0_19_68/VNW"
merge "FILLER_0_19_68/VNW" "_402_/VDD"
merge "_402_/VDD" "_402_/VNW"
merge "_402_/VNW" "_401_/VDD"
merge "_401_/VDD" "_401_/VNW"
merge "_401_/VNW" "clkload1/VDD"
merge "clkload1/VDD" "clkload1/VNW"
merge "clkload1/VNW" "_348_/VDD"
merge "_348_/VDD" "_348_/VNW"
merge "_348_/VNW" "FILLER_0_18_58/VNW"
merge "FILLER_0_18_58/VNW" "FILLER_0_18_58/VDD"
merge "FILLER_0_18_58/VDD" "FILLER_0_18_45/VDD"
merge "FILLER_0_18_45/VDD" "FILLER_0_18_45/VNW"
merge "FILLER_0_18_45/VNW" "_345_/VDD"
merge "_345_/VDD" "_345_/VNW"
merge "_345_/VNW" "FILLER_0_18_34/VDD"
merge "FILLER_0_18_34/VDD" "FILLER_0_18_34/VNW"
merge "FILLER_0_18_34/VNW" "TAP_TAPCELL_ROW_18_101/VDD"
merge "TAP_TAPCELL_ROW_18_101/VDD" "_227_/VNW"
merge "_227_/VNW" "_227_/VDD"
merge "_227_/VDD" "_493_/VDD"
merge "_493_/VDD" "_493_/VNW"
merge "_493_/VNW" "_403_/VDD"
merge "_403_/VDD" "_403_/VNW"
merge "_403_/VNW" "_225_/VDD"
merge "_225_/VDD" "_225_/VNW"
merge "_225_/VNW" "FILLER_0_19_24/VDD"
merge "FILLER_0_19_24/VDD" "FILLER_0_19_24/VNW"
merge "FILLER_0_19_24/VNW" "_505_/VDD"
merge "_505_/VDD" "_505_/VNW"
merge "_505_/VNW" "output59/VDD"
merge "output59/VDD" "output59/VNW"
merge "output59/VNW" "FILLER_0_18_2/VDD"
merge "FILLER_0_18_2/VDD" "FILLER_0_18_2/VNW"
merge "FILLER_0_18_2/VNW" "_506_/VDD"
merge "_506_/VDD" "_506_/VNW"
merge "_506_/VNW" "_507_/VNW"
merge "_507_/VNW" "_507_/VDD"
merge "_507_/VDD" "PHY_EDGE_ROW_19_Left_46/VDD"
merge "PHY_EDGE_ROW_19_Left_46/VDD" "PHY_EDGE_ROW_18_Left_45/VDD"
merge "PHY_EDGE_ROW_18_Left_45/VDD" "PHY_EDGE_ROW_16_Right_16/VDD"
merge "PHY_EDGE_ROW_16_Right_16/VDD" "PHY_EDGE_ROW_17_Right_17/VDD"
merge "PHY_EDGE_ROW_17_Right_17/VDD" "_328_/VDD"
merge "_328_/VDD" "_328_/VNW"
merge "_328_/VNW" "_335_/VDD"
merge "_335_/VDD" "_335_/VNW"
merge "_335_/VNW" "output47/VDD"
merge "output47/VDD" "output47/VNW"
merge "output47/VNW" "FILLER_0_16_173/VDD"
merge "FILLER_0_16_173/VDD" "FILLER_0_16_173/VNW"
merge "FILLER_0_16_173/VNW" "TAP_TAPCELL_ROW_16_98/VDD"
merge "TAP_TAPCELL_ROW_16_98/VDD" "_483_/VDD"
merge "_483_/VDD" "_483_/VNW"
merge "_483_/VNW" "_371_/VDD"
merge "_371_/VDD" "_371_/VNW"
merge "_371_/VNW" "_285_/VDD"
merge "_285_/VDD" "_285_/VNW"
merge "_285_/VNW" "_329_/VDD"
merge "_329_/VDD" "_329_/VNW"
merge "_329_/VNW" "_336_/VDD"
merge "_336_/VDD" "_336_/VNW"
merge "_336_/VNW" "_417_/VDD"
merge "_417_/VDD" "_417_/VNW"
merge "_417_/VNW" "FILLER_0_16_140/VDD"
merge "FILLER_0_16_140/VDD" "FILLER_0_16_140/VNW"
merge "FILLER_0_16_140/VNW" "TAP_TAPCELL_ROW_17_100/VDD"
merge "TAP_TAPCELL_ROW_17_100/VDD" "_368_/VDD"
merge "_368_/VDD" "_368_/VNW"
merge "_368_/VNW" "_386_/VDD"
merge "_386_/VDD" "_386_/VNW"
merge "_386_/VNW" "_420_/VNW"
merge "_420_/VNW" "_420_/VDD"
merge "_420_/VDD" "FILLER_0_16_132/VDD"
merge "FILLER_0_16_132/VDD" "FILLER_0_16_132/VNW"
merge "FILLER_0_16_132/VNW" "_327_/VDD"
merge "_327_/VDD" "_327_/VNW"
merge "_327_/VNW" "_365_/VDD"
merge "_365_/VDD" "_365_/VNW"
merge "_365_/VNW" "_416_/VNW"
merge "_416_/VNW" "_416_/VDD"
merge "_416_/VDD" "_251_/VDD"
merge "_251_/VDD" "_251_/VNW"
merge "_251_/VNW" "_277_/VDD"
merge "_277_/VDD" "_277_/VNW"
merge "_277_/VNW" "_363_/VDD"
merge "_363_/VDD" "_363_/VNW"
merge "_363_/VNW" "FILLER_0_16_104/VDD"
merge "FILLER_0_16_104/VDD" "FILLER_0_16_104/VNW"
merge "FILLER_0_16_104/VNW" "FILLER_0_16_107/VDD"
merge "FILLER_0_16_107/VDD" "FILLER_0_16_107/VNW"
merge "FILLER_0_16_107/VNW" "FILLER_0_16_109/VDD"
merge "FILLER_0_16_109/VDD" "FILLER_0_16_109/VNW"
merge "FILLER_0_16_109/VNW" "FILLER_0_17_105/VDD"
merge "FILLER_0_17_105/VDD" "FILLER_0_17_105/VNW"
merge "FILLER_0_17_105/VNW" "FILLER_0_17_107/VDD"
merge "FILLER_0_17_107/VDD" "FILLER_0_17_107/VNW"
merge "FILLER_0_17_107/VNW" "TAP_TAPCELL_ROW_16_97/VDD"
merge "TAP_TAPCELL_ROW_16_97/VDD" "_325_/VNW"
merge "_325_/VNW" "_326_/VNW"
merge "_326_/VNW" "_325_/VDD"
merge "_325_/VDD" "_326_/VDD"
merge "_326_/VDD" "_358_/VDD"
merge "_358_/VDD" "_358_/VNW"
merge "_358_/VNW" "_252_/VDD"
merge "_252_/VDD" "_252_/VNW"
merge "_252_/VNW" "_501_/VDD"
merge "_501_/VDD" "_501_/VNW"
merge "_501_/VNW" "FILLER_0_16_81/VDD"
merge "FILLER_0_16_81/VDD" "FILLER_0_16_81/VNW"
merge "FILLER_0_16_81/VNW" "FILLER_0_17_78/VDD"
merge "FILLER_0_17_78/VDD" "FILLER_0_17_78/VNW"
merge "FILLER_0_17_78/VNW" "_238_/VDD"
merge "_238_/VDD" "_238_/VNW"
merge "_238_/VNW" "_239_/VDD"
merge "_239_/VDD" "_239_/VNW"
merge "_239_/VNW" "_361_/VNW"
merge "_361_/VNW" "_361_/VDD"
merge "_361_/VDD" "FILLER_0_17_67/VDD"
merge "FILLER_0_17_67/VDD" "FILLER_0_17_67/VNW"
merge "FILLER_0_17_67/VNW" "FILLER_0_17_69/VDD"
merge "FILLER_0_17_69/VDD" "FILLER_0_17_69/VNW"
merge "FILLER_0_17_69/VNW" "FILLER_0_17_72/VDD"
merge "FILLER_0_17_72/VDD" "FILLER_0_17_72/VNW"
merge "FILLER_0_17_72/VNW" "TAP_TAPCELL_ROW_17_99/VDD"
merge "TAP_TAPCELL_ROW_17_99/VDD" "_304_/VDD"
merge "_304_/VDD" "_304_/VNW"
merge "_304_/VNW" "_306_/VDD"
merge "_306_/VDD" "_306_/VNW"
merge "_306_/VNW" "_350_/VDD"
merge "_350_/VDD" "_350_/VNW"
merge "_350_/VNW" "_347_/VDD"
merge "_347_/VDD" "_347_/VNW"
merge "_347_/VNW" "_464_/VDD"
merge "_464_/VDD" "_464_/VNW"
merge "_464_/VNW" "_346_/VDD"
merge "_346_/VDD" "_346_/VNW"
merge "_346_/VNW" "_472_/VDD"
merge "_472_/VDD" "_472_/VNW"
merge "_472_/VNW" "_302_/VDD"
merge "_302_/VDD" "_302_/VNW"
merge "_302_/VNW" "_301_/VDD"
merge "_301_/VDD" "_301_/VNW"
merge "_301_/VNW" "TAP_TAPCELL_ROW_16_96/VDD"
merge "TAP_TAPCELL_ROW_16_96/VDD" "FILLER_0_16_37/VNW"
merge "FILLER_0_16_37/VNW" "FILLER_0_16_37/VDD"
merge "FILLER_0_16_37/VDD" "FILLER_0_16_29/VDD"
merge "FILLER_0_16_29/VDD" "FILLER_0_16_29/VNW"
merge "FILLER_0_16_29/VNW" "FILLER_0_16_27/VDD"
merge "FILLER_0_16_27/VDD" "FILLER_0_16_27/VNW"
merge "FILLER_0_16_27/VNW" "FILLER_0_16_21/VDD"
merge "FILLER_0_16_21/VDD" "FILLER_0_16_21/VNW"
merge "FILLER_0_16_21/VNW" "_226_/VDD"
merge "_226_/VDD" "_226_/VNW"
merge "_226_/VNW" "_343_/VDD"
merge "_343_/VDD" "_343_/VNW"
merge "_343_/VNW" "_535_/VDD"
merge "_535_/VDD" "_535_/VNW"
merge "_535_/VNW" "output58/VDD"
merge "output58/VDD" "output58/VNW"
merge "output58/VNW" "PHY_EDGE_ROW_16_Left_43/VDD"
merge "PHY_EDGE_ROW_16_Left_43/VDD" "PHY_EDGE_ROW_17_Left_44/VDD"
merge "PHY_EDGE_ROW_17_Left_44/VDD" "PHY_EDGE_ROW_15_Right_15/VDD"
merge "PHY_EDGE_ROW_15_Right_15/VDD" "PHY_EDGE_ROW_14_Right_14/VDD"
merge "PHY_EDGE_ROW_14_Right_14/VDD" "output46/VDD"
merge "output46/VDD" "output46/VNW"
merge "output46/VNW" "output44/VDD"
merge "output44/VDD" "output44/VNW"
merge "output44/VNW" "_334_/VDD"
merge "_334_/VDD" "_334_/VNW"
merge "_334_/VNW" "FILLER_0_15_175/VDD"
merge "FILLER_0_15_175/VDD" "FILLER_0_15_175/VNW"
merge "FILLER_0_15_175/VNW" "_283_/VDD"
merge "_283_/VDD" "_283_/VNW"
merge "_283_/VNW" "TAP_TAPCELL_ROW_14_93/VDD"
merge "TAP_TAPCELL_ROW_14_93/VDD" "_422_/VDD"
merge "_422_/VDD" "_422_/VNW"
merge "_422_/VNW" "input8/VDD"
merge "input8/VDD" "input8/VNW"
merge "input8/VNW" "_479_/VDD"
merge "_479_/VDD" "_479_/VNW"
merge "_479_/VNW" "FILLER_0_15_142/VDD"
merge "FILLER_0_15_142/VDD" "FILLER_0_15_142/VNW"
merge "FILLER_0_15_142/VNW" "TAP_TAPCELL_ROW_15_95/VDD"
merge "TAP_TAPCELL_ROW_15_95/VDD" "_423_/VDD"
merge "_423_/VDD" "_423_/VNW"
merge "_423_/VNW" "_282_/VDD"
merge "_282_/VDD" "_282_/VNW"
merge "_282_/VNW" "FILLER_0_15_133/VDD"
merge "FILLER_0_15_133/VDD" "FILLER_0_15_133/VNW"
merge "FILLER_0_15_133/VNW" "_332_/VDD"
merge "_332_/VDD" "_332_/VNW"
merge "_332_/VNW" "_398_/VDD"
merge "_398_/VDD" "_398_/VNW"
merge "_398_/VNW" "_427_/VDD"
merge "_427_/VDD" "_427_/VNW"
merge "_427_/VNW" "_455_/VDD"
merge "_455_/VDD" "_455_/VNW"
merge "_455_/VNW" "_331_/VDD"
merge "_331_/VDD" "_331_/VNW"
merge "_331_/VNW" "FILLER_0_14_125/VDD"
merge "FILLER_0_14_125/VDD" "FILLER_0_14_125/VNW"
merge "FILLER_0_14_125/VNW" "_372_/VDD"
merge "_372_/VDD" "_372_/VNW"
merge "_372_/VNW" "_313_/VDD"
merge "_313_/VDD" "_313_/VNW"
merge "_313_/VNW" "FILLER_0_15_107/VDD"
merge "FILLER_0_15_107/VDD" "FILLER_0_15_107/VNW"
merge "FILLER_0_15_107/VNW" "_324_/VDD"
merge "_324_/VDD" "_324_/VNW"
merge "_324_/VNW" "_362_/VDD"
merge "_362_/VDD" "_362_/VNW"
merge "_362_/VNW" "_359_/VDD"
merge "_359_/VDD" "_359_/VNW"
merge "_359_/VNW" "FILLER_0_14_104/VDD"
merge "FILLER_0_14_104/VDD" "FILLER_0_14_104/VNW"
merge "FILLER_0_14_104/VNW" "TAP_TAPCELL_ROW_14_92/VDD"
merge "TAP_TAPCELL_ROW_14_92/VDD" "_254_/VNW"
merge "_254_/VNW" "_254_/VDD"
merge "_254_/VDD" "FILLER_0_14_102/VDD"
merge "FILLER_0_14_102/VDD" "FILLER_0_14_102/VNW"
merge "FILLER_0_14_102/VNW" "FILLER_0_15_91/VDD"
merge "FILLER_0_15_91/VDD" "FILLER_0_15_91/VNW"
merge "FILLER_0_15_91/VNW" "_281_/VDD"
merge "_281_/VDD" "_281_/VNW"
merge "_281_/VNW" "_310_/VDD"
merge "_310_/VDD" "_310_/VNW"
merge "_310_/VNW" "_339_/VDD"
merge "_339_/VDD" "_339_/VNW"
merge "_339_/VNW" "_307_/VDD"
merge "_307_/VDD" "_307_/VNW"
merge "_307_/VNW" "_352_/VDD"
merge "_352_/VDD" "_352_/VNW"
merge "_352_/VNW" "_351_/VDD"
merge "_351_/VDD" "_351_/VNW"
merge "_351_/VNW" "_269_/VNW"
merge "_269_/VNW" "_271_/VDD"
merge "_271_/VDD" "_269_/VDD"
merge "_269_/VDD" "FILLER_0_15_68/VDD"
merge "FILLER_0_15_68/VDD" "FILLER_0_15_68/VNW"
merge "FILLER_0_15_68/VNW" "TAP_TAPCELL_ROW_15_94/VDD"
merge "TAP_TAPCELL_ROW_15_94/VDD" "_263_/VDD"
merge "_263_/VDD" "_263_/VNW"
merge "_263_/VNW" "_305_/VDD"
merge "_305_/VDD" "_305_/VNW"
merge "_305_/VNW" "_278_/VDD"
merge "_278_/VDD" "_278_/VNW"
merge "_278_/VNW" "_271_/VNW"
merge "_271_/VNW" "FILLER_0_15_61/VDD"
merge "FILLER_0_15_61/VDD" "FILLER_0_15_61/VNW"
merge "FILLER_0_15_61/VNW" "FILLER_0_15_63/VDD"
merge "FILLER_0_15_63/VDD" "FILLER_0_15_63/VNW"
merge "FILLER_0_15_63/VNW" "_299_/VDD"
merge "_299_/VDD" "_299_/VNW"
merge "_299_/VNW" "_260_/VDD"
merge "_260_/VDD" "_260_/VNW"
merge "_260_/VNW" "FILLER_0_14_51/VDD"
merge "FILLER_0_14_51/VDD" "FILLER_0_15_48/VDD"
merge "FILLER_0_15_48/VDD" "FILLER_0_15_48/VNW"
merge "FILLER_0_15_48/VNW" "_298_/VDD"
merge "_298_/VDD" "_298_/VNW"
merge "_298_/VNW" "_294_/VDD"
merge "_294_/VDD" "_294_/VNW"
merge "_294_/VNW" "FILLER_0_14_51/VNW"
merge "FILLER_0_14_51/VNW" "_248_/VDD"
merge "_248_/VDD" "_248_/VNW"
merge "_248_/VNW" "_441_/VNW"
merge "_441_/VNW" "_441_/VDD"
merge "_441_/VDD" "FILLER_0_15_33/VDD"
merge "FILLER_0_15_33/VDD" "FILLER_0_15_33/VNW"
merge "FILLER_0_15_33/VNW" "_293_/VDD"
merge "_293_/VDD" "_293_/VNW"
merge "_293_/VNW" "FILLER_0_15_31/VDD"
merge "FILLER_0_15_31/VDD" "FILLER_0_15_31/VNW"
merge "FILLER_0_15_31/VNW" "_491_/VDD"
merge "_491_/VDD" "TAP_TAPCELL_ROW_14_91/VDD"
merge "TAP_TAPCELL_ROW_14_91/VDD" "_259_/VNW"
merge "_259_/VNW" "_259_/VDD"
merge "_259_/VDD" "_222_/VDD"
merge "_222_/VDD" "_222_/VNW"
merge "_222_/VNW" "_344_/VDD"
merge "_344_/VDD" "_344_/VNW"
merge "_344_/VNW" "_491_/VNW"
merge "_491_/VNW" "FILLER_0_14_16/VDD"
merge "FILLER_0_14_16/VDD" "FILLER_0_14_16/VNW"
merge "FILLER_0_14_16/VNW" "FILLER_0_14_18/VNW"
merge "FILLER_0_14_18/VNW" "_492_/VNW"
merge "_492_/VNW" "FILLER_0_14_18/VDD"
merge "FILLER_0_14_18/VDD" "_492_/VDD"
merge "_492_/VDD" "output57/VDD"
merge "output57/VDD" "output57/VNW"
merge "output57/VNW" "output55/VDD"
merge "output55/VDD" "output55/VNW"
merge "output55/VNW" "PHY_EDGE_ROW_15_Left_42/VDD"
merge "PHY_EDGE_ROW_15_Left_42/VDD" "PHY_EDGE_ROW_14_Left_41/VDD"
merge "PHY_EDGE_ROW_14_Left_41/VDD" "PHY_EDGE_ROW_13_Right_13/VDD"
merge "PHY_EDGE_ROW_13_Right_13/VDD" "PHY_EDGE_ROW_12_Right_12/VDD"
merge "PHY_EDGE_ROW_12_Right_12/VDD" "output67/VDD"
merge "output67/VDD" "output67/VNW"
merge "output67/VNW" "_280_/VDD"
merge "_280_/VDD" "_280_/VNW"
merge "_280_/VNW" "TAP_TAPCELL_ROW_12_88/VDD"
merge "TAP_TAPCELL_ROW_12_88/VDD" "FILLER_0_12_174/VNW"
merge "FILLER_0_12_174/VNW" "FILLER_0_12_174/VDD"
merge "FILLER_0_12_174/VDD" "_526_/VDD"
merge "_526_/VDD" "_526_/VNW"
merge "_526_/VNW" "_287_/VDD"
merge "_287_/VDD" "_287_/VNW"
merge "_287_/VNW" "_389_/VDD"
merge "_389_/VDD" "_389_/VNW"
merge "_389_/VNW" "_330_/VDD"
merge "_330_/VDD" "_330_/VNW"
merge "_330_/VNW" "TAP_TAPCELL_ROW_13_90/VDD"
merge "TAP_TAPCELL_ROW_13_90/VDD" "FILLER_0_13_139/VDD"
merge "FILLER_0_13_139/VDD" "FILLER_0_13_139/VNW"
merge "FILLER_0_13_139/VNW" "FILLER_0_12_144/VDD"
merge "FILLER_0_12_144/VDD" "FILLER_0_12_144/VNW"
merge "FILLER_0_12_144/VNW" "_288_/VNW"
merge "_288_/VNW" "_288_/VDD"
merge "_288_/VDD" "_373_/VDD"
merge "_373_/VDD" "_373_/VNW"
merge "_373_/VNW" "_289_/VDD"
merge "_289_/VDD" "_289_/VNW"
merge "_289_/VNW" "TAP_TAPCELL_ROW_12_87/VDD"
merge "TAP_TAPCELL_ROW_12_87/VDD" "_275_/VDD"
merge "_275_/VDD" "_267_/VDD"
merge "_267_/VDD" "_267_/VNW"
merge "_267_/VNW" "_275_/VNW"
merge "_275_/VNW" "_406_/VNW"
merge "_406_/VNW" "_406_/VDD"
merge "_406_/VDD" "clkbuf_0_clk/VDD"
merge "clkbuf_0_clk/VDD" "clkbuf_0_clk/VNW"
merge "clkbuf_0_clk/VNW" "_309_/VDD"
merge "_309_/VDD" "_308_/VDD"
merge "_308_/VDD" "_308_/VNW"
merge "_308_/VNW" "_309_/VNW"
merge "_309_/VNW" "_265_/VDD"
merge "_265_/VDD" "_265_/VNW"
merge "_265_/VNW" "TAP_TAPCELL_ROW_13_89/VDD"
merge "TAP_TAPCELL_ROW_13_89/VDD" "FILLER_0_13_69/VDD"
merge "FILLER_0_13_69/VDD" "FILLER_0_13_69/VNW"
merge "FILLER_0_13_69/VNW" "FILLER_0_12_73/VDD"
merge "FILLER_0_12_73/VDD" "FILLER_0_12_73/VNW"
merge "FILLER_0_12_73/VNW" "input13/VNW"
merge "input13/VNW" "input13/VDD"
merge "input13/VDD" "_303_/VDD"
merge "_303_/VDD" "_303_/VNW"
merge "_303_/VNW" "_261_/VDD"
merge "_261_/VDD" "_261_/VNW"
merge "_261_/VNW" "_240_/VDD"
merge "_240_/VDD" "_240_/VNW"
merge "_240_/VNW" "FILLER_0_12_56/VDD"
merge "FILLER_0_12_56/VDD" "FILLER_0_12_56/VNW"
merge "FILLER_0_12_56/VNW" "_262_/VDD"
merge "_262_/VDD" "_262_/VNW"
merge "_262_/VNW" "_408_/VDD"
merge "_408_/VDD" "_408_/VNW"
merge "_408_/VNW" "_440_/VDD"
merge "_440_/VDD" "_440_/VNW"
merge "_440_/VNW" "_468_/VDD"
merge "_468_/VDD" "_468_/VNW"
merge "_468_/VNW" "_439_/VDD"
merge "_439_/VDD" "_439_/VNW"
merge "_439_/VNW" "_257_/VDD"
merge "_257_/VDD" "_257_/VNW"
merge "_257_/VNW" "_451_/VDD"
merge "_451_/VDD" "_451_/VNW"
merge "_451_/VNW" "_295_/VDD"
merge "_295_/VDD" "_295_/VNW"
merge "_295_/VNW" "_341_/VDD"
merge "_341_/VDD" "TAP_TAPCELL_ROW_12_86/VDD"
merge "TAP_TAPCELL_ROW_12_86/VDD" "_458_/VNW"
merge "_458_/VNW" "_458_/VDD"
merge "_458_/VDD" "_255_/VDD"
merge "_255_/VDD" "_255_/VNW"
merge "_255_/VNW" "_341_/VNW"
merge "_341_/VNW" "_338_/VDD"
merge "_338_/VDD" "_338_/VNW"
merge "_338_/VNW" "FILLER_0_12_16/VDD"
merge "FILLER_0_12_16/VDD" "FILLER_0_12_16/VNW"
merge "FILLER_0_12_16/VNW" "_504_/VNW"
merge "_504_/VNW" "_504_/VDD"
merge "_504_/VDD" "FILLER_0_13_2/VDD"
merge "FILLER_0_13_2/VDD" "FILLER_0_13_2/VNW"
merge "FILLER_0_13_2/VNW" "_296_/VDD"
merge "_296_/VDD" "_296_/VNW"
merge "_296_/VNW" "_342_/VDD"
merge "_342_/VDD" "_342_/VNW"
merge "_342_/VNW" "output78/VDD"
merge "output78/VDD" "output78/VNW"
merge "output78/VNW" "PHY_EDGE_ROW_13_Left_40/VDD"
merge "PHY_EDGE_ROW_13_Left_40/VDD" "PHY_EDGE_ROW_12_Left_39/VDD"
merge "PHY_EDGE_ROW_12_Left_39/VDD" "PHY_EDGE_ROW_11_Right_11/VDD"
merge "PHY_EDGE_ROW_11_Right_11/VDD" "PHY_EDGE_ROW_10_Right_10/VDD"
merge "PHY_EDGE_ROW_10_Right_10/VDD" "output76/VDD"
merge "output76/VDD" "output76/VNW"
merge "output76/VNW" "TAP_TAPCELL_ROW_10_83/VDD"
merge "TAP_TAPCELL_ROW_10_83/VDD" "_529_/VDD"
merge "_529_/VDD" "_529_/VNW"
merge "_529_/VNW" "_367_/VDD"
merge "_367_/VDD" "output75/VDD"
merge "output75/VDD" "output75/VNW"
merge "output75/VNW" "_387_/VDD"
merge "_387_/VDD" "TAP_TAPCELL_ROW_11_85/VDD"
merge "TAP_TAPCELL_ROW_11_85/VDD" "_367_/VNW"
merge "_367_/VNW" "_385_/VDD"
merge "_385_/VDD" "_385_/VNW"
merge "_385_/VNW" "FILLER_0_10_149/VDD"
merge "FILLER_0_10_149/VDD" "_387_/VNW"
merge "_387_/VNW" "FILLER_0_10_149/VNW"
merge "FILLER_0_10_149/VNW" "_409_/VDD"
merge "_409_/VDD" "_409_/VNW"
merge "_409_/VNW" "_245_/VDD"
merge "_245_/VDD" "_245_/VNW"
merge "_245_/VNW" "_246_/VDD"
merge "_246_/VDD" "_246_/VNW"
merge "_246_/VNW" "FILLER_0_11_113/VDD"
merge "FILLER_0_11_113/VDD" "FILLER_0_11_113/VNW"
merge "FILLER_0_11_113/VNW" "_360_/VDD"
merge "_360_/VDD" "_360_/VNW"
merge "_360_/VNW" "_274_/VDD"
merge "_274_/VDD" "_274_/VNW"
merge "_274_/VNW" "TAP_TAPCELL_ROW_10_82/VDD"
merge "TAP_TAPCELL_ROW_10_82/VDD" "FILLER_0_10_107/VNW"
merge "FILLER_0_10_107/VNW" "FILLER_0_10_107/VDD"
merge "FILLER_0_10_107/VDD" "FILLER_0_11_97/VDD"
merge "FILLER_0_11_97/VDD" "FILLER_0_11_97/VNW"
merge "FILLER_0_11_97/VNW" "_243_/VDD"
merge "_243_/VDD" "_243_/VNW"
merge "_243_/VNW" "_266_/VDD"
merge "_266_/VDD" "_266_/VNW"
merge "_266_/VNW" "FILLER_0_10_96/VDD"
merge "FILLER_0_10_96/VDD" "FILLER_0_10_96/VNW"
merge "FILLER_0_10_96/VNW" "_270_/VDD"
merge "_270_/VDD" "_270_/VNW"
merge "_270_/VNW" "_380_/VDD"
merge "_380_/VDD" "_380_/VNW"
merge "_380_/VNW" "_356_/VDD"
merge "_356_/VDD" "_356_/VNW"
merge "_356_/VNW" "input3/VDD"
merge "input3/VDD" "input3/VNW"
merge "input3/VNW" "FILLER_0_11_72/VDD"
merge "FILLER_0_11_72/VDD" "FILLER_0_11_72/VNW"
merge "FILLER_0_11_72/VNW" "FILLER_0_11_74/VDD"
merge "FILLER_0_11_74/VDD" "FILLER_0_11_74/VNW"
merge "FILLER_0_11_74/VNW" "TAP_TAPCELL_ROW_11_84/VDD"
merge "TAP_TAPCELL_ROW_11_84/VDD" "_264_/VDD"
merge "_264_/VDD" "_264_/VNW"
merge "_264_/VNW" "_378_/VDD"
merge "_378_/VDD" "_378_/VNW"
merge "_378_/VNW" "FILLER_0_10_73/VDD"
merge "FILLER_0_10_73/VDD" "FILLER_0_10_73/VNW"
merge "FILLER_0_10_73/VNW" "_379_/VNW"
merge "_379_/VNW" "_379_/VDD"
merge "_379_/VDD" "_486_/VDD"
merge "_486_/VDD" "_486_/VNW"
merge "_486_/VNW" "_394_/VDD"
merge "_394_/VDD" "_394_/VNW"
merge "_394_/VNW" "_474_/VDD"
merge "_474_/VDD" "_474_/VNW"
merge "_474_/VNW" "FILLER_0_10_53/VDD"
merge "FILLER_0_10_53/VDD" "FILLER_0_10_53/VNW"
merge "FILLER_0_10_53/VNW" "_355_/VDD"
merge "_355_/VDD" "_355_/VNW"
merge "_355_/VNW" "_434_/VNW"
merge "_434_/VNW" "_434_/VDD"
merge "_434_/VDD" "FILLER_0_10_51/VDD"
merge "FILLER_0_10_51/VDD" "FILLER_0_11_48/VDD"
merge "FILLER_0_11_48/VDD" "FILLER_0_11_48/VNW"
merge "FILLER_0_11_48/VNW" "_459_/VDD"
merge "_459_/VDD" "_459_/VNW"
merge "_459_/VNW" "FILLER_0_11_46/VDD"
merge "FILLER_0_11_46/VDD" "FILLER_0_11_46/VNW"
merge "FILLER_0_11_46/VNW" "_460_/VDD"
merge "_460_/VDD" "_460_/VNW"
merge "_460_/VNW" "FILLER_0_10_51/VNW"
merge "FILLER_0_10_51/VNW" "_450_/VDD"
merge "_450_/VDD" "_450_/VNW"
merge "_450_/VNW" "_256_/VDD"
merge "_256_/VDD" "_256_/VNW"
merge "_256_/VNW" "FILLER_0_11_31/VDD"
merge "FILLER_0_11_31/VDD" "FILLER_0_11_31/VNW"
merge "FILLER_0_11_31/VNW" "_292_/VDD"
merge "_292_/VDD" "FILLER_0_10_37/VDD"
merge "FILLER_0_10_37/VDD" "FILLER_0_10_37/VNW"
merge "FILLER_0_10_37/VNW" "TAP_TAPCELL_ROW_10_81/VDD"
merge "TAP_TAPCELL_ROW_10_81/VDD" "_467_/VNW"
merge "_467_/VNW" "_467_/VDD"
merge "_467_/VDD" "_250_/VDD"
merge "_250_/VDD" "_286_/VDD"
merge "_286_/VDD" "_286_/VNW"
merge "_286_/VNW" "_290_/VDD"
merge "_290_/VDD" "_290_/VNW"
merge "_290_/VNW" "_292_/VNW"
merge "_292_/VNW" "_297_/VDD"
merge "_297_/VDD" "_297_/VNW"
merge "_297_/VNW" "_250_/VNW"
merge "_250_/VNW" "_291_/VDD"
merge "_291_/VDD" "_291_/VNW"
merge "_291_/VNW" "output87/VDD"
merge "output87/VDD" "output87/VNW"
merge "output87/VNW" "output86/VDD"
merge "output86/VDD" "output86/VNW"
merge "output86/VNW" "PHY_EDGE_ROW_11_Left_38/VDD"
merge "PHY_EDGE_ROW_11_Left_38/VDD" "PHY_EDGE_ROW_10_Left_37/VDD"
merge "PHY_EDGE_ROW_10_Left_37/VDD" "PHY_EDGE_ROW_9_Right_9/VDD"
merge "PHY_EDGE_ROW_9_Right_9/VDD" "output74/VDD"
merge "output74/VDD" "_527_/VDD"
merge "_527_/VDD" "_527_/VNW"
merge "_527_/VNW" "FILLER_0_9_155/VDD"
merge "FILLER_0_9_155/VDD" "FILLER_0_9_155/VNW"
merge "FILLER_0_9_155/VNW" "output68/VDD"
merge "output68/VDD" "_445_/VDD"
merge "_445_/VDD" "_445_/VNW"
merge "_445_/VNW" "TAP_TAPCELL_ROW_9_80/VDD"
merge "TAP_TAPCELL_ROW_9_80/VDD" "output34/VDD"
merge "output34/VDD" "FILLER_0_8_146/VDD"
merge "FILLER_0_8_146/VDD" "FILLER_0_8_144/VDD"
merge "FILLER_0_8_144/VDD" "_433_/VDD"
merge "_433_/VDD" "_433_/VNW"
merge "_433_/VNW" "_481_/VDD"
merge "_481_/VDD" "_414_/VDD"
merge "_414_/VDD" "_399_/VDD"
merge "_399_/VDD" "_399_/VNW"
merge "_399_/VNW" "_319_/VDD"
merge "_319_/VDD" "FILLER_0_8_117/VDD"
merge "FILLER_0_8_117/VDD" "_446_/VDD"
merge "_446_/VDD" "_446_/VNW"
merge "_446_/VNW" "_411_/VDD"
merge "_411_/VDD" "_314_/VDD"
merge "_314_/VDD" "_415_/VDD"
merge "_415_/VDD" "_415_/VNW"
merge "_415_/VNW" "_411_/VNW"
merge "_411_/VNW" "FILLER_0_9_92/VDD"
merge "FILLER_0_9_92/VDD" "FILLER_0_9_92/VNW"
merge "FILLER_0_9_92/VNW" "_500_/VDD"
merge "_500_/VDD" "_499_/VDD"
merge "_499_/VDD" "_487_/VDD"
merge "_487_/VDD" "_487_/VNW"
merge "_487_/VNW" "_268_/VDD"
merge "_268_/VDD" "_488_/VDD"
merge "_488_/VDD" "_488_/VNW"
merge "_488_/VNW" "TAP_TAPCELL_ROW_9_79/VDD"
merge "TAP_TAPCELL_ROW_9_79/VDD" "input16/VDD"
merge "input16/VDD" "_484_/VDD"
merge "_484_/VDD" "_489_/VDD"
merge "_489_/VDD" "_489_/VNW"
merge "_489_/VNW" "input12/VDD"
merge "input12/VDD" "input11/VDD"
merge "input11/VDD" "_377_/VDD"
merge "_377_/VDD" "_377_/VNW"
merge "_377_/VNW" "FILLER_0_9_39/VDD"
merge "FILLER_0_9_39/VDD" "FILLER_0_9_39/VNW"
merge "FILLER_0_9_39/VNW" "_253_/VDD"
merge "_253_/VDD" "_253_/VNW"
merge "_253_/VNW" "input10/VDD"
merge "input10/VDD" "_490_/VDD"
merge "_490_/VDD" "FILLER_0_9_32/VDD"
merge "FILLER_0_9_32/VDD" "FILLER_0_9_32/VNW"
merge "FILLER_0_9_32/VNW" "input7/VDD"
merge "input7/VDD" "input7/VNW"
merge "input7/VNW" "FILLER_0_9_30/VDD"
merge "FILLER_0_9_30/VDD" "FILLER_0_9_30/VNW"
merge "FILLER_0_9_30/VNW" "_376_/VDD"
merge "_376_/VDD" "input9/VDD"
merge "input9/VDD" "output27/VDD"
merge "output27/VDD" "output27/VNW"
merge "output27/VNW" "_337_/VDD"
merge "_337_/VDD" "_337_/VNW"
merge "_337_/VNW" "FILLER_0_8_16/VDD"
merge "FILLER_0_8_16/VDD" "_374_/VDD"
merge "_374_/VDD" "_375_/VDD"
merge "_375_/VDD" "FILLER_0_9_2/VDD"
merge "FILLER_0_9_2/VDD" "FILLER_0_9_2/VNW"
merge "FILLER_0_9_2/VNW" "_412_/VDD"
merge "_412_/VDD" "_412_/VNW"
merge "_412_/VNW" "_454_/VDD"
merge "_454_/VDD" "_454_/VNW"
merge "_454_/VNW" "output85/VDD"
merge "output85/VDD" "PHY_EDGE_ROW_9_Left_36/VDD"
merge "PHY_EDGE_ROW_9_Left_36/VDD" "output74/VNW"
merge "output74/VNW" "PHY_EDGE_ROW_8_Right_8/VDD"
merge "PHY_EDGE_ROW_8_Right_8/VDD" "output68/VNW"
merge "output68/VNW" "TAP_TAPCELL_ROW_8_78/VDD"
merge "TAP_TAPCELL_ROW_8_78/VDD" "output34/VNW"
merge "output34/VNW" "_481_/VNW"
merge "_481_/VNW" "FILLER_0_8_146/VNW"
merge "FILLER_0_8_146/VNW" "FILLER_0_8_144/VNW"
merge "FILLER_0_8_144/VNW" "_414_/VNW"
merge "_414_/VNW" "_319_/VNW"
merge "_319_/VNW" "_314_/VNW"
merge "_314_/VNW" "FILLER_0_8_117/VNW"
merge "FILLER_0_8_117/VNW" "TAP_TAPCELL_ROW_8_77/VDD"
merge "TAP_TAPCELL_ROW_8_77/VDD" "_500_/VNW"
merge "_500_/VNW" "_499_/VNW"
merge "_499_/VNW" "input16/VNW"
merge "input16/VNW" "_268_/VNW"
merge "_268_/VNW" "_484_/VNW"
merge "_484_/VNW" "input12/VNW"
merge "input12/VNW" "input11/VNW"
merge "input11/VNW" "input10/VNW"
merge "input10/VNW" "TAP_TAPCELL_ROW_8_76/VDD"
merge "TAP_TAPCELL_ROW_8_76/VDD" "_490_/VNW"
merge "_490_/VNW" "_376_/VNW"
merge "_376_/VNW" "FILLER_0_8_16/VNW"
merge "FILLER_0_8_16/VNW" "input9/VNW"
merge "input9/VNW" "_374_/VNW"
merge "_374_/VNW" "_375_/VNW"
merge "_375_/VNW" "PHY_EDGE_ROW_8_Left_35/VDD"
merge "PHY_EDGE_ROW_8_Left_35/VDD" "output85/VNW"
merge "output85/VNW" "PHY_EDGE_ROW_7_Right_7/VDD"
merge "PHY_EDGE_ROW_7_Right_7/VDD" "output73/VDD"
merge "output73/VDD" "_523_/VDD"
merge "_523_/VDD" "_523_/VNW"
merge "_523_/VNW" "output70/VDD"
merge "output70/VDD" "FILLER_0_6_160/VDD"
merge "FILLER_0_6_160/VDD" "FILLER_0_6_158/VDD"
merge "FILLER_0_6_158/VDD" "_485_/VDD"
merge "_485_/VDD" "_485_/VNW"
merge "_485_/VNW" "TAP_TAPCELL_ROW_7_75/VDD"
merge "TAP_TAPCELL_ROW_7_75/VDD" "FILLER_0_7_142/VDD"
merge "FILLER_0_7_142/VDD" "FILLER_0_7_142/VNW"
merge "FILLER_0_7_142/VNW" "_400_/VDD"
merge "_400_/VDD" "_400_/VNW"
merge "_400_/VNW" "_482_/VDD"
merge "_482_/VDD" "_482_/VNW"
merge "_482_/VNW" "clkbuf_2_1__f_clk/VDD"
merge "clkbuf_2_1__f_clk/VDD" "FILLER_0_6_107/VDD"
merge "FILLER_0_6_107/VDD" "_395_/VDD"
merge "_395_/VDD" "_311_/VDD"
merge "_311_/VDD" "clkload0/VDD"
merge "clkload0/VDD" "clkbuf_2_0__f_clk/VDD"
merge "clkbuf_2_0__f_clk/VDD" "clkbuf_2_0__f_clk/VNW"
merge "clkbuf_2_0__f_clk/VNW" "_384_/VDD"
merge "_384_/VDD" "_384_/VNW"
merge "_384_/VNW" "TAP_TAPCELL_ROW_7_74/VDD"
merge "TAP_TAPCELL_ROW_7_74/VDD" "_312_/VDD"
merge "_312_/VDD" "_312_/VNW"
merge "_312_/VNW" "_247_/VDD"
merge "_247_/VDD" "_247_/VNW"
merge "_247_/VNW" "_531_/VDD"
merge "_531_/VDD" "_453_/VDD"
merge "_453_/VDD" "_453_/VNW"
merge "_453_/VNW" "FILLER_0_6_37/VDD"
merge "FILLER_0_6_37/VDD" "_249_/VDD"
merge "_249_/VDD" "_452_/VDD"
merge "_452_/VDD" "FILLER_0_6_25/VDD"
merge "FILLER_0_6_25/VDD" "_461_/VDD"
merge "_461_/VDD" "_514_/VDD"
merge "_514_/VDD" "_514_/VNW"
merge "_514_/VNW" "output84/VDD"
merge "output84/VDD" "PHY_EDGE_ROW_7_Left_34/VDD"
merge "PHY_EDGE_ROW_7_Left_34/VDD" "output73/VNW"
merge "output73/VNW" "PHY_EDGE_ROW_6_Right_6/VDD"
merge "PHY_EDGE_ROW_6_Right_6/VDD" "output70/VNW"
merge "output70/VNW" "TAP_TAPCELL_ROW_6_73/VDD"
merge "TAP_TAPCELL_ROW_6_73/VDD" "FILLER_0_6_160/VNW"
merge "FILLER_0_6_160/VNW" "FILLER_0_6_158/VNW"
merge "FILLER_0_6_158/VNW" "clkbuf_2_1__f_clk/VNW"
merge "clkbuf_2_1__f_clk/VNW" "TAP_TAPCELL_ROW_6_72/VDD"
merge "TAP_TAPCELL_ROW_6_72/VDD" "FILLER_0_6_107/VNW"
merge "FILLER_0_6_107/VNW" "_395_/VNW"
merge "_395_/VNW" "_311_/VNW"
merge "_311_/VNW" "clkload0/VNW"
merge "clkload0/VNW" "_531_/VNW"
merge "_531_/VNW" "FILLER_0_6_37/VNW"
merge "FILLER_0_6_37/VNW" "TAP_TAPCELL_ROW_6_71/VDD"
merge "TAP_TAPCELL_ROW_6_71/VDD" "_452_/VNW"
merge "_452_/VNW" "_249_/VNW"
merge "_249_/VNW" "FILLER_0_6_25/VNW"
merge "FILLER_0_6_25/VNW" "_461_/VNW"
merge "_461_/VNW" "PHY_EDGE_ROW_6_Left_33/VDD"
merge "PHY_EDGE_ROW_6_Left_33/VDD" "output84/VNW"
merge "output84/VNW" "PHY_EDGE_ROW_5_Right_5/VDD"
merge "PHY_EDGE_ROW_5_Right_5/VDD" "PHY_EDGE_ROW_4_Right_4/VDD"
merge "PHY_EDGE_ROW_4_Right_4/VDD" "output71/VDD"
merge "output71/VDD" "output71/VNW"
merge "output71/VNW" "_477_/VDD"
merge "_477_/VDD" "_477_/VNW"
merge "_477_/VNW" "TAP_TAPCELL_ROW_4_68/VDD"
merge "TAP_TAPCELL_ROW_4_68/VDD" "_528_/VDD"
merge "_528_/VDD" "_528_/VNW"
merge "_528_/VNW" "FILLER_0_5_156/VDD"
merge "FILLER_0_5_156/VDD" "FILLER_0_5_156/VNW"
merge "FILLER_0_5_156/VNW" "_410_/VDD"
merge "_410_/VDD" "_410_/VNW"
merge "_410_/VNW" "output69/VDD"
merge "output69/VDD" "output69/VNW"
merge "output69/VNW" "TAP_TAPCELL_ROW_5_70/VDD"
merge "TAP_TAPCELL_ROW_5_70/VDD" "_447_/VDD"
merge "_447_/VDD" "_447_/VNW"
merge "_447_/VNW" "input17/VDD"
merge "input17/VDD" "input17/VNW"
merge "input17/VNW" "_391_/VDD"
merge "_391_/VDD" "_391_/VNW"
merge "_391_/VNW" "output32/VDD"
merge "output32/VDD" "output32/VNW"
merge "output32/VNW" "FILLER_0_4_118/VDD"
merge "FILLER_0_4_118/VDD" "FILLER_0_4_118/VNW"
merge "FILLER_0_4_118/VNW" "_276_/VDD"
merge "_276_/VDD" "_276_/VNW"
merge "_276_/VNW" "fanout88/VDD"
merge "fanout88/VDD" "fanout88/VNW"
merge "fanout88/VNW" "TAP_TAPCELL_ROW_4_67/VDD"
merge "TAP_TAPCELL_ROW_4_67/VDD" "FILLER_0_4_107/VNW"
merge "FILLER_0_4_107/VNW" "FILLER_0_4_107/VDD"
merge "FILLER_0_4_107/VDD" "_272_/VDD"
merge "_272_/VDD" "_272_/VNW"
merge "_272_/VNW" "_279_/VDD"
merge "_279_/VDD" "_279_/VNW"
merge "_279_/VNW" "_397_/VDD"
merge "_397_/VDD" "_397_/VNW"
merge "_397_/VNW" "_469_/VDD"
merge "_469_/VDD" "_469_/VNW"
merge "_469_/VNW" "_315_/VDD"
merge "_315_/VDD" "_315_/VNW"
merge "_315_/VNW" "FILLER_0_5_72/VDD"
merge "FILLER_0_5_72/VDD" "FILLER_0_5_72/VNW"
merge "FILLER_0_5_72/VNW" "_405_/VDD"
merge "_405_/VDD" "_405_/VNW"
merge "_405_/VNW" "TAP_TAPCELL_ROW_5_69/VDD"
merge "TAP_TAPCELL_ROW_5_69/VDD" "FILLER_0_5_59/VDD"
merge "FILLER_0_5_59/VDD" "FILLER_0_5_59/VNW"
merge "FILLER_0_5_59/VNW" "FILLER_0_5_61/VDD"
merge "FILLER_0_5_61/VDD" "FILLER_0_5_61/VNW"
merge "FILLER_0_5_61/VNW" "_393_/VDD"
merge "_393_/VDD" "_393_/VNW"
merge "_393_/VNW" "_396_/VDD"
merge "_396_/VDD" "_396_/VNW"
merge "_396_/VNW" "_515_/VDD"
merge "_515_/VDD" "_515_/VNW"
merge "_515_/VNW" "FILLER_0_4_46/VDD"
merge "FILLER_0_4_46/VDD" "FILLER_0_4_46/VNW"
merge "FILLER_0_4_46/VNW" "_473_/VDD"
merge "_473_/VDD" "_473_/VNW"
merge "_473_/VNW" "_463_/VDD"
merge "_463_/VDD" "_463_/VNW"
merge "_463_/VNW" "_392_/VDD"
merge "_392_/VDD" "_392_/VNW"
merge "_392_/VNW" "TAP_TAPCELL_ROW_4_66/VDD"
merge "TAP_TAPCELL_ROW_4_66/VDD" "output82/VDD"
merge "output82/VDD" "output82/VNW"
merge "output82/VNW" "_517_/VDD"
merge "_517_/VDD" "_517_/VNW"
merge "_517_/VNW" "output83/VDD"
merge "output83/VDD" "output83/VNW"
merge "output83/VNW" "PHY_EDGE_ROW_5_Left_32/VDD"
merge "PHY_EDGE_ROW_5_Left_32/VDD" "PHY_EDGE_ROW_4_Left_31/VDD"
merge "PHY_EDGE_ROW_4_Left_31/VDD" "PHY_EDGE_ROW_3_Right_3/VDD"
merge "PHY_EDGE_ROW_3_Right_3/VDD" "PHY_EDGE_ROW_2_Right_2/VDD"
merge "PHY_EDGE_ROW_2_Right_2/VDD" "output72/VDD"
merge "output72/VDD" "output72/VNW"
merge "output72/VNW" "TAP_TAPCELL_ROW_2_63/VDD"
merge "TAP_TAPCELL_ROW_2_63/VDD" "_530_/VDD"
merge "_530_/VDD" "_530_/VNW"
merge "_530_/VNW" "_404_/VDD"
merge "_404_/VDD" "_404_/VNW"
merge "_404_/VNW" "_413_/VDD"
merge "_413_/VDD" "_413_/VNW"
merge "_413_/VNW" "TAP_TAPCELL_ROW_3_65/VDD"
merge "TAP_TAPCELL_ROW_3_65/VDD" "FILLER_0_3_144/VDD"
merge "FILLER_0_3_144/VDD" "FILLER_0_3_144/VNW"
merge "FILLER_0_3_144/VNW" "FILLER_0_3_142/VDD"
merge "FILLER_0_3_142/VDD" "FILLER_0_3_142/VNW"
merge "FILLER_0_3_142/VNW" "output29/VDD"
merge "output29/VDD" "output29/VNW"
merge "output29/VNW" "FILLER_0_2_143/VNW"
merge "FILLER_0_2_143/VNW" "FILLER_0_2_141/VNW"
merge "FILLER_0_2_141/VNW" "FILLER_0_2_143/VDD"
merge "FILLER_0_2_143/VDD" "FILLER_0_2_141/VDD"
merge "FILLER_0_2_141/VDD" "output28/VDD"
merge "output28/VDD" "output30/VDD"
merge "output30/VDD" "output30/VNW"
merge "output30/VNW" "output28/VNW"
merge "output28/VNW" "output66/VDD"
merge "output66/VDD" "output66/VNW"
merge "output66/VNW" "_480_/VDD"
merge "_480_/VDD" "_480_/VNW"
merge "_480_/VNW" "TAP_TAPCELL_ROW_2_62/VDD"
merge "TAP_TAPCELL_ROW_2_62/VDD" "_521_/VDD"
merge "_521_/VDD" "_521_/VNW"
merge "_521_/VNW" "_471_/VDD"
merge "_471_/VDD" "_471_/VNW"
merge "_471_/VNW" "_457_/VDD"
merge "_457_/VDD" "_457_/VNW"
merge "_457_/VNW" "_273_/VDD"
merge "_273_/VDD" "_273_/VNW"
merge "_273_/VNW" "TAP_TAPCELL_ROW_3_64/VDD"
merge "TAP_TAPCELL_ROW_3_64/VDD" "_522_/VDD"
merge "_522_/VDD" "_522_/VNW"
merge "_522_/VNW" "input1/VDD"
merge "input1/VDD" "input1/VNW"
merge "input1/VNW" "_258_/VDD"
merge "_258_/VDD" "_258_/VNW"
merge "_258_/VNW" "output79/VDD"
merge "output79/VDD" "output79/VNW"
merge "output79/VNW" "_518_/VDD"
merge "_518_/VDD" "_518_/VNW"
merge "_518_/VNW" "_407_/VDD"
merge "_407_/VDD" "_407_/VNW"
merge "_407_/VNW" "TAP_TAPCELL_ROW_2_61/VDD"
merge "TAP_TAPCELL_ROW_2_61/VDD" "output77/VDD"
merge "output77/VDD" "output77/VNW"
merge "output77/VNW" "_516_/VDD"
merge "_516_/VDD" "_516_/VNW"
merge "_516_/VNW" "output81/VDD"
merge "output81/VDD" "output81/VNW"
merge "output81/VNW" "PHY_EDGE_ROW_3_Left_30/VDD"
merge "PHY_EDGE_ROW_3_Left_30/VDD" "PHY_EDGE_ROW_2_Left_29/VDD"
merge "PHY_EDGE_ROW_2_Left_29/VDD" "PHY_EDGE_ROW_1_Right_1/VDD"
merge "PHY_EDGE_ROW_1_Right_1/VDD" "PHY_EDGE_ROW_0_Right_0/VDD"
merge "PHY_EDGE_ROW_0_Right_0/VDD" "_382_/VDD"
merge "_382_/VDD" "_382_/VNW"
merge "_382_/VNW" "_320_/VDD"
merge "_320_/VDD" "_320_/VNW"
merge "_320_/VNW" "output43/VDD"
merge "output43/VDD" "output43/VNW"
merge "output43/VNW" "TAP_TAPCELL_ROW_0_58/VDD"
merge "TAP_TAPCELL_ROW_0_58/VDD" "FILLER_0_0_169/VDD"
merge "FILLER_0_0_169/VDD" "FILLER_0_0_169/VNW"
merge "FILLER_0_0_169/VNW" "output42/VDD"
merge "output42/VDD" "output42/VNW"
merge "output42/VNW" "_525_/VDD"
merge "_525_/VDD" "_525_/VNW"
merge "_525_/VNW" "FILLER_0_0_140/VDD"
merge "FILLER_0_0_140/VDD" "FILLER_0_0_140/VNW"
merge "FILLER_0_0_140/VNW" "FILLER_0_1_148/VDD"
merge "FILLER_0_1_148/VDD" "FILLER_0_1_148/VNW"
merge "FILLER_0_1_148/VNW" "TAP_TAPCELL_ROW_1_60/VDD"
merge "TAP_TAPCELL_ROW_1_60/VDD" "_456_/VNW"
merge "_456_/VNW" "input15/VNW"
merge "input15/VNW" "_456_/VDD"
merge "_456_/VDD" "input15/VDD"
merge "input15/VDD" "FILLER_0_0_134/VDD"
merge "FILLER_0_0_134/VDD" "FILLER_0_0_134/VNW"
merge "FILLER_0_0_134/VNW" "FILLER_0_0_138/VDD"
merge "FILLER_0_0_138/VDD" "FILLER_0_0_138/VNW"
merge "FILLER_0_0_138/VNW" "TAP_TAPCELL_ROW_0_57/VDD"
merge "TAP_TAPCELL_ROW_0_57/VDD" "_475_/VDD"
merge "_475_/VDD" "_475_/VNW"
merge "_475_/VNW" "_524_/VDD"
merge "_524_/VDD" "_524_/VNW"
merge "_524_/VNW" "FILLER_0_0_110/VDD"
merge "FILLER_0_0_110/VDD" "FILLER_0_0_110/VNW"
merge "FILLER_0_0_110/VNW" "_383_/VDD"
merge "_383_/VDD" "_383_/VNW"
merge "_383_/VNW" "output41/VNW"
merge "output41/VNW" "output41/VDD"
merge "output41/VDD" "FILLER_0_1_101/VDD"
merge "FILLER_0_1_101/VDD" "FILLER_0_1_103/VDD"
merge "FILLER_0_1_103/VDD" "FILLER_0_1_103/VNW"
merge "FILLER_0_1_103/VNW" "TAP_TAPCELL_ROW_0_56/VDD"
merge "TAP_TAPCELL_ROW_0_56/VDD" "FILLER_0_1_101/VNW"
merge "FILLER_0_1_101/VNW" "output39/VDD"
merge "output39/VDD" "output39/VNW"
merge "output39/VNW" "output40/VDD"
merge "output40/VDD" "output40/VNW"
merge "output40/VNW" "_381_/VDD"
merge "_381_/VDD" "_381_/VNW"
merge "_381_/VNW" "FILLER_0_1_72/VDD"
merge "FILLER_0_1_72/VDD" "FILLER_0_1_72/VNW"
merge "FILLER_0_1_72/VNW" "FILLER_0_1_74/VDD"
merge "FILLER_0_1_74/VDD" "FILLER_0_1_74/VNW"
merge "FILLER_0_1_74/VNW" "TAP_TAPCELL_ROW_0_55/VDD"
merge "TAP_TAPCELL_ROW_0_55/VDD" "TAP_TAPCELL_ROW_1_59/VDD"
merge "TAP_TAPCELL_ROW_1_59/VDD" "_470_/VDD"
merge "_470_/VDD" "_470_/VNW"
merge "_470_/VNW" "input14/VNW"
merge "input14/VNW" "output38/VNW"
merge "output38/VNW" "input14/VDD"
merge "input14/VDD" "output38/VDD"
merge "output38/VDD" "output37/VDD"
merge "output37/VDD" "output37/VNW"
merge "output37/VNW" "output36/VDD"
merge "output36/VDD" "output36/VNW"
merge "output36/VNW" "_520_/VDD"
merge "_520_/VDD" "_520_/VNW"
merge "_520_/VNW" "TAP_TAPCELL_ROW_0_54/VDD"
merge "TAP_TAPCELL_ROW_0_54/VDD" "_476_/VNW"
merge "_476_/VNW" "_476_/VDD"
merge "_476_/VDD" "_390_/VDD"
merge "_390_/VDD" "_390_/VNW"
merge "_390_/VNW" "output33/VDD"
merge "output33/VDD" "output33/VNW"
merge "output33/VNW" "output35/VNW"
merge "output35/VNW" "output35/VDD"
merge "output35/VDD" "_462_/VDD"
merge "_462_/VDD" "_462_/VNW"
merge "_462_/VNW" "output31/VNW"
merge "output31/VNW" "output80/VNW"
merge "output80/VNW" "output31/VDD"
merge "output31/VDD" "output80/VDD"
merge "output80/VDD" "PHY_EDGE_ROW_0_Left_27/VDD"
merge "PHY_EDGE_ROW_0_Left_27/VDD" "PHY_EDGE_ROW_1_Left_28/VDD"
merge "PHY_EDGE_ROW_1_Left_28/VDD" "VDD"
merge "input16/Z" "_279_/A3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_279_/A3" "net16"
merge "_423_/A3" "_427_/B1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_427_/B1" "_331_/A2"
merge "_331_/A2" "_330_/ZN"
merge "_330_/ZN" "_099_"
merge "output82/Z" "vss_p_o[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_461_/ZN" "_462_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_462_/I" "_187_"
merge "_351_/A1" "_267_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_267_/I" "_433_/A3"
merge "_433_/A3" "_379_/A1"
merge "_379_/A1" "_499_/A3"
merge "_499_/A3" "_395_/A2"
merge "_395_/A2" "_521_/Q"
merge "_521_/Q" "_469_/B2"
merge "_469_/B2" "counter\[6\]"
merge "_423_/A1" "_441_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_441_/A1" "_411_/B"
merge "_411_/B" "_461_/A2"
merge "_461_/A2" "_477_/A2"
merge "_477_/A2" "_410_/Z"
merge "_410_/Z" "_469_/A2"
merge "_469_/A2" "_471_/A2"
merge "_471_/A2" "_457_/A2"
merge "_457_/A2" "_463_/A2"
merge "_463_/A2" "_475_/A2"
merge "_475_/A2" "_148_"
merge "_424_/A3" "_425_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_425_/A2" "_423_/ZN"
merge "_423_/ZN" "_157_"
merge "_357_/A1" "_242_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_242_/A1" "_353_/A1"
merge "_353_/A1" "_361_/A1"
merge "_361_/A1" "_239_/Z"
merge "_239_/Z" "_301_/C"
merge "_301_/C" "_305_/C"
merge "_305_/C" "_308_/C"
merge "_308_/C" "_338_/A1"
merge "_338_/A1" "_296_/C"
merge "_296_/C" "_291_/C"
merge "_291_/C" "_040_"
merge "_534_/Q" "_224_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_224_/A2" "_354_/I"
merge "_354_/I" "_310_/A1"
merge "_310_/A1" "_360_/A2"
merge "_360_/A2" "_270_/A1"
merge "_270_/A1" "_314_/A2"
merge "_314_/A2" "result\[6\]"
merge "input7/Z" "_249_/A3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_249_/A3" "net7"
merge "_503_/I" "_502_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_502_/Z" "_214_"
merge "_362_/A2" "_324_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_324_/A2" "_359_/A2"
merge "_359_/A2" "_351_/A2"
merge "_351_/A2" "_289_/ZN"
merge "_289_/ZN" "_341_/A2"
merge "_341_/A2" "_355_/A2"
merge "_355_/A2" "_290_/A2"
merge "_290_/A2" "_076_"
merge "output66/Z" "vss_n_o[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_485_/B" "_484_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_484_/ZN" "_200_"
merge "_388_/ZN" "_389_/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_389_/B" "_131_"
merge "_341_/ZN" "_342_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_342_/A2" "_106_"
merge "_310_/A2" "_269_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_269_/I" "_268_/ZN"
merge "_268_/ZN" "_062_"
merge "_284_/A2" "_526_/Q" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_526_/Q" "_330_/A2"
merge "_330_/A2" "_367_/I"
merge "_367_/I" "_384_/A1"
merge "_384_/A1" "_391_/A1"
merge "_391_/A1" "_477_/A1"
merge "_477_/A1" "_404_/C"
merge "_404_/C" "counter\[11\]"
merge "_323_/I" "_322_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_322_/Z" "_094_"
merge "_231_/I" "_512_/Q" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_512_/Q" "_305_/A2"
merge "_305_/A2" "_299_/A1"
merge "_299_/A1" "_346_/A2"
merge "_346_/A2" "_260_/A1"
merge "_260_/A1" "result\[3\]"
merge "_353_/B" "_352_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_352_/ZN" "_114_"
merge "_251_/A2" "_331_/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_331_/B" "_372_/A2"
merge "_372_/A2" "_245_/ZN"
merge "_245_/ZN" "_246_/I"
merge "_246_/I" "_045_"
merge "_314_/ZN" "_315_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_315_/A2" "_089_"
merge "_318_/I" "_317_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_317_/Z" "_091_"
merge "_435_/B2" "_432_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_432_/A1" "_237_/Z"
merge "_237_/Z" "_416_/A1"
merge "_416_/A1" "_251_/A1"
merge "_251_/A1" "_238_/I"
merge "_238_/I" "_446_/A1"
merge "_446_/A1" "_488_/A1"
merge "_488_/A1" "_500_/A1"
merge "_500_/A1" "_447_/A1"
merge "_447_/A1" "_392_/A1"
merge "_392_/A1" "_038_"
merge "_306_/A2" "_305_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_305_/ZN" "_086_"
merge "_400_/B1" "_397_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_397_/ZN" "_139_"
merge "_321_/ZN" "_322_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_322_/A1" "_370_/A2"
merge "_370_/A2" "_093_"
merge "_469_/ZN" "_470_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_470_/I" "_191_"
merge "output29/Z" "en_vcm_sw_o" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_349_/A1" "_365_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_365_/A1" "_363_/A1"
merge "_363_/A1" "_340_/I"
merge "_340_/I" "_420_/A1"
merge "_420_/A1" "_422_/A1"
merge "_422_/A1" "_346_/A1"
merge "_346_/A1" "_372_/A1"
merge "_372_/A1" "_339_/Z"
merge "_339_/Z" "_481_/A1"
merge "_481_/A1" "_482_/A1"
merge "_482_/A1" "_104_"
merge "_224_/A1" "_230_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_230_/A1" "_223_/A1"
merge "_223_/A1" "_236_/A1"
merge "_236_/A1" "_233_/A1"
merge "_233_/A1" "_221_/Z"
merge "_221_/Z" "_465_/A1"
merge "_465_/A1" "_242_/A2"
merge "_242_/A2" "_227_/A1"
merge "_227_/A1" "_377_/A1"
merge "_377_/A1" "_463_/A1"
merge "_463_/A1" "_027_"
merge "_312_/ZN" "output83/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output83/I" "net83"
merge "_379_/ZN" "output39/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output39/I" "net39"
merge "_223_/A2" "_222_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_222_/ZN" "_450_/B"
merge "_450_/B" "_028_"
merge "_359_/A1" "_275_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_275_/I" "_523_/Q"
merge "_523_/Q" "_482_/A2"
merge "_482_/A2" "_391_/A4"
merge "_391_/A4" "_473_/A1"
merge "_473_/A1" "_447_/A2"
merge "_447_/A2" "_471_/A1"
merge "_471_/A1" "_381_/A1"
merge "_381_/A1" "counter\[8\]"
merge "fanout89/Z" "_529_/RN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_529_/RN" "_527_/RN"
merge "_527_/RN" "_523_/RN"
merge "_523_/RN" "_528_/RN"
merge "_528_/RN" "_530_/RN"
merge "_530_/RN" "_525_/RN"
merge "_525_/RN" "_524_/RN"
merge "_524_/RN" "net89"
merge "_304_/A2" "_350_/B1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_350_/B1" "_303_/ZN"
merge "_303_/ZN" "_085_"
merge "fanout90/Z" "_534_/RN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_534_/RN" "_519_/RN"
merge "_519_/RN" "_509_/RN"
merge "_509_/RN" "_510_/RN"
merge "_510_/RN" "_513_/RN"
merge "_513_/RN" "_511_/RN"
merge "_511_/RN" "_532_/RN"
merge "_532_/RN" "_512_/RN"
merge "_512_/RN" "_508_/RN"
merge "_508_/RN" "_535_/RN"
merge "_535_/RN" "net90"
merge "output39/Z" "vcm_o[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_259_/A2" "_492_/B2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_492_/B2" "_440_/A1"
merge "_440_/A1" "_295_/A2"
merge "_295_/A2" "_341_/A1"
merge "_341_/A1" "_376_/A1"
merge "_376_/A1" "_396_/A1"
merge "_396_/A1" "_461_/A1"
merge "_461_/A1" "_258_/Z"
merge "_258_/Z" "_463_/B2"
merge "_463_/B2" "_055_"
merge "_534_/CLK" "_519_/CLK" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_519_/CLK" "_511_/CLK"
merge "_511_/CLK" "_532_/CLK"
merge "_532_/CLK" "_512_/CLK"
merge "_512_/CLK" "clkbuf_2_2__f_clk/Z"
merge "clkbuf_2_2__f_clk/Z" "clkload1/I"
merge "clkload1/I" "_535_/CLK"
merge "_535_/CLK" "clknet_2_2__leaf_clk"
merge "_398_/ZN" "_455_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_455_/A1" "_445_/A1"
merge "_445_/A1" "_433_/A1"
merge "_433_/A1" "_399_/A1"
merge "_399_/A1" "_140_"
merge "_362_/A1" "_427_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_427_/A1" "_278_/I"
merge "_278_/I" "_445_/A3"
merge "_445_/A3" "_391_/A3"
merge "_391_/A3" "_382_/A1"
merge "_382_/A1" "_524_/Q"
merge "_524_/Q" "_475_/B2"
merge "_475_/B2" "counter\[9\]"
merge "_509_/CLK" "_513_/CLK" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_513_/CLK" "_510_/CLK"
merge "_510_/CLK" "_533_/CLK"
merge "_533_/CLK" "_508_/CLK"
merge "_508_/CLK" "clkload2/I"
merge "clkload2/I" "clkbuf_2_3__f_clk/Z"
merge "clkbuf_2_3__f_clk/Z" "_526_/CLK"
merge "_526_/CLK" "clknet_2_3__leaf_clk"
merge "_325_/B" "_301_/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_301_/B" "_305_/B"
merge "_305_/B" "_308_/B"
merge "_308_/B" "_296_/B"
merge "_296_/B" "_246_/Z"
merge "_246_/Z" "_291_/B"
merge "_291_/B" "_319_/B"
merge "_319_/B" "_314_/B"
merge "_314_/B" "_311_/B"
merge "_311_/B" "output32/I"
merge "output32/I" "net32"
merge "_427_/B2" "_324_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_324_/A1" "_281_/A2"
merge "_281_/A2" "_446_/A2"
merge "_446_/A2" "_391_/A2"
merge "_391_/A2" "_477_/B2"
merge "_477_/B2" "_525_/Q"
merge "_525_/Q" "_475_/A1"
merge "_475_/A1" "_383_/A1"
merge "_383_/A1" "counter\[10\]"
merge "_317_/A2" "_363_/B1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_363_/B1" "_277_/A2"
merge "_277_/A2" "_276_/Z"
merge "_276_/Z" "_068_"
merge "output81/Z" "vss_p_o[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_398_/I" "_287_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_287_/I" "_529_/Q"
merge "_529_/Q" "_385_/A1"
merge "_385_/A1" "_409_/A1"
merge "_409_/A1" "_245_/A1"
merge "_245_/A1" "state\[0\]"
merge "input5/I" "single_ended" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_382_/ZN" "output42/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output42/I" "net42"
merge "output59/Z" "vref_z_p_o[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_388_/A2" "_496_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_496_/A2" "_497_/A2"
merge "_497_/A2" "_387_/ZN"
merge "_387_/ZN" "_404_/B"
merge "_404_/B" "_130_"
merge "_267_/ZN" "_308_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_308_/A1" "_487_/A3"
merge "_487_/A3" "_268_/A2"
merge "_268_/A2" "_061_"
merge "_494_/S" "_493_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_493_/ZN" "_207_"
merge "_242_/B" "_241_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_241_/ZN" "_042_"
merge "_426_/A2" "_424_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_424_/A2" "_483_/A2"
merge "_483_/A2" "_417_/B"
merge "_417_/B" "_386_/A2"
merge "_386_/A2" "_389_/A2"
merge "_389_/A2" "_385_/ZN"
merge "_385_/ZN" "_415_/B"
merge "_415_/B" "_400_/A2"
merge "_400_/A2" "_129_"
merge "_298_/A1" "_260_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_260_/A2" "input10/Z"
merge "input10/Z" "net10"
merge "_352_/B2" "_351_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_351_/ZN" "_113_"
merge "_244_/Z" "_289_/A4" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_289_/A4" "_245_/A3"
merge "_245_/A3" "_044_"
merge "_489_/S" "_488_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_488_/ZN" "_203_"
merge "_288_/I" "_385_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_385_/A2" "_409_/A2"
merge "_409_/A2" "_245_/A2"
merge "_245_/A2" "_243_/ZN"
merge "_243_/ZN" "_043_"
merge "_427_/C" "_492_/C" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_492_/C" "_451_/A2"
merge "_451_/A2" "_504_/C"
merge "_504_/C" "_409_/ZN"
merge "_409_/ZN" "_446_/A4"
merge "_446_/A4" "_487_/A4"
merge "_487_/A4" "_481_/A2"
merge "_481_/A2" "_410_/I"
merge "_410_/I" "_147_"
merge "_510_/Q" "_233_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_233_/A2" "_429_/I1"
merge "_429_/I1" "_321_/I"
merge "_321_/I" "_365_/A2"
merge "_365_/A2" "_331_/A1"
merge "_331_/A1" "_280_/A1"
merge "_280_/A1" "result\[9\]"
merge "_329_/I" "_328_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_328_/Z" "_098_"
merge "output38/Z" "vcm_o[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_325_/C" "_239_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_239_/I" "_238_/Z"
merge "_238_/Z" "_331_/C"
merge "_331_/C" "_352_/A1"
merge "_352_/A1" "_360_/A1"
merge "_360_/A1" "_356_/A1"
merge "_356_/A1" "_337_/A1"
merge "_337_/A1" "_319_/C"
merge "_319_/C" "_314_/C"
merge "_314_/C" "_311_/C"
merge "_311_/C" "_039_"
merge "output41/Z" "vcm_o[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input16/I" "vcm_o_i[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output23/I" "_230_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_230_/ZN" "net23"
merge "input4/Z" "fanout91/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "fanout91/I" "net4"
merge "_297_/ZN" "output79/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output79/I" "net79"
merge "_387_/A2" "_243_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_243_/I" "_445_/A2"
merge "_445_/A2" "_433_/A2"
merge "_433_/A2" "_399_/A2"
merge "_399_/A2" "_530_/Q"
merge "_530_/Q" "_404_/A1"
merge "_404_/A1" "state\[1\]"
merge "_270_/ZN" "output72/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output72/I" "net72"
merge "_460_/ZN" "_516_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_516_/D" "_009_"
merge "_475_/ZN" "_476_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_476_/I" "_194_"
merge "_424_/ZN" "_425_/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_425_/B" "_158_"
merge "_451_/ZN" "_460_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_460_/A1" "_452_/B2"
merge "_452_/B2" "_180_"
merge "_423_/A2" "_282_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_282_/A2" "_427_/A2"
merge "_427_/A2" "_281_/ZN"
merge "_281_/ZN" "_071_"
merge "_363_/B2" "_362_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_362_/ZN" "_121_"
merge "output80/Z" "vss_p_o[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_468_/A1" "_434_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_434_/A2" "_433_/ZN"
merge "_433_/ZN" "_488_/A3"
merge "_488_/A3" "_165_"
merge "_300_/ZN" "_345_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_345_/A1" "_301_/A1"
merge "_301_/A1" "_439_/A2"
merge "_439_/A2" "_083_"
merge "_371_/A2" "_327_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_327_/ZN" "_328_/A1"
merge "_328_/A1" "_336_/A1"
merge "_336_/A1" "_097_"
merge "_375_/ZN" "output35/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output35/I" "net35"
merge "_415_/ZN" "output29/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output29/I" "net29"
merge "_412_/A1" "clkbuf_2_0__f_clk/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "clkbuf_2_0__f_clk/Z" "_514_/CLK"
merge "_514_/CLK" "_531_/CLK"
merge "_531_/CLK" "_517_/CLK"
merge "_517_/CLK" "_515_/CLK"
merge "_515_/CLK" "_516_/CLK"
merge "_516_/CLK" "_522_/CLK"
merge "_522_/CLK" "_518_/CLK"
merge "_518_/CLK" "_520_/CLK"
merge "_520_/CLK" "clknet_2_0__leaf_clk"
merge "_352_/B1" "_265_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_265_/ZN" "_266_/A2"
merge "_266_/A2" "_060_"
merge "_466_/I" "_465_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_465_/ZN" "_189_"
merge "_276_/A3" "input15/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input15/Z" "net15"
merge "output49/I" "_307_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_307_/ZN" "_309_/A1"
merge "_309_/A1" "net49"
merge "_298_/A2" "_260_/A3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_260_/A3" "_259_/ZN"
merge "_259_/ZN" "_492_/A2"
merge "_492_/A2" "_056_"
merge "output71/Z" "vss_n_o[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_349_/ZN" "_350_/C" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_350_/C" "_112_"
merge "_465_/A2" "_459_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_459_/A2" "_467_/A2"
merge "_467_/A2" "_473_/A2"
merge "_473_/A2" "_461_/B1"
merge "_461_/B1" "_469_/B1"
merge "_469_/B1" "_471_/B1"
merge "_471_/B1" "_457_/B1"
merge "_457_/B1" "_463_/B1"
merge "_463_/B1" "_456_/Z"
merge "_456_/Z" "_475_/B1"
merge "_475_/B1" "_184_"
merge "_333_/I" "_508_/Q" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_508_/Q" "_242_/A3"
merge "_242_/A3" "_285_/A1"
merge "_285_/A1" "result\[11\]"
merge "_277_/B" "_252_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_252_/Z" "_283_/B"
merge "_283_/B" "_260_/B"
merge "_260_/B" "_280_/B"
merge "_280_/B" "_262_/B"
merge "_262_/B" "_257_/B"
merge "_257_/B" "_270_/B"
merge "_270_/B" "_266_/B"
merge "_266_/B" "_274_/B"
merge "_274_/B" "_253_/B"
merge "_253_/B" "_051_"
merge "_481_/A3" "_500_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_500_/A2" "_480_/ZN"
merge "_480_/ZN" "_196_"
merge "_235_/A1" "_232_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_232_/A1" "_229_/A1"
merge "_229_/A1" "_220_/Z"
merge "_220_/Z" "_221_/I"
merge "_221_/I" "_432_/A2"
merge "_432_/A2" "_241_/A1"
merge "_241_/A1" "_226_/A1"
merge "_226_/A1" "_491_/A2"
merge "_491_/A2" "_261_/A2"
merge "_261_/A2" "_396_/A3"
merge "_396_/A3" "_026_"
merge "_338_/B" "_337_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_337_/ZN" "_103_"
merge "output54/Z" "vref_z_n_o[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output37/Z" "vcm_o[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output34/Z" "vcm_o[10]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input6/I" "start" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_430_/I" "_429_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_429_/Z" "_162_"
merge "output65/I" "_370_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_370_/ZN" "net65"
merge "_450_/ZN" "_453_/I0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_453_/I0" "_179_"
merge "_373_/Z" "_380_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_380_/A2" "_379_/A2"
merge "_379_/A2" "_378_/A2"
merge "_378_/A2" "_377_/A2"
merge "_377_/A2" "_376_/A2"
merge "_376_/A2" "_375_/A2"
merge "_375_/A2" "_374_/A2"
merge "_374_/A2" "_381_/A2"
merge "_381_/A2" "_382_/A2"
merge "_382_/A2" "_383_/A2"
merge "_383_/A2" "_128_"
merge "_230_/A2" "_513_/Q" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_513_/Q" "_316_/I"
merge "_316_/I" "_363_/A2"
merge "_363_/A2" "_325_/A1"
merge "_325_/A1" "_277_/A1"
merge "_277_/A1" "result\[8\]"
merge "output79/Z" "vss_p_o[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_492_/A1" "_451_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_451_/A1" "_255_/A2"
merge "_255_/A2" "_504_/B2"
merge "_504_/B2" "_290_/A1"
merge "_290_/A1" "_375_/A1"
merge "_375_/A1" "_396_/A2"
merge "_396_/A2" "_517_/Q"
merge "_517_/Q" "_461_/B2"
merge "_461_/B2" "counter\[2\]"
merge "_442_/Z" "_443_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_443_/I" "_173_"
merge "_368_/A2" "_348_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_348_/A2" "_345_/A2"
merge "_345_/A2" "_285_/B"
merge "_285_/B" "_336_/A2"
merge "_336_/A2" "_251_/ZN"
merge "_251_/ZN" "_252_/I"
merge "_252_/I" "_050_"
merge "_284_/A1" "_254_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_254_/ZN" "_281_/A1"
merge "_281_/A1" "_339_/I"
merge "_339_/I" "_259_/A1"
merge "_259_/A1" "_289_/A3"
merge "_289_/A3" "_261_/A1"
merge "_261_/A1" "_255_/A1"
merge "_255_/A1" "_052_"
merge "_361_/B" "_360_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_360_/ZN" "_120_"
merge "_512_/D" "_443_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_443_/Z" "_005_"
merge "_406_/Z" "output28/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output28/I" "net28"
merge "_439_/A1" "_264_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_264_/A1" "_499_/A1"
merge "_499_/A1" "_487_/A1"
merge "_487_/A1" "_268_/A1"
merge "_268_/A1" "_247_/Z"
merge "_247_/Z" "_276_/A1"
merge "_276_/A1" "_272_/A1"
merge "_272_/A1" "_249_/A1"
merge "_249_/A1" "_279_/A1"
merge "_279_/A1" "_407_/A1"
merge "_407_/A1" "_046_"
merge "_437_/Z" "_511_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_511_/D" "_004_"
merge "_344_/B" "_342_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_342_/ZN" "_107_"
merge "_464_/I" "_463_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_463_/ZN" "_188_"
merge "input5/Z" "_496_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_496_/A1" "net5"
merge "_333_/ZN" "_421_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_421_/A1" "_334_/A1"
merge "_334_/A1" "_101_"
merge "_309_/A2" "_308_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_308_/ZN" "_087_"
merge "_426_/ZN" "_428_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_428_/A1" "_493_/A1"
merge "_493_/A1" "_505_/A1"
merge "_505_/A1" "_159_"
merge "output64/Z" "vref_z_p_o[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_365_/B2" "_325_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_325_/A2" "_324_/ZN"
merge "_324_/ZN" "_095_"
merge "_348_/ZN" "_350_/B2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_350_/B2" "_111_"
merge "_481_/Z" "_485_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_485_/A1" "_484_/A1"
merge "_484_/A1" "_197_"
merge "clkbuf_0_clk/I" "clk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output84/I" "_315_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_315_/ZN" "net84"
merge "_306_/ZN" "output81/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output81/I" "net81"
merge "_495_/I" "_494_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_494_/Z" "_208_"
merge "_444_/B" "_366_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_366_/A2" "_316_/ZN"
merge "_316_/ZN" "_317_/A1"
merge "_317_/A1" "_090_"
merge "_507_/Z" "_535_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_535_/D" "_025_"
merge "_529_/CLK" "_527_/CLK" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_527_/CLK" "_523_/CLK"
merge "_523_/CLK" "_528_/CLK"
merge "_528_/CLK" "clkbuf_2_1__f_clk/Z"
merge "clkbuf_2_1__f_clk/Z" "clkload0/I"
merge "clkload0/I" "_530_/CLK"
merge "_530_/CLK" "_521_/CLK"
merge "_521_/CLK" "_525_/CLK"
merge "_525_/CLK" "_524_/CLK"
merge "_524_/CLK" "clknet_2_1__leaf_clk"
merge "_248_/I" "_504_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_504_/A1" "_459_/A1"
merge "_459_/A1" "_374_/A1"
merge "_374_/A1" "_395_/A3"
merge "_395_/A3" "_457_/A1"
merge "_457_/A1" "_516_/Q"
merge "_516_/Q" "counter\[1\]"
merge "_393_/A2" "_515_/Q" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_515_/Q" "_457_/B2"
merge "_457_/B2" "_392_/A2"
merge "_392_/A2" "counter\[0\]"
merge "output53/Z" "vref_z_n_o[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_468_/ZN" "_520_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_520_/D" "_013_"
merge "output36/Z" "vcm_o[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output27/Z" "en_comp" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_458_/ZN" "_515_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_515_/D" "_008_"
merge "_347_/ZN" "output58/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output58/I" "net58"
merge "_418_/I" "_448_/I1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_448_/I1" "_502_/I1"
merge "_502_/I1" "_436_/I0"
merge "_436_/I0" "_442_/I0"
merge "_442_/I0" "_489_/I1"
merge "_489_/I1" "_484_/B"
merge "_484_/B" "_453_/I1"
merge "_453_/I1" "input1/Z"
merge "input1/Z" "net1"
merge "_511_/Q" "_234_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_234_/I" "_349_/A2"
merge "_349_/A2" "_304_/A1"
merge "_304_/A1" "_352_/A2"
merge "_352_/A2" "_308_/A2"
merge "_308_/A2" "_262_/A1"
merge "_262_/A1" "result\[4\]"
merge "output77/Z" "vss_p_o[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_271_/ZN" "_499_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_499_/A2" "_272_/A2"
merge "_272_/A2" "_311_/A1"
merge "_311_/A1" "_064_"
merge "_509_/Q" "_236_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_236_/A2" "_369_/A2"
merge "_369_/A2" "_424_/A1"
merge "_424_/A1" "_327_/I"
merge "_327_/I" "_283_/A1"
merge "_283_/A1" "result\[10\]"
merge "_446_/ZN" "_447_/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_447_/B" "_176_"
merge "_454_/I" "_453_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_453_/Z" "_182_"
merge "_357_/B" "_356_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_356_/ZN" "_117_"
merge "_474_/ZN" "_523_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_523_/D" "_016_"
merge "_380_/ZN" "output40/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output40/I" "net40"
merge "_493_/A2" "_492_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_492_/ZN" "_206_"
merge "_347_/C" "_346_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_346_/ZN" "_110_"
merge "output57/Z" "vref_z_p_o[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_260_/ZN" "output69/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output69/I" "net69"
merge "_353_/A2" "_241_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_241_/A2" "_240_/ZN"
merge "_240_/ZN" "_486_/B"
merge "_486_/B" "_041_"
merge "_448_/Z" "_449_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_449_/I" "_178_"
merge "_485_/A2" "_482_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_482_/ZN" "_484_/A2"
merge "_484_/A2" "_198_"
merge "_483_/A1" "_358_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_358_/I" "_227_/A2"
merge "_227_/A2" "_313_/A1"
merge "_313_/A1" "_274_/A1"
merge "_274_/A1" "_527_/Q"
merge "_527_/Q" "_319_/A2"
merge "_319_/A2" "result\[7\]"
merge "_464_/ZN" "_518_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_518_/D" "_011_"
merge "output26/I" "_242_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_242_/ZN" "net26"
merge "_222_/I" "_291_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_291_/A1" "_337_/A2"
merge "_337_/A2" "_514_/Q"
merge "_514_/Q" "result\[0\]"
merge "_534_/D" "_503_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_503_/Z" "_024_"
merge "output24/I" "_233_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_233_/ZN" "net24"
merge "output52/Z" "vref_z_n_o[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_370_/B" "_368_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_368_/ZN" "_125_"
merge "_472_/ZN" "_522_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_522_/D" "_015_"
merge "output35/Z" "vcm_o[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_533_/Q" "_237_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_237_/I" "_254_/I"
merge "_254_/I" "_491_/A1"
merge "_491_/A1" "_330_/A1"
merge "_330_/A1" "_295_/A1"
merge "_295_/A1" "_247_/I"
merge "_247_/I" "_393_/A1"
merge "_393_/A1" "single_ended_reg"
merge "_224_/ZN" "output21/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output21/I" "net21"
merge "_454_/Z" "_514_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_514_/D" "_007_"
merge "_369_/A1" "_366_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_366_/A1" "_497_/A1"
merge "_497_/A1" "_370_/A1"
merge "_370_/A1" "_364_/A1"
merge "_364_/A1" "_371_/A1"
merge "_371_/A1" "_340_/Z"
merge "_340_/Z" "_347_/A1"
merge "_347_/A1" "_350_/A1"
merge "_350_/A1" "_343_/A1"
merge "_343_/A1" "_344_/A1"
merge "_344_/A1" "_105_"
merge "_490_/Z" "_531_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_531_/D" "_021_"
merge "_474_/A1" "_445_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_445_/ZN" "_482_/A3"
merge "_482_/A3" "_447_/A3"
merge "_447_/A3" "_175_"
merge "input14/I" "vcm_o_i[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_401_/A1" "_348_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_348_/A1" "_263_/ZN"
merge "_263_/ZN" "_305_/A1"
merge "_305_/A1" "_264_/A2"
merge "_264_/A2" "_058_"
merge "_428_/A2" "_427_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_427_/ZN" "_160_"
merge "_479_/ZN" "_526_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_526_/D" "_019_"
merge "_262_/ZN" "output70/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output70/I" "net70"
merge "_418_/ZN" "_419_/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_419_/B" "_425_/A1"
merge "_425_/A1" "_153_"
merge "output87/Z" "vss_p_o[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_271_/I" "_380_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_380_/A1" "_487_/A2"
merge "_487_/A2" "_355_/A1"
merge "_355_/A1" "_395_/A1"
merge "_395_/A1" "_469_/A1"
merge "_469_/A1" "_471_/B2"
merge "_471_/B2" "_480_/A2"
merge "_480_/A2" "_522_/Q"
merge "_522_/Q" "counter\[7\]"
merge "_272_/A3" "input14/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input14/Z" "net14"
merge "_459_/ZN" "_460_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_460_/A2" "_186_"
merge "_374_/ZN" "output33/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output33/I" "net33"
merge "_438_/ZN" "_442_/I1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_442_/I1" "_169_"
merge "input13/Z" "_268_/A3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_268_/A3" "net13"
merge "_368_/B" "_328_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_328_/A2" "_283_/A2"
merge "_283_/A2" "_282_/Z"
merge "_282_/Z" "_072_"
merge "_533_/D" "_497_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_497_/ZN" "_023_"
merge "input17/I" "vcm_o_i[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output51/Z" "vref_z_n_o[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_369_/ZN" "_370_/C" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_370_/C" "_126_"
merge "output33/Z" "vcm_o[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_389_/ZN" "_529_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_529_/D" "_218_"
merge "_372_/ZN" "_373_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_373_/I" "_384_/A2"
merge "_384_/A2" "_127_"
merge "_263_/I" "_439_/A3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_439_/A3" "_378_/A1"
merge "_378_/A1" "_434_/A1"
merge "_434_/A1" "_467_/A1"
merge "_467_/A1" "_488_/A2"
merge "_488_/A2" "_396_/A4"
merge "_396_/A4" "_520_/Q"
merge "_520_/Q" "counter\[5\]"
merge "_322_/A2" "_365_/B1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_365_/B1" "_280_/A2"
merge "_280_/A2" "_279_/Z"
merge "_279_/Z" "_070_"
merge "_513_/D" "_449_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_449_/Z" "_006_"
merge "_400_/A1" "_390_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_390_/ZN" "_132_"
merge "_429_/I0" "_419_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_419_/ZN" "_494_/I0"
merge "_494_/I0" "_506_/I0"
merge "_506_/I0" "_420_/A3"
merge "_420_/A3" "_154_"
merge "output41/I" "_381_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_381_/ZN" "net41"
merge "_354_/ZN" "_498_/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_498_/B" "_357_/A2"
merge "_357_/A2" "_115_"
merge "output32/Z" "vcm_dummy_o" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input4/I" "rst_z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_229_/A2" "_228_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_228_/ZN" "_347_/A2"
merge "_347_/A2" "_293_/A1"
merge "_293_/A1" "_032_"
merge "_514_/RN" "_531_/RN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_531_/RN" "_405_/A1"
merge "_405_/A1" "_517_/RN"
merge "_517_/RN" "_521_/RN"
merge "_521_/RN" "fanout88/Z"
merge "fanout88/Z" "_515_/RN"
merge "_515_/RN" "_516_/RN"
merge "_516_/RN" "_522_/RN"
merge "_522_/RN" "_518_/RN"
merge "_518_/RN" "_520_/RN"
merge "_520_/RN" "net88"
merge "_519_/Q" "_300_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_300_/I" "_220_/I"
merge "_220_/I" "counter\[4\]"
merge "_364_/B" "_363_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_363_/ZN" "_122_"
merge "output63/I" "_364_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_364_/ZN" "net63"
merge "_505_/ZN" "_506_/S" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_506_/S" "_216_"
merge "_345_/ZN" "_347_/B2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_347_/B2" "_109_"
merge "_307_/A1" "_240_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_240_/I" "_266_/A1"
merge "_266_/A1" "_356_/A2"
merge "_356_/A2" "_311_/A2"
merge "_311_/A2" "_531_/Q"
merge "_531_/Q" "result\[5\]"
merge "_532_/Q" "_228_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_228_/I" "_494_/I1"
merge "_494_/I1" "_301_/A2"
merge "_301_/A2" "_343_/A2"
merge "_343_/A2" "_257_/A1"
merge "_257_/A1" "result\[2\]"
merge "_336_/ZN" "output78/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output78/I" "net78"
merge "_419_/A1" "_444_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_444_/A1" "_498_/A1"
merge "_498_/A1" "_431_/A1"
merge "_431_/A1" "_438_/A1"
merge "_438_/A1" "_479_/A1"
merge "_479_/A1" "_287_/Z"
merge "_287_/Z" "_289_/A1"
merge "_289_/A1" "_387_/A1"
merge "_387_/A1" "_486_/A1"
merge "_486_/A1" "_450_/A1"
merge "_450_/A1" "_074_"
merge "_458_/I" "_457_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_457_/ZN" "_185_"
merge "input2/Z" "_411_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_411_/A1" "_405_/A2"
merge "_405_/A2" "_413_/A1"
merge "_413_/A1" "net2"
merge "_309_/ZN" "output82/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output82/I" "net82"
merge "_386_/A1" "_389_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_389_/A1" "_528_/Q"
merge "_528_/Q" "_390_/I"
merge "_390_/I" "counter_sample"
merge "_437_/I" "_436_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_436_/Z" "_168_"
merge "_403_/I" "input3/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input3/Z" "net3"
merge "output62/Z" "vref_z_p_o[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_532_/D" "_495_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_495_/Z" "_022_"
merge "output50/Z" "vref_z_n_o[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_302_/ZN" "output80/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output80/I" "net80"
merge "fanout91/Z" "fanout90/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "fanout90/I" "_533_/RN"
merge "_533_/RN" "fanout89/I"
merge "fanout89/I" "_526_/RN"
merge "_526_/RN" "fanout88/I"
merge "fanout88/I" "net91"
merge "output25/Z" "data[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_293_/A2" "_257_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_257_/A2" "_342_/A1"
merge "_342_/A1" "_256_/Z"
merge "_256_/Z" "_054_"
merge "output56/I" "_371_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_371_/ZN" "net56"
merge "_290_/ZN" "_291_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_291_/A2" "_337_/B2"
merge "_337_/B2" "_077_"
merge "_406_/I" "_405_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_405_/Z" "_144_"
merge "_408_/A1" "_394_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_394_/A2" "_393_/Z"
merge "_393_/Z" "_452_/A3"
merge "_452_/A3" "_413_/A2"
merge "_413_/A2" "_135_"
merge "_313_/A2" "_272_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_272_/ZN" "_273_/I"
merge "_273_/I" "_065_"
merge "_421_/A2" "_417_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_417_/ZN" "_420_/A2"
merge "_420_/A2" "_152_"
merge "input3/I" "en_vcm_sw_o_i" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_408_/ZN" "_411_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_411_/A2" "_415_/A2"
merge "_415_/A2" "_146_"
merge "output25/I" "_236_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_236_/ZN" "net25"
merge "_435_/ZN" "_436_/S" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_436_/S" "_167_"
merge "output22/I" "_227_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_227_/ZN" "net22"
merge "output52/I" "_318_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_318_/Z" "_320_/A1"
merge "_320_/A1" "net52"
merge "_466_/ZN" "_519_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_519_/D" "_012_"
merge "output55/Z" "vref_z_p_o[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input15/I" "vcm_o_i[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output49/Z" "vref_z_n_o[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "clkbuf_2_2__f_clk/I" "clkbuf_2_3__f_clk/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "clkbuf_2_3__f_clk/I" "clkbuf_0_clk/Z"
merge "clkbuf_0_clk/Z" "clkbuf_2_0__f_clk/I"
merge "clkbuf_2_0__f_clk/I" "clkbuf_2_1__f_clk/I"
merge "clkbuf_2_1__f_clk/I" "clknet_0_clk"
merge "_400_/ZN" "_530_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_530_/D" "_219_"
merge "output47/I" "_299_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_299_/ZN" "_302_/A1"
merge "_302_/A1" "net47"
merge "_326_/ZN" "output86/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output86/I" "net86"
merge "output31/Z" "sample_o" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_414_/I" "_413_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_413_/Z" "_150_"
merge "_440_/B" "_439_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_439_/ZN" "_170_"
merge "input12/I" "vcm_o_i[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output85/Z" "vss_p_o[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_455_/ZN" "_477_/B1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_477_/B1" "_456_/I"
merge "_456_/I" "_183_"
merge "_488_/B" "_487_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_487_/ZN" "_202_"
merge "_506_/Z" "_507_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_507_/I" "_217_"
merge "_435_/B1" "_434_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_434_/ZN" "_166_"
merge "_489_/Z" "_490_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_490_/I" "_204_"
merge "_404_/ZN" "output31/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output31/I" "net31"
merge "_319_/ZN" "_320_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_320_/A2" "_092_"
merge "output48/Z" "vref_z_n_o[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_527_/D" "_485_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_485_/ZN" "_020_"
merge "_303_/A1" "_262_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_262_/A2" "input11/Z"
merge "input11/Z" "net11"
merge "_411_/ZN" "_412_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_412_/A2" "_149_"
merge "_301_/ZN" "_302_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_302_/A2" "_084_"
merge "output34/I" "_384_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_384_/ZN" "net34"
merge "_510_/D" "_430_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_430_/Z" "_003_"
merge "_225_/I" "_535_/Q" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_535_/Q" "_506_/I1"
merge "_506_/I1" "_296_/A1"
merge "_296_/A1" "_286_/A1"
merge "_286_/A1" "_253_/A1"
merge "_253_/A1" "result\[1\]"
merge "_353_/ZN" "output60/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output60/I" "net60"
merge "_250_/I" "_286_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_286_/A2" "_249_/ZN"
merge "_249_/ZN" "_048_"
merge "_266_/ZN" "output71/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output71/I" "net71"
merge "output64/I" "_366_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_366_/ZN" "net64"
merge "_357_/ZN" "output61/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output61/I" "net61"
merge "_335_/I" "_334_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_334_/Z" "_102_"
merge "_505_/A2" "_504_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_504_/ZN" "_215_"
merge "output30/Z" "offset_cal_cycle" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input2/I" "en_offset_cal" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output78/Z" "vss_p_o[10]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_325_/ZN" "_326_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_326_/A2" "_096_"
merge "input13/I" "vcm_o_i[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output47/Z" "vref_z_n_o[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_293_/Z" "_294_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_294_/I" "_079_"
merge "output60/Z" "vref_z_p_o[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_509_/D" "_425_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_425_/ZN" "_002_"
merge "_295_/ZN" "_296_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_296_/A2" "_504_/B1"
merge "_504_/B1" "_080_"
merge "output50/I" "_310_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_310_/ZN" "_312_/A1"
merge "_312_/A1" "net50"
merge "_419_/A2" "_444_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_444_/A2" "_498_/A2"
merge "_498_/A2" "_431_/A2"
merge "_431_/A2" "_438_/A2"
merge "_438_/A2" "_479_/B"
merge "_479_/B" "_455_/A2"
merge "_455_/A2" "_288_/Z"
merge "_288_/Z" "_289_/A2"
merge "_289_/A2" "_486_/A2"
merge "_486_/A2" "_450_/A2"
merge "_450_/A2" "_075_"
merge "_441_/A2" "_440_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_440_/ZN" "_171_"
merge "_284_/ZN" "_285_/A3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_285_/A3" "_334_/A3"
merge "_334_/A3" "_073_"
merge "_275_/ZN" "_314_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_314_/A1" "_276_/A2"
merge "_276_/A2" "_480_/A1"
merge "_480_/A1" "_067_"
merge "output23/Z" "data[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output54/I" "_329_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_329_/Z" "_332_/A1"
merge "_332_/A1" "net54"
merge "_257_/ZN" "output68/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output68/I" "net68"
merge "_496_/ZN" "_497_/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_497_/B" "_209_"
merge "_248_/ZN" "_452_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_452_/A1" "_249_/A2"
merge "_249_/A2" "_407_/A2"
merge "_407_/A2" "_047_"
merge "_453_/S" "_452_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_452_/ZN" "_181_"
merge "_421_/B" "_420_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_420_/ZN" "_155_"
merge "_478_/ZN" "_525_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_525_/D" "_018_"
merge "_432_/ZN" "_435_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_435_/A1" "_164_"
merge "output20/Z" "clk_data" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output46/Z" "vref_z_n_o[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_292_/A2" "_291_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_291_/ZN" "_078_"
merge "_508_/D" "_421_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_421_/ZN" "_001_"
merge "output62/I" "_361_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_361_/ZN" "net62"
merge "output51/I" "_313_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_313_/ZN" "_315_/A1"
merge "_315_/A1" "net51"
merge "_274_/ZN" "output73/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output73/I" "net73"
merge "_232_/A2" "_438_/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_438_/B" "_231_/ZN"
merge "_231_/ZN" "_350_/A2"
merge "_350_/A2" "_034_"
merge "_486_/ZN" "_489_/I0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_489_/I0" "_201_"
merge "output20/I" "_435_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_435_/A2" "_465_/B"
merge "_465_/B" "_402_/Z"
merge "_402_/Z" "net20"
merge "input10/I" "vcm_o_i[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_331_/ZN" "_332_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_332_/A2" "_100_"
merge "output83/Z" "vss_p_o[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_431_/ZN" "_436_/I1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_436_/I1" "_163_"
merge "_397_/A4" "_396_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_396_/ZN" "_138_"
merge "output85/I" "_320_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_320_/ZN" "net85"
merge "input11/I" "vcm_o_i[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output44/Z" "vref_z_n_o[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_312_/A2" "_311_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_311_/ZN" "_088_"
merge "_378_/ZN" "output38/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output38/I" "net38"
merge "_386_/ZN" "_528_/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_528_/D" "_000_"
merge "_414_/Z" "output30/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output30/I" "net30"
merge "_277_/ZN" "output74/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output74/I" "net74"
merge "_292_/ZN" "output77/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output77/I" "net77"
merge "_223_/ZN" "_224_/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_224_/B" "_029_"
merge "_426_/A1" "_417_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_417_/A1" "_501_/A1"
merge "_501_/A1" "_401_/A2"
merge "_401_/A2" "_399_/ZN"
merge "_399_/ZN" "_415_/A1"
merge "_415_/A1" "_400_/B2"
merge "_400_/B2" "_452_/A2"
merge "_452_/A2" "_141_"
merge "_422_/ZN" "_423_/A4" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_423_/A4" "_156_"
merge "output76/Z" "vss_n_o[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output53/I" "_323_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_323_/Z" "_326_/A1"
merge "_326_/A1" "net53"
merge "_227_/B" "_226_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_226_/ZN" "_031_"
merge "_408_/A2" "_452_/B1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_452_/B1" "_413_/A3"
merge "_413_/A3" "_407_/ZN"
merge "_407_/ZN" "_145_"
merge "_347_/B1" "_299_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_299_/A2" "_298_/ZN"
merge "_298_/ZN" "_082_"
merge "_296_/ZN" "_297_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_297_/A2" "_081_"
merge "_280_/ZN" "output75/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output75/I" "net75"
merge "_307_/A2" "_265_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_265_/I" "_264_/ZN"
merge "_264_/ZN" "_059_"
merge "_278_/ZN" "_446_/A3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_446_/A3" "_319_/A1"
merge "_319_/A1" "_279_/A2"
merge "_279_/A2" "_069_"
merge "_269_/ZN" "_270_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_270_/A2" "_356_/B1"
merge "_356_/B1" "_063_"
merge "_442_/S" "_441_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_441_/ZN" "_172_"
merge "_417_/A2" "_416_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_416_/ZN" "_151_"
merge "_500_/B" "_499_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_499_/ZN" "_211_"
merge "output21/Z" "data[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_491_/ZN" "_492_/B1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_492_/B1" "_205_"
merge "output69/Z" "vss_n_o[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_429_/S" "_428_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_428_/ZN" "_161_"
merge "input9/I" "vcm_o_i[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_502_/S" "_501_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_501_/ZN" "_213_"
merge "_283_/ZN" "output76/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output76/I" "net76"
merge "output43/I" "_383_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_383_/ZN" "net43"
merge "_332_/ZN" "output87/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output87/I" "net87"
merge "_234_/ZN" "_235_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_235_/A2" "_431_/B"
merge "_431_/B" "_036_"
merge "_225_/ZN" "_226_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_226_/A2" "_344_/A2"
merge "_344_/A2" "_338_/A2"
merge "_338_/A2" "_030_"
merge "output45/I" "_335_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_335_/Z" "_336_/B"
merge "_336_/B" "net45"
merge "output59/I" "_350_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_350_/ZN" "net59"
merge "_244_/A1" "input18/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input18/Z" "net18"
merge "input7/I" "vcm_o_i[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_501_/A2" "_500_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_500_/ZN" "_212_"
merge "_403_/ZN" "_404_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_404_/A2" "_143_"
merge "output55/I" "_338_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_338_/ZN" "net55"
merge "_253_/ZN" "output66/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output66/I" "net66"
merge "output44/I" "_292_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_292_/A1" "_286_/ZN"
merge "_286_/ZN" "net44"
merge "_303_/A2" "_262_/A3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_262_/A3" "_261_/ZN"
merge "_261_/ZN" "_440_/A2"
merge "_440_/A2" "_057_"
merge "input19/I" "vin_p_sw_on" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_253_/A2" "_250_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_250_/ZN" "_337_/B1"
merge "_337_/B1" "_049_"
merge "_244_/A2" "input19/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input19/Z" "net19"
merge "_474_/A2" "_473_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_473_/ZN" "_193_"
merge "output74/Z" "vss_n_o[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_401_/ZN" "_402_/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_402_/I" "_142_"
merge "_232_/ZN" "_233_/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_233_/B" "_035_"
merge "_343_/ZN" "_344_/C" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_344_/C" "_108_"
merge "_472_/I" "_471_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_471_/ZN" "_192_"
merge "output26/Z" "data[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_517_/D" "_462_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_462_/ZN" "_010_"
merge "_371_/B" "_285_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_285_/ZN" "output67/I"
merge "output67/I" "net67"
merge "_264_/A3" "input12/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input12/Z" "net12"
merge "_448_/I0" "_444_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_444_/ZN" "_174_"
merge "_521_/D" "_470_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_470_/ZN" "_014_"
merge "_356_/B2" "_355_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_355_/ZN" "_116_"
merge "output65/Z" "vref_z_p_o[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_285_/A2" "_334_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_334_/A2" "input8/Z"
merge "input8/Z" "net8"
merge "_524_/D" "_476_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_476_/ZN" "_017_"
merge "output67/Z" "vss_n_o[10]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_502_/I0" "_498_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_498_/ZN" "_210_"
merge "_344_/ZN" "output57/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output57/I" "net57"
merge "_368_/A1" "_416_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_416_/A2" "_422_/A2"
merge "_422_/A2" "_479_/A2"
merge "_479_/A2" "_367_/ZN"
merge "_367_/ZN" "_124_"
merge "output46/I" "_294_/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_294_/Z" "_297_/A1"
merge "_297_/A1" "net46"
merge "_366_/B" "_365_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_365_/ZN" "_123_"
merge "_256_/A1" "input9/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input9/Z" "net9"
merge "_258_/I" "_518_/Q" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_518_/Q" "counter\[3\]"
merge "output24/Z" "data[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_376_/ZN" "output36/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output36/I" "net36"
merge "_236_/B" "_235_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_235_/ZN" "_037_"
merge "_360_/B1" "_274_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_274_/A2" "_273_/ZN"
merge "_273_/ZN" "_066_"
merge "output42/Z" "vcm_o[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output75/Z" "vss_n_o[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_255_/ZN" "_504_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_504_/A2" "_256_/A2"
merge "_256_/A2" "_053_"
merge "output63/Z" "vref_z_p_o[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_468_/A2" "_467_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_467_/ZN" "_190_"
merge "_483_/ZN" "_485_/A3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_485_/A3" "_199_"
merge "_448_/S" "_447_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_447_/ZN" "_177_"
merge "output72/Z" "vss_n_o[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output48/I" "_304_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_304_/ZN" "_306_/A1"
merge "_306_/A1" "net48"
merge "_377_/ZN" "output37/I" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output37/I" "net37"
merge "input6/Z" "_388_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_388_/A1" "net6"
merge "_394_/A1" "_392_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_392_/ZN" "_134_"
merge "output22/Z" "data[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output27/I" "_412_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_412_/ZN" "net27"
merge "output28/Z" "en_offset_cal_o" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output73/Z" "vss_n_o[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output61/Z" "vref_z_p_o[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output58/Z" "vref_z_p_o[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_282_/A1" "input17/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input17/Z" "net17"
merge "output40/Z" "vcm_o[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_230_/B" "_229_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_229_/ZN" "_033_"
merge "_478_/I" "_477_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_477_/ZN" "_195_"
merge "output70/Z" "vss_n_o[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_395_/ZN" "_397_/A3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_397_/A3" "_137_"
merge "_359_/ZN" "_360_/B2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_360_/B2" "_119_"
merge "output56/Z" "vref_z_p_o[10]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output86/Z" "vss_p_o[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_364_/A2" "_358_/ZN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_358_/ZN" "_361_/A2"
merge "_361_/A2" "_118_"
merge "output68/Z" "vss_n_o[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input8/I" "vcm_o_i[10]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output84/Z" "vss_p_o[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input1/I" "comp_p" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_391_/ZN" "_397_/A1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_397_/A1" "_133_"
merge "_394_/ZN" "_397_/A2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "_397_/A2" "_136_"
merge "output45/Z" "vref_z_n_o[10]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "input18/I" "vin_n_sw_on" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "output43/Z" "vcm_o[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
