Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct 21 19:52:30 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_methodology -file xilinx_pcie_3_0_7vx_ep_methodology_drc_routed.rpt -pb xilinx_pcie_3_0_7vx_ep_methodology_drc_routed.pb -rpx xilinx_pcie_3_0_7vx_ep_methodology_drc_routed.rpx
| Design       : xilinx_pcie_3_0_7vx_ep
| Device       : xc7vx690tffg1761-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+----------+----------+------------------------------+------------+
| Rule     | Severity | Description                  | Violations |
+----------+----------+------------------------------+------------+
| AVAL-324 | Warning  | Hard_blocks_needs_LOCs       | 2          |
| LUTAR-1  | Warning  | LUT drives async reset alert | 2          |
+----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
AVAL-324#1 Warning
Hard_blocks_needs_LOCs  
The hard block GTHE2_COMMON cell vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing. Please set a valid LOC for this block to avoid these problem.
Related violations: <none>

AVAL-324#2 Warning
Hard_blocks_needs_LOCs  
The hard block GTHE2_COMMON cell vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing. Please set a valid LOC for this block to avoid these problem.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_int_reg/PRE
vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


