Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Apr 27 17:36:02 2016
| Host         : Dries007Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: keyboard0/ps2_keyboard_0/ps2_clk_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 595 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.238        0.000                      0                 1854        0.038        0.000                      0                 1854        3.000        0.000                       0                   607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk                        {0.000 5.000}        10.000          100.000         
  clk108M_ClockDivider     {0.000 4.630}        9.259           108.000         
  clk2cpu_ClockDivider     {0.000 25.000}       50.000          20.000          
  clk6cpu_ClockDivider     {0.000 8.333}        16.667          60.000          
  clk_cpu_ClockDivider     {0.000 50.000}       100.000         10.000          
  clkfbout_ClockDivider    {0.000 25.000}       50.000          20.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clk108M_ClockDivider_1   {0.000 4.630}        9.259           108.000         
  clk2cpu_ClockDivider_1   {0.000 25.000}       50.000          20.000          
  clk6cpu_ClockDivider_1   {0.000 8.333}        16.667          60.000          
  clk_cpu_ClockDivider_1   {0.000 50.000}       100.000         10.000          
  clkfbout_ClockDivider_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk108M_ClockDivider           0.826        0.000                      0                  139        0.198        0.000                      0                  139        4.130        0.000                       0                    58  
  clk2cpu_ClockDivider          48.613        0.000                      0                    3        0.289        0.000                      0                    3       24.500        0.000                       0                     8  
  clk6cpu_ClockDivider           7.298        0.000                      0                  819        0.216        0.000                      0                  819        7.833        0.000                       0                   128  
  clk_cpu_ClockDivider          74.103        0.000                      0                  659        0.203        0.000                      0                  659       49.500        0.000                       0                   409  
  clkfbout_ClockDivider                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk108M_ClockDivider_1         0.828        0.000                      0                  139        0.198        0.000                      0                  139        4.130        0.000                       0                    58  
  clk2cpu_ClockDivider_1        48.621        0.000                      0                    3        0.289        0.000                      0                    3       24.500        0.000                       0                     8  
  clk6cpu_ClockDivider_1         7.300        0.000                      0                  819        0.216        0.000                      0                  819        7.833        0.000                       0                   128  
  clk_cpu_ClockDivider_1        74.113        0.000                      0                  659        0.203        0.000                      0                  659       49.500        0.000                       0                   409  
  clkfbout_ClockDivider_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108M_ClockDivider_1  clk108M_ClockDivider          0.826        0.000                      0                  139        0.081        0.000                      0                  139  
clk_cpu_ClockDivider    clk2cpu_ClockDivider         45.058        0.000                      0                   68        0.196        0.000                      0                   68  
clk2cpu_ClockDivider_1  clk2cpu_ClockDivider         48.613        0.000                      0                    3        0.139        0.000                      0                    3  
clk_cpu_ClockDivider_1  clk2cpu_ClockDivider         45.068        0.000                      0                   68        0.206        0.000                      0                   68  
clk_cpu_ClockDivider    clk6cpu_ClockDivider         11.310        0.000                      0                   34        0.144        0.000                      0                   34  
clk6cpu_ClockDivider_1  clk6cpu_ClockDivider          7.298        0.000                      0                  819        0.092        0.000                      0                  819  
clk_cpu_ClockDivider_1  clk6cpu_ClockDivider         11.320        0.000                      0                   34        0.154        0.000                      0                   34  
clk2cpu_ClockDivider    clk_cpu_ClockDivider         41.576        0.000                      0                    8        0.364        0.000                      0                    8  
clk6cpu_ClockDivider    clk_cpu_ClockDivider          0.238        0.000                      0                  326        0.126        0.000                      0                  326  
clk2cpu_ClockDivider_1  clk_cpu_ClockDivider         41.576        0.000                      0                    8        0.364        0.000                      0                    8  
clk6cpu_ClockDivider_1  clk_cpu_ClockDivider          0.238        0.000                      0                  326        0.126        0.000                      0                  326  
clk_cpu_ClockDivider_1  clk_cpu_ClockDivider         74.103        0.000                      0                  659        0.038        0.000                      0                  659  
clk108M_ClockDivider    clk108M_ClockDivider_1        0.826        0.000                      0                  139        0.081        0.000                      0                  139  
clk2cpu_ClockDivider    clk2cpu_ClockDivider_1       48.613        0.000                      0                    3        0.139        0.000                      0                    3  
clk_cpu_ClockDivider    clk2cpu_ClockDivider_1       45.058        0.000                      0                   68        0.196        0.000                      0                   68  
clk_cpu_ClockDivider_1  clk2cpu_ClockDivider_1       45.068        0.000                      0                   68        0.206        0.000                      0                   68  
clk6cpu_ClockDivider    clk6cpu_ClockDivider_1        7.298        0.000                      0                  819        0.092        0.000                      0                  819  
clk_cpu_ClockDivider    clk6cpu_ClockDivider_1       11.310        0.000                      0                   34        0.144        0.000                      0                   34  
clk_cpu_ClockDivider_1  clk6cpu_ClockDivider_1       11.320        0.000                      0                   34        0.154        0.000                      0                   34  
clk2cpu_ClockDivider    clk_cpu_ClockDivider_1       41.585        0.000                      0                    8        0.373        0.000                      0                    8  
clk6cpu_ClockDivider    clk_cpu_ClockDivider_1        0.248        0.000                      0                  326        0.136        0.000                      0                  326  
clk_cpu_ClockDivider    clk_cpu_ClockDivider_1       74.103        0.000                      0                  659        0.038        0.000                      0                  659  
clk2cpu_ClockDivider_1  clk_cpu_ClockDivider_1       41.585        0.000                      0                    8        0.373        0.000                      0                    8  
clk6cpu_ClockDivider_1  clk_cpu_ClockDivider_1        0.248        0.000                      0                  326        0.136        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider
  To Clock:  clk108M_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 2.477ns (30.066%)  route 5.761ns (69.934%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 7.695 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.695     2.035    vga0/v_count[10]_i_2_n_0
    SLICE_X32Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.159 r  vga0/g0_b0_i_2/O
                         net (fo=91, routed)          1.466     3.626    vga0/sel[1]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.750 f  vga0/g29_b6/O
                         net (fo=1, routed)           0.000     3.750    vga0/g29_b6_n_0
    SLICE_X33Y58         MUXF7 (Prop_muxf7_I1_O)      0.245     3.995 f  vga0/vgaRed_reg[0]_i_88/O
                         net (fo=1, routed)           0.000     3.995    vga0/vgaRed_reg[0]_i_88_n_0
    SLICE_X33Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     4.099 f  vga0/vgaRed_reg[0]_i_29/O
                         net (fo=1, routed)           0.950     5.049    vga0/vgaRed_reg[0]_i_29_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.316     5.365 f  vga0/vgaRed[0]_i_13/O
                         net (fo=1, routed)           0.804     6.169    vga0/vgaRed[0]_i_13_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.293 r  vga0/vgaRed[0]_i_6/O
                         net (fo=1, routed)           0.000     6.293    vga0/vgaRed[0]_i_6_n_0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.209     6.502 r  vga0/vgaRed_reg[0]_i_2/O
                         net (fo=1, routed)           0.474     6.976    vga0/vgaRed_reg[0]_i_2_n_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.297     7.273 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.273    vga0/vgaRed[0]_i_1_n_0
    SLICE_X33Y61         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.432     7.695    vga0/clk108M
    SLICE_X33Y61         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.491     8.186    
                         clock uncertainty           -0.116     8.070    
    SLICE_X33Y61         FDRE (Setup_fdre_C_D)        0.029     8.099    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 3.289ns (46.022%)  route 3.858ns (53.978%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.430 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.430    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.753 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.608     4.361    vga0/v_count_reg[6]_0[2]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.065 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.065    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.287 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.569     5.856    vga0/fbOutAddr0[13]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.325     6.181 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.181    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.075     8.140    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.140    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 3.009ns (43.173%)  route 3.961ns (56.827%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.744 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.744    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.966 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.713     5.679    vga0/fbOutAddr0[9]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.325     6.004 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     6.004    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.075     8.140    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.140    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 3.111ns (45.100%)  route 3.787ns (54.900%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.430 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.430    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.649 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.460     4.109    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     4.984 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.646     5.630    vga0/fbOutAddr0[11]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.302     5.932 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.932    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031     8.096    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 3.099ns (45.939%)  route 3.647ns (54.061%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.744 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.744    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.078 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.399     5.477    vga0/fbOutAddr0[10]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.303     5.780 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.780    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.029     8.094    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.094    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 3.081ns (45.697%)  route 3.661ns (54.303%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 7.691 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.744 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.744    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.057 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.413     5.470    vga0/fbOutAddr0[12]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.306     5.776 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.776    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.428     7.691    vga0/clk108M
    SLICE_X32Y66         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.491     8.182    
                         clock uncertainty           -0.116     8.066    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.029     8.095    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.637ns (40.265%)  route 3.912ns (59.735%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 7.692 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.591 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.664     5.255    vga0/fbOutAddr0[8]
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.328     5.583 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.583    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.429     7.692    vga0/clk108M
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.491     8.183    
                         clock uncertainty           -0.116     8.067    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.118     8.185    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 2.268ns (37.468%)  route 3.785ns (62.532%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 7.692 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.127 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.580     3.707    vga0/fbOutAddr1_0[7]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.306     4.013 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.013    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.261 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.524     4.785    vga0/fbOutAddr0[7]
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.302     5.087 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.087    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.429     7.692    vga0/clk108M
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.491     8.183    
                         clock uncertainty           -0.116     8.067    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.077     8.144    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 2.135ns (38.242%)  route 3.448ns (61.758%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.763     2.104    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     2.228 r  vga0/fbOutAddr[9]_i_7/O
                         net (fo=1, routed)           0.000     2.228    vga0/fbOutAddr[9]_i_7_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.480 r  vga0/fbOutAddr_reg[9]_i_2/O[0]
                         net (fo=3, routed)           0.755     3.235    vga0/fbOutAddr1_0[6]
    SLICE_X31Y65         LUT4 (Prop_lut4_I0_O)        0.295     3.530 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.530    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.757 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.557     4.314    vga0/fbOutAddr0[6]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.303     4.617 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.617    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031     8.096    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.306ns (25.292%)  route 3.858ns (74.708%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.892     2.233    vga0/v_count[10]_i_2_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I0_O)        0.124     2.357 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.440     2.797    vga0/v_count3_out[10]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.501     3.421    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.545 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.652     4.198    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.860    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  3.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.556    -0.625    vga0/clk108M
    SLICE_X35Y65         FDRE                                         r  vga0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.145    -0.340    vga0/v_count_reg_n_0_[4]
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.295 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    vga0/v_count[5]_i_2_n_0
    SLICE_X34Y65         FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.822    -0.867    vga0/clk108M
    SLICE_X34Y65         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.120    -0.492    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.486%)  route 0.155ns (45.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X31Y65         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.155    -0.328    vga0/h_count_reg_n_0_[9]
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.283 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.283    vga0/h_count[10]_i_2_n_0
    SLICE_X33Y65         FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.823    -0.866    vga0/clk108M
    SLICE_X33Y65         FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.256    -0.610    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.091    -0.519    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.122%)  route 0.158ns (45.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.158    -0.326    vga0/v_count_reg_n_0_[0]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.045    -0.281 r  vga0/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    vga0/v_count[1]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  vga0/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.823    -0.866    vga0/clk108M
    SLICE_X36Y65         FDRE                                         r  vga0/v_count_reg[1]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.091    -0.520    vga0/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.943%)  route 0.364ns (72.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X29Y65         FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.364    -0.120    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.546    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.363    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga0/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X30Y64         FDRE                                         r  vga0/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga0/char_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.297    vga0/char[4]
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.252 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.252    vga0/char[4]_i_1_n_0
    SLICE_X30Y64         FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.865    vga0/clk108M
    SLICE_X30Y64         FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.120    -0.504    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.802%)  route 0.418ns (69.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X36Y64         FDRE                                         r  vga0/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/v_count_reg[3]/Q
                         net (fo=14, routed)          0.231    -0.253    vga0/v_count_reg_n_0_[3]
    SLICE_X36Y66         LUT5 (Prop_lut5_I2_O)        0.045    -0.208 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.187    -0.020    vga0/v_count3_out[4]
    SLICE_X35Y65         FDRE                                         r  vga0/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.822    -0.867    vga0/clk108M
    SLICE_X35Y65         FDRE                                         r  vga0/v_count_reg[4]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.070    -0.293    vga0/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.468%)  route 0.199ns (58.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y67          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.199    -0.283    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X8Y67          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.864    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y67          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.052    -0.558    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X32Y63         FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/h_count_reg[1]/Q
                         net (fo=28, routed)          0.208    -0.275    vga0/h_count_reg_n_0_[1]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.042    -0.233 r  vga0/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga0/h_count[1]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  vga0/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.865    vga0/clk108M
    SLICE_X32Y63         FDRE                                         r  vga0/h_count_reg[1]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.105    -0.519    vga0/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga0/char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X29Y64         FDRE                                         r  vga0/char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/char_reg[2]/Q
                         net (fo=1, routed)           0.195    -0.288    vga0/char[2]
    SLICE_X29Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  vga0/char[2]_i_1/O
                         net (fo=111, routed)         0.000    -0.243    vga0/char[2]_i_1_n_0
    SLICE_X29Y64         FDRE                                         r  vga0/char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X29Y64         FDRE                                         r  vga0/char_reg[2]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X29Y64         FDRE (Hold_fdre_C_D)         0.091    -0.533    vga0/char_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.852%)  route 0.211ns (53.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X36Y65         FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/v_count_reg[1]/Q
                         net (fo=17, routed)          0.211    -0.272    vga0/v_count_reg_n_0_[1]
    SLICE_X36Y64         LUT4 (Prop_lut4_I1_O)        0.045    -0.227 r  vga0/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga0/v_count[3]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  vga0/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.865    vga0/clk108M
    SLICE_X36Y64         FDRE                                         r  vga0/v_count_reg[3]/C
                         clock pessimism              0.256    -0.609    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.091    -0.518    vga0/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108M_ClockDivider
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y15     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y26     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y14     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y64     vga0/char_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y64     vga0/char_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y64     vga0/char_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y64     vga0/char_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X30Y64     vga0/char_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y64     vga0/char_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y64     vga0/char_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y64     vga0/char_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y64     vga0/char_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y64     vga0/char_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y64     vga0/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y63     vga0/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y64     vga0/h_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y67     vga0/v_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y64     vga0/v_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y67     vga0/fbOutAddr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y67     vga0/fbOutAddr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y66     vga0/fbOutAddr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y66     vga0/fbOutAddr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y67     vga0/fbOutAddr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y66     vga0/fbOutAddr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y66     vga0/fbOutAddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y66     vga0/fbOutAddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y67     vga0/fbOutAddr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y67     vga0/fbOutAddr_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       48.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.613ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.642ns (48.705%)  route 0.676ns (51.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 48.427 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.537    -0.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518    -0.457 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.676     0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.124     0.343 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.423    48.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.598    49.025    
                         clock uncertainty           -0.150    48.875    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.081    48.956    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.956    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                 48.613    

Slack (MET) :             48.706ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.765ns (60.603%)  route 0.497ns (39.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 48.427 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.537    -0.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.478    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.497     0.000    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.287     0.287 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.287    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.423    48.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.598    49.025    
                         clock uncertainty           -0.150    48.875    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.118    48.993    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.993    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                 48.706    

Slack (MET) :             48.728ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.642ns (53.522%)  route 0.558ns (46.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 48.427 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.537    -0.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518    -0.457 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.558     0.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.124     0.225 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.225    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.423    48.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.598    49.025    
                         clock uncertainty           -0.150    48.875    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.077    48.952    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.952    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                 48.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.200    -0.267    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.045    -0.222 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.120    -0.510    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.000%)  route 0.180ns (42.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.180    -0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.101    -0.201 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.131    -0.499    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.123%)  route 0.244ns (53.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.244    -0.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.045    -0.177 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.121    -0.509    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2cpu_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y15     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y26     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y14     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        7.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 3.123ns (34.843%)  route 5.840ns (65.157%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.609    -0.903    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.551 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.825     3.376    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     3.500 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.500    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     3.747 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.116     5.863    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.298     6.161 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.899     8.060    ram0/douta[4]
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)       -0.102    15.359    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 3.089ns (34.964%)  route 5.746ns (65.036%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.636     3.189    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[2]
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.313 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.313    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     3.525 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.858    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.299     6.157 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           1.776     7.934    ram0/douta[2]
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[2]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X46Y66         FDRE (Setup_fdre_C_D)       -0.056    15.405    ram0/dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 3.213ns (35.999%)  route 5.712ns (64.001%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.607    -0.905    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.729     3.278    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27[3]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.402    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     3.616 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.950    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.247 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.650     7.896    ram0/douta[3]
    SLICE_X49Y67         LUT4 (Prop_lut4_I0_O)        0.124     8.020 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.020    ram0/tmp[11]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.433    15.104    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.587    
                         clock uncertainty           -0.125    15.463    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.029    15.492    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 3.117ns (35.549%)  route 5.651ns (64.451%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.922     3.475    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[5]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.599 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.599    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I0_O)      0.241     3.840 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.204     6.044    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.298     6.342 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.525     7.867    ram0/douta[5]
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X46Y66         FDRE (Setup_fdre_C_D)       -0.061    15.400    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 3.241ns (36.753%)  route 5.577ns (63.247%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.922     3.475    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[5]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.599 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.599    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I0_O)      0.241     3.840 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.204     6.044    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.298     6.342 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.451     7.793    ram0/douta[5]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.917 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     7.917    ram0/tmp[13]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X52Y69         FDRE (Setup_fdre_C_D)        0.077    15.538    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.538    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  7.620    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 3.208ns (36.657%)  route 5.543ns (63.343%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.632     3.185    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.309 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.309    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I0_O)      0.209     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.980     5.498    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.297     5.795 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.931     7.726    ram0/douta[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.850 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     7.850    ram0/tmp[8]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.433    15.104    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.484    15.587    
                         clock uncertainty           -0.125    15.463    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.032    15.495    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 3.213ns (36.739%)  route 5.532ns (63.261%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 15.105 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.612    -0.900    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.554 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.591     3.145    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28[1]
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.269 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.269    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     3.483 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.816    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.113 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.608     7.721    ram0/douta[1]
    SLICE_X49Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.845 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     7.845    ram0/tmp[9]_i_1_n_0
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.105    ram0/CLK
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.588    
                         clock uncertainty           -0.125    15.464    
    SLICE_X49Y66         FDRE (Setup_fdre_C_D)        0.029    15.493    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 3.089ns (35.668%)  route 5.572ns (64.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.607    -0.905    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.729     3.278    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27[3]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.402    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     3.616 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.950    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.247 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.509     7.755    ram0/douta[3]
    SLICE_X46Y67         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.430    15.101    ram0/CLK
    SLICE_X46Y67         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.584    
                         clock uncertainty           -0.125    15.460    
    SLICE_X46Y67         FDRE (Setup_fdre_C_D)       -0.056    15.404    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 3.238ns (36.953%)  route 5.524ns (63.047%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.790     3.343    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[6]
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.467 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.467    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I0_O)      0.238     3.705 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           2.245     5.950    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.248 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.489     7.737    ram0/douta[6]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.861 r  ram0/tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     7.861    ram0/tmp[14]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[14]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X52Y69         FDRE (Setup_fdre_C_D)        0.081    15.542    ram0/tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         15.542    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 3.084ns (36.157%)  route 5.446ns (63.843%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.103 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.632     3.185    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.309 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.309    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I0_O)      0.209     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.980     5.498    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.297     5.795 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.833     7.628    ram0/douta[0]
    SLICE_X47Y65         FDRE                                         r  ram0/dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.432    15.103    ram0/CLK
    SLICE_X47Y65         FDRE                                         r  ram0/dat_r_reg[0]/C
                         clock pessimism              0.484    15.586    
                         clock uncertainty           -0.125    15.462    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)       -0.067    15.395    ram0/dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  7.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.418%)  route 0.169ns (54.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[12]/Q
                         net (fo=2, routed)           0.169    -0.313    ram0/tmp_reg_n_0_[12]
    SLICE_X52Y67         FDRE                                         r  ram0/dat_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.863    ram0/CLK
    SLICE_X52Y67         FDRE                                         r  ram0/dat_r_reg[12]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.059    -0.529    ram0/dat_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.215%)  route 0.210ns (59.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.210    -0.273    ram0/tmp_reg_n_0_[8]
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.088    -0.501    ram0/dat_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (51.005%)  route 0.158ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X54Y80         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/FSM_onehot_state_reg[3]/Q
                         net (fo=35, routed)          0.158    -0.304    ram0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X54Y80         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.865    ram0/CLK
    SLICE_X54Y80         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.083    -0.542    ram0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X43Y64         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.313    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X43Y64         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X43Y64         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.066    -0.558    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.538%)  route 0.235ns (62.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.235    -0.248    ram0/tmp_reg_n_0_[11]
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[11]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.090    -0.499    ram0/dat_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/tmp_reg[9]/Q
                         net (fo=2, routed)           0.168    -0.313    ram0/tmp_reg_n_0_[9]
    SLICE_X49Y66         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    ram0/tmp[9]_i_1_n_0
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.863    ram0/CLK
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.091    -0.531    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.314    ram0/tmp_reg_n_0_[11]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.269 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    ram0/tmp[11]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.091    -0.532    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.175    -0.286    ram0/tmp_reg_n_0_[13]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.045    -0.241 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    ram0/tmp[13]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.865    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.120    -0.505    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.170    -0.312    ram0/tmp_reg_n_0_[8]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.267 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    ram0/tmp[8]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.092    -0.531    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.448%)  route 0.392ns (73.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.552    -0.629    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram0/ram_addr_reg[11]/Q
                         net (fo=32, routed)          0.392    -0.096    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.867    -0.822    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.548    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.365    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk6cpu_ClockDivider
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y14     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y14     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y15     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y15     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y7      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y7      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y64     ram0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y64     ram0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y64     ram0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y64     ram0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     ram0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     ram0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     ram0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     ram0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     ram0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     ram0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y64     ram0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y64     ram0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X47Y65     ram0/dat_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X50Y68     ram0/dat_r_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X50Y68     ram0/dat_r_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X47Y66     ram0/dat_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y66     ram0/dat_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y67     ram0/dat_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X47Y66     ram0/dat_r_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y66     ram0/dat_r_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       74.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.103ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        25.728ns  (logic 8.934ns (34.725%)  route 16.794ns (65.275%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.947    21.402    cursor[13]_i_16_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.526 f  cursor[11]_i_10/O
                         net (fo=1, routed)           0.809    22.335    keyboard0/cursor_reg[13]_11
    SLICE_X42Y87         LUT6 (Prop_lut6_I2_O)        0.124    22.459 r  keyboard0/cursor[11]_i_6/O
                         net (fo=1, routed)           1.094    23.553    keyboard0/cursor[11]_i_6_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    23.677 r  keyboard0/cursor[11]_i_2/O
                         net (fo=1, routed)           0.954    24.631    keyboard0/cursor[11]_i_2_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.755 r  keyboard0/cursor[11]_i_1/O
                         net (fo=1, routed)           0.000    24.755    keyboard0_n_11
    SLICE_X44Y78         FDRE                                         r  cursor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.426    98.430    clk_cpu
    SLICE_X44Y78         FDRE                                         r  cursor_reg[11]/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.165    98.827    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)        0.031    98.858    cursor_reg[11]
  -------------------------------------------------------------------
                         required time                         98.858    
                         arrival time                         -24.755    
  -------------------------------------------------------------------
                         slack                                 74.103    

Slack (MET) :             74.108ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        25.788ns  (logic 9.058ns (35.124%)  route 16.730ns (64.876%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.601    21.056    keyboard0/cursor_reg[10]
    SLICE_X40Y85         LUT5 (Prop_lut5_I1_O)        0.124    21.180 r  keyboard0/cursor[9]_i_11/O
                         net (fo=1, routed)           0.715    21.896    keyboard0/cursor[9]_i_11_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.020 f  keyboard0/cursor[9]_i_10/O
                         net (fo=1, routed)           0.953    22.972    keyboard0/cursor[9]_i_10_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I2_O)        0.124    23.096 f  keyboard0/cursor[9]_i_4/O
                         net (fo=1, routed)           0.801    23.897    keyboard0/cursor[9]_i_4_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.021 r  keyboard0/cursor[9]_i_2/O
                         net (fo=1, routed)           0.670    24.691    keyboard0/cursor[9]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124    24.815 r  keyboard0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    24.815    keyboard0_n_13
    SLICE_X38Y82         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X38Y82         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.577    99.008    
                         clock uncertainty           -0.165    98.843    
    SLICE_X38Y82         FDRE (Setup_fdre_C_D)        0.081    98.924    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.924    
                         arrival time                         -24.815    
  -------------------------------------------------------------------
                         slack                                 74.108    

Slack (MET) :             74.250ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        25.576ns  (logic 9.058ns (35.416%)  route 16.518ns (64.584%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 98.427 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.686    21.141    keyboard0/cursor_reg[10]
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    21.265 r  keyboard0/cursor[3]_i_7/O
                         net (fo=1, routed)           0.919    22.184    keyboard0/cursor[3]_i_7_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.308 f  keyboard0/cursor[3]_i_5/O
                         net (fo=1, routed)           0.588    22.897    keyboard0/cursor[3]_i_5_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124    23.021 f  keyboard0/cursor[3]_i_4/O
                         net (fo=1, routed)           0.811    23.832    keyboard0/cursor[3]_i_4_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  keyboard0/cursor[3]_i_2/O
                         net (fo=1, routed)           0.523    24.479    keyboard0/cursor[3]_i_2_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.124    24.603 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    24.603    keyboard0_n_19
    SLICE_X40Y77         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.423    98.427    clk_cpu
    SLICE_X40Y77         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.562    98.989    
                         clock uncertainty           -0.165    98.824    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029    98.853    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.853    
                         arrival time                         -24.603    
  -------------------------------------------------------------------
                         slack                                 74.250    

Slack (MET) :             74.293ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        25.536ns  (logic 9.058ns (35.472%)  route 16.478ns (64.528%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.454    20.909    keyboard0/cursor_reg[10]
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.124    21.033 r  keyboard0/cursor[4]_i_29/O
                         net (fo=1, routed)           0.947    21.981    keyboard0/cursor[4]_i_29_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    22.105 f  keyboard0/cursor[4]_i_18/O
                         net (fo=1, routed)           0.813    22.918    keyboard0/cursor[4]_i_18_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.042 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.829    23.871    keyboard0/cursor[4]_i_6_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124    23.995 r  keyboard0/cursor[4]_i_2/O
                         net (fo=1, routed)           0.444    24.439    keyboard0/cursor[4]_i_2_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124    24.563 r  keyboard0/cursor[4]_i_1/O
                         net (fo=1, routed)           0.000    24.563    keyboard0_n_18
    SLICE_X40Y79         FDRE                                         r  cursor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.426    98.430    clk_cpu
    SLICE_X40Y79         FDRE                                         r  cursor_reg[4]/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.165    98.827    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.029    98.856    cursor_reg[4]
  -------------------------------------------------------------------
                         required time                         98.856    
                         arrival time                         -24.563    
  -------------------------------------------------------------------
                         slack                                 74.293    

Slack (MET) :             74.507ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        25.335ns  (logic 9.058ns (35.753%)  route 16.277ns (64.247%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=4 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 98.428 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.814    21.270    keyboard0/cursor_reg[10]
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124    21.394 r  keyboard0/cursor[7]_i_6/O
                         net (fo=1, routed)           0.975    22.368    keyboard0/cursor[7]_i_6_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I0_O)        0.124    22.492 f  keyboard0/cursor[7]_i_4/O
                         net (fo=1, routed)           0.724    23.216    keyboard0/cursor[7]_i_4_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    23.340 r  keyboard0/cursor[7]_i_3/O
                         net (fo=1, routed)           0.280    23.620    keyboard0/cursor[7]_i_3_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.744 f  keyboard0/cursor[7]_i_2/O
                         net (fo=1, routed)           0.494    24.238    keyboard0/cursor[7]_i_2_n_0
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.124    24.362 r  keyboard0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    24.362    keyboard0_n_15
    SLICE_X39Y80         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.424    98.428    clk_cpu
    SLICE_X39Y80         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.577    99.005    
                         clock uncertainty           -0.165    98.840    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.029    98.869    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.869    
                         arrival time                         -24.362    
  -------------------------------------------------------------------
                         slack                                 74.507    

Slack (MET) :             74.637ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        25.256ns  (logic 9.058ns (35.865%)  route 16.198ns (64.135%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.810    21.265    keyboard0/cursor_reg[10]
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124    21.389 r  keyboard0/cursor[8]_i_10/O
                         net (fo=1, routed)           0.625    22.014    keyboard0/cursor[8]_i_10_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.138 f  keyboard0/cursor[8]_i_9/O
                         net (fo=1, routed)           0.981    23.119    keyboard0/cursor[8]_i_9_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I2_O)        0.124    23.243 f  keyboard0/cursor[8]_i_4/O
                         net (fo=1, routed)           0.627    23.870    keyboard0/cursor[8]_i_4_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    23.994 r  keyboard0/cursor[8]_i_2/O
                         net (fo=1, routed)           0.165    24.159    keyboard0/cursor[8]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124    24.283 r  keyboard0/cursor[8]_i_1/O
                         net (fo=1, routed)           0.000    24.283    keyboard0_n_14
    SLICE_X38Y82         FDRE                                         r  cursor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X38Y82         FDRE                                         r  cursor_reg[8]/C
                         clock pessimism              0.577    99.008    
                         clock uncertainty           -0.165    98.843    
    SLICE_X38Y82         FDRE (Setup_fdre_C_D)        0.077    98.920    cursor_reg[8]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -24.283    
  -------------------------------------------------------------------
                         slack                                 74.637    

Slack (MET) :             74.986ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        24.892ns  (logic 8.934ns (35.891%)  route 15.958ns (64.109%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.538    20.994    keyboard0/cursor_reg[10]
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.124    21.118 r  keyboard0/cursor[6]_i_5/O
                         net (fo=1, routed)           0.843    21.960    keyboard0/cursor[6]_i_5_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124    22.084 f  keyboard0/cursor[6]_i_3/O
                         net (fo=1, routed)           1.005    23.089    keyboard0/cursor[6]_i_3_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.213 r  keyboard0/cursor[6]_i_2/O
                         net (fo=1, routed)           0.582    23.795    keyboard0/cursor[6]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    23.919 r  keyboard0/cursor[6]_i_1/O
                         net (fo=1, routed)           0.000    23.919    keyboard0_n_16
    SLICE_X42Y78         FDRE                                         r  cursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X42Y78         FDRE                                         r  cursor_reg[6]/C
                         clock pessimism              0.562    98.991    
                         clock uncertainty           -0.165    98.826    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)        0.079    98.905    cursor_reg[6]
  -------------------------------------------------------------------
                         required time                         98.905    
                         arrival time                         -23.919    
  -------------------------------------------------------------------
                         slack                                 74.986    

Slack (MET) :             75.255ns  (required time - arrival time)
  Source:                 length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        24.562ns  (logic 8.220ns (33.467%)  route 16.342ns (66.533%))
  Logic Levels:           28  (CARRY4=12 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.550    -0.962    clk_cpu
    SLICE_X51Y67         FDRE                                         r  length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  length_reg[9]/Q
                         net (fo=51, routed)          2.902     2.396    length_reg_n_0_[9]
    SLICE_X49Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.520 r  fb_a_dat_in[0]_i_416/O
                         net (fo=2, routed)           0.636     3.156    fb_a_dat_in[0]_i_416_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.552 r  fb_a_dat_in_reg[6]_i_238/CO[3]
                         net (fo=1, routed)           0.000     3.552    fb_a_dat_in_reg[6]_i_238_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.669 r  fb_a_dat_in_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000     3.669    fb_a_dat_in_reg[6]_i_228_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.908 r  fb_a_dat_in_reg[6]_i_213/O[2]
                         net (fo=10, routed)          1.091     4.998    fb_a_dat_in_reg[6]_i_213_n_5
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.301     5.299 r  fb_a_dat_in[6]_i_227/O
                         net (fo=1, routed)           0.000     5.299    fb_a_dat_in[6]_i_227_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.846 r  fb_a_dat_in_reg[6]_i_212/O[2]
                         net (fo=1, routed)           0.688     6.534    fb_a_dat_in_reg[6]_i_212_n_5
    SLICE_X54Y66         LUT2 (Prop_lut2_I1_O)        0.302     6.836 r  fb_a_dat_in[6]_i_216/O
                         net (fo=1, routed)           0.000     6.836    fb_a_dat_in[6]_i_216_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.414 r  fb_a_dat_in_reg[6]_i_176/O[2]
                         net (fo=1, routed)           0.812     8.225    fb_a_dat_in_reg[6]_i_176_n_5
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301     8.526 r  fb_a_dat_in[6]_i_145/O
                         net (fo=1, routed)           0.000     8.526    fb_a_dat_in[6]_i_145_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.924 r  fb_a_dat_in_reg[6]_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.924    fb_a_dat_in_reg[6]_i_121_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.258 f  fb_a_dat_in_reg[6]_i_111/O[1]
                         net (fo=1, routed)           0.964    10.222    fb_a_dat_in_reg[6]_i_111_n_6
    SLICE_X56Y68         LUT1 (Prop_lut1_I0_O)        0.303    10.525 r  fb_a_dat_in[6]_i_138/O
                         net (fo=1, routed)           0.000    10.525    fb_a_dat_in[6]_i_138_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    10.843 r  fb_a_dat_in_reg[6]_i_110/CO[2]
                         net (fo=54, routed)          2.007    12.850    fb_a_dat_in_reg[6]_i_110_n_1
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.310    13.160 r  fb_a_dat_in[6]_i_195/O
                         net (fo=1, routed)           0.472    13.632    fb_a_dat_in[6]_i_195_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.169 r  fb_a_dat_in_reg[6]_i_164/O[2]
                         net (fo=3, routed)           0.584    14.753    fb_a_dat_in_reg[6]_i_164_n_5
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.302    15.055 r  fb_a_dat_in[6]_i_166/O
                         net (fo=1, routed)           0.000    15.055    fb_a_dat_in[6]_i_166_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.303 r  fb_a_dat_in_reg[6]_i_130/O[2]
                         net (fo=2, routed)           1.056    16.358    fb_a_dat_in_reg[6]_i_130_n_5
    SLICE_X56Y65         LUT4 (Prop_lut4_I0_O)        0.302    16.660 r  fb_a_dat_in[6]_i_155/O
                         net (fo=2, routed)           0.633    17.294    fb_a_dat_in[6]_i_155_n_0
    SLICE_X57Y67         LUT5 (Prop_lut5_I0_O)        0.124    17.418 r  fb_a_dat_in[6]_i_159/O
                         net (fo=1, routed)           0.000    17.418    fb_a_dat_in[6]_i_159_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.816 r  fb_a_dat_in_reg[6]_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.816    fb_a_dat_in_reg[6]_i_123_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.044 r  fb_a_dat_in_reg[6]_i_107/CO[2]
                         net (fo=3, routed)           0.697    18.741    fb_a_dat_in_reg[6]_i_107_n_1
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.313    19.054 f  fb_a_dat_in[6]_i_82/O
                         net (fo=3, routed)           0.292    19.345    fb_a_dat_in[6]_i_82_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124    19.469 r  fb_a_dat_in[5]_i_58/O
                         net (fo=1, routed)           0.756    20.226    fb_a_dat_in[5]_i_58_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I4_O)        0.124    20.350 r  fb_a_dat_in[5]_i_34/O
                         net (fo=1, routed)           0.598    20.948    fb_a_dat_in[5]_i_34_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124    21.072 r  fb_a_dat_in[5]_i_14/O
                         net (fo=2, routed)           0.866    21.938    fb_a_dat_in[5]_i_14_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.062 r  fb_a_dat_in[4]_i_12/O
                         net (fo=1, routed)           0.857    22.919    ram0/cursor_reg[1]_rep__1_5
    SLICE_X55Y74         LUT6 (Prop_lut6_I1_O)        0.124    23.043 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.433    23.476    keyboard0/objtab_reg[7]
    SLICE_X55Y74         LUT6 (Prop_lut6_I3_O)        0.124    23.600 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    23.600    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.562    98.991    
                         clock uncertainty           -0.165    98.826    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.029    98.855    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.855    
                         arrival time                         -23.600    
  -------------------------------------------------------------------
                         slack                                 75.255    

Slack (MET) :             75.263ns  (required time - arrival time)
  Source:                 length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        24.618ns  (logic 8.096ns (32.886%)  route 16.522ns (67.114%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.550    -0.962    clk_cpu
    SLICE_X51Y67         FDRE                                         r  length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  length_reg[9]/Q
                         net (fo=51, routed)          2.902     2.396    length_reg_n_0_[9]
    SLICE_X49Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.520 r  fb_a_dat_in[0]_i_416/O
                         net (fo=2, routed)           0.636     3.156    fb_a_dat_in[0]_i_416_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.552 r  fb_a_dat_in_reg[6]_i_238/CO[3]
                         net (fo=1, routed)           0.000     3.552    fb_a_dat_in_reg[6]_i_238_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.669 r  fb_a_dat_in_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000     3.669    fb_a_dat_in_reg[6]_i_228_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.908 r  fb_a_dat_in_reg[6]_i_213/O[2]
                         net (fo=10, routed)          1.091     4.998    fb_a_dat_in_reg[6]_i_213_n_5
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.301     5.299 r  fb_a_dat_in[6]_i_227/O
                         net (fo=1, routed)           0.000     5.299    fb_a_dat_in[6]_i_227_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.846 r  fb_a_dat_in_reg[6]_i_212/O[2]
                         net (fo=1, routed)           0.688     6.534    fb_a_dat_in_reg[6]_i_212_n_5
    SLICE_X54Y66         LUT2 (Prop_lut2_I1_O)        0.302     6.836 r  fb_a_dat_in[6]_i_216/O
                         net (fo=1, routed)           0.000     6.836    fb_a_dat_in[6]_i_216_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.414 r  fb_a_dat_in_reg[6]_i_176/O[2]
                         net (fo=1, routed)           0.812     8.225    fb_a_dat_in_reg[6]_i_176_n_5
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301     8.526 r  fb_a_dat_in[6]_i_145/O
                         net (fo=1, routed)           0.000     8.526    fb_a_dat_in[6]_i_145_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.924 r  fb_a_dat_in_reg[6]_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.924    fb_a_dat_in_reg[6]_i_121_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.258 f  fb_a_dat_in_reg[6]_i_111/O[1]
                         net (fo=1, routed)           0.964    10.222    fb_a_dat_in_reg[6]_i_111_n_6
    SLICE_X56Y68         LUT1 (Prop_lut1_I0_O)        0.303    10.525 r  fb_a_dat_in[6]_i_138/O
                         net (fo=1, routed)           0.000    10.525    fb_a_dat_in[6]_i_138_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    10.843 r  fb_a_dat_in_reg[6]_i_110/CO[2]
                         net (fo=54, routed)          2.007    12.850    fb_a_dat_in_reg[6]_i_110_n_1
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.310    13.160 r  fb_a_dat_in[6]_i_195/O
                         net (fo=1, routed)           0.472    13.632    fb_a_dat_in[6]_i_195_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.169 r  fb_a_dat_in_reg[6]_i_164/O[2]
                         net (fo=3, routed)           0.584    14.753    fb_a_dat_in_reg[6]_i_164_n_5
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.302    15.055 r  fb_a_dat_in[6]_i_166/O
                         net (fo=1, routed)           0.000    15.055    fb_a_dat_in[6]_i_166_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.303 r  fb_a_dat_in_reg[6]_i_130/O[2]
                         net (fo=2, routed)           1.056    16.358    fb_a_dat_in_reg[6]_i_130_n_5
    SLICE_X56Y65         LUT4 (Prop_lut4_I0_O)        0.302    16.660 r  fb_a_dat_in[6]_i_155/O
                         net (fo=2, routed)           0.633    17.294    fb_a_dat_in[6]_i_155_n_0
    SLICE_X57Y67         LUT5 (Prop_lut5_I0_O)        0.124    17.418 r  fb_a_dat_in[6]_i_159/O
                         net (fo=1, routed)           0.000    17.418    fb_a_dat_in[6]_i_159_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.816 r  fb_a_dat_in_reg[6]_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.816    fb_a_dat_in_reg[6]_i_123_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.044 r  fb_a_dat_in_reg[6]_i_107/CO[2]
                         net (fo=3, routed)           0.830    18.873    fb_a_dat_in_reg[6]_i_107_n_1
    SLICE_X58Y69         LUT5 (Prop_lut5_I0_O)        0.313    19.186 r  fb_a_dat_in[2]_i_213/O
                         net (fo=2, routed)           0.955    20.142    fb_a_dat_in[2]_i_213_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.266 r  fb_a_dat_in[0]_i_88/O
                         net (fo=1, routed)           0.954    21.220    fb_a_dat_in[0]_i_88_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I5_O)        0.124    21.344 r  fb_a_dat_in[0]_i_44/O
                         net (fo=1, routed)           0.546    21.890    ram0/op1_type_reg[0]_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.124    22.014 r  ram0/fb_a_dat_in[0]_i_15/O
                         net (fo=1, routed)           1.230    23.244    ram0/fb_a_dat_in[0]_i_15_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    23.368 r  ram0/fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.165    23.533    ram0/fb_a_dat_in[0]_i_3_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    23.657 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    23.657    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.428    98.432    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.576    99.008    
                         clock uncertainty           -0.165    98.843    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.077    98.920    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -23.657    
  -------------------------------------------------------------------
                         slack                                 75.263    

Slack (MET) :             75.413ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        24.452ns  (logic 8.934ns (36.536%)  route 15.518ns (63.464%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 98.427 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.452    20.907    keyboard0/cursor_reg[10]
    SLICE_X40Y85         LUT5 (Prop_lut5_I1_O)        0.124    21.031 r  keyboard0/cursor[2]_i_16/O
                         net (fo=1, routed)           0.447    21.478    keyboard0/cursor[2]_i_16_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    21.602 f  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.444    22.046    keyboard0/cursor[2]_i_8_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.170 r  keyboard0/cursor[2]_i_3/O
                         net (fo=4, routed)           1.186    23.355    keyboard0/cursor[2]_i_3_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    23.479 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    23.479    keyboard0_n_43
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.423    98.427    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.600    99.027    
                         clock uncertainty           -0.165    98.862    
    SLICE_X39Y78         FDRE (Setup_fdre_C_D)        0.031    98.893    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.893    
                         arrival time                         -23.479    
  -------------------------------------------------------------------
                         slack                                 75.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.555    -0.626    clk_cpu
    SLICE_X45Y81         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  state_reg[2]/Q
                         net (fo=113, routed)         0.122    -0.363    ram0/state_reg[3]_2[2]
    SLICE_X44Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.318 r  ram0/state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.318    ram0_n_77
    SLICE_X44Y81         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X44Y81         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.092    -0.521    state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.977%)  route 0.108ns (34.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X42Y71         FDRE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  pc_reg[16]/Q
                         net (fo=5, routed)           0.108    -0.358    ram0/pc_reg[16]_0[16]
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  ram0/ram_addr[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.313    ram_addr[16]
    SLICE_X43Y71         FDRE                                         r  ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.819    -0.871    clk_cpu
    SLICE_X43Y71         FDRE                                         r  ram_addr_reg[16]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.091    -0.526    ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.252%)  route 0.133ns (41.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.560    -0.621    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y92         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/Q
                         net (fo=11, routed)          0.133    -0.347    keyboard0/ps2_keyboard_0/count_idle_reg__0[0]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    keyboard0/ps2_keyboard_0/p_0_in_0[5]
    SLICE_X28Y92         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.830    -0.860    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y92         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.092    -0.516    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.957%)  route 0.166ns (54.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X31Y85         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.317    keyboard0/ascii_reg_n_0_[1]
    SLICE_X33Y84         FDRE                                         r  keyboard0/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.823    -0.866    keyboard0/clk_cpu
    SLICE_X33Y84         FDRE                                         r  keyboard0/ascii_code_reg[1]/C
                         clock pessimism              0.256    -0.610    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.066    -0.544    keyboard0/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.923%)  route 0.180ns (56.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X31Y86         FDRE                                         r  keyboard0/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[2]/Q
                         net (fo=4, routed)           0.180    -0.303    keyboard0/ascii_reg_n_0_[2]
    SLICE_X34Y85         FDRE                                         r  keyboard0/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.823    -0.866    keyboard0/clk_cpu
    SLICE_X34Y85         FDRE                                         r  keyboard0/ascii_code_reg[2]/C
                         clock pessimism              0.275    -0.591    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.059    -0.532    keyboard0/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.555    -0.626    clk_cpu
    SLICE_X44Y81         FDRE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  state_reg[3]/Q
                         net (fo=81, routed)          0.149    -0.336    ram0/state_reg[3]_2[3]
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  ram0/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    ram0_n_78
    SLICE_X45Y81         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X45Y81         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X45Y81         FDRE (Hold_fdre_C_D)         0.091    -0.522    state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.318%)  route 0.132ns (38.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.554    -0.627    clk_cpu
    SLICE_X42Y68         FDRE                                         r  pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  pc_reg[7]/Q
                         net (fo=10, routed)          0.132    -0.331    ram0/pc_reg[16]_0[7]
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.286 r  ram0/ram_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    ram0_n_104
    SLICE_X43Y69         FDRE                                         r  ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.821    -0.869    clk_cpu
    SLICE_X43Y69         FDRE                                         r  ram_addr_reg[7]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.092    -0.522    ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/state_reg[1]/Q
                         net (fo=14, routed)          0.146    -0.334    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X15Y84         LUT5 (Prop_lut5_I3_O)        0.045    -0.289 r  keyboard0/ps2_keyboard_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    keyboard0/ps2_keyboard_0_n_2
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/C
                         clock pessimism              0.241    -0.621    
    SLICE_X15Y84         FDRE (Hold_fdre_C_D)         0.092    -0.529    keyboard0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.823%)  route 0.147ns (44.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/state_reg[1]/Q
                         net (fo=14, routed)          0.147    -0.333    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  keyboard0/ps2_keyboard_0/shift_l_i_1/O
                         net (fo=1, routed)           0.000    -0.288    keyboard0/ps2_keyboard_0_n_13
    SLICE_X15Y84         FDRE                                         r  keyboard0/shift_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/shift_l_reg/C
                         clock pessimism              0.241    -0.621    
    SLICE_X15Y84         FDRE (Hold_fdre_C_D)         0.091    -0.530    keyboard0/shift_l_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/prev_ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.737%)  route 0.189ns (57.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X31Y85         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[1]/Q
                         net (fo=4, routed)           0.189    -0.294    keyboard0/ascii_reg_n_0_[1]
    SLICE_X34Y84         FDRE                                         r  keyboard0/prev_ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X34Y84         FDRE                                         r  keyboard0/prev_ascii_reg[1]/C
                         clock pessimism              0.275    -0.592    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.052    -0.540    keyboard0/prev_ascii_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y72     abbreviations_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y76     abbreviations_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y76     abbreviations_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y71     abbreviations_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y71     abbreviations_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y71     abbreviations_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y71     abbreviations_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y72     abbreviations_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y71     abbreviations_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y71     abbreviations_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y71     abbreviations_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y71     abbreviations_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y71     objtab_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y71     objtab_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y71     objtab_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y71     checksum_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y71     checksum_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y70     checksum_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y72     abbreviations_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y72     abbreviations_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y72     abbreviations_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y77     objtab_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y77     objtab_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y75     checksum_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y70     checksum_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y70     checksum_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y70     checksum_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y70     checksum_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider
  To Clock:  clkfbout_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider_1
  To Clock:  clk108M_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 2.477ns (30.066%)  route 5.761ns (69.934%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 7.695 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.695     2.035    vga0/v_count[10]_i_2_n_0
    SLICE_X32Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.159 r  vga0/g0_b0_i_2/O
                         net (fo=91, routed)          1.466     3.626    vga0/sel[1]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.750 f  vga0/g29_b6/O
                         net (fo=1, routed)           0.000     3.750    vga0/g29_b6_n_0
    SLICE_X33Y58         MUXF7 (Prop_muxf7_I1_O)      0.245     3.995 f  vga0/vgaRed_reg[0]_i_88/O
                         net (fo=1, routed)           0.000     3.995    vga0/vgaRed_reg[0]_i_88_n_0
    SLICE_X33Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     4.099 f  vga0/vgaRed_reg[0]_i_29/O
                         net (fo=1, routed)           0.950     5.049    vga0/vgaRed_reg[0]_i_29_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.316     5.365 f  vga0/vgaRed[0]_i_13/O
                         net (fo=1, routed)           0.804     6.169    vga0/vgaRed[0]_i_13_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.293 r  vga0/vgaRed[0]_i_6/O
                         net (fo=1, routed)           0.000     6.293    vga0/vgaRed[0]_i_6_n_0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.209     6.502 r  vga0/vgaRed_reg[0]_i_2/O
                         net (fo=1, routed)           0.474     6.976    vga0/vgaRed_reg[0]_i_2_n_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.297     7.273 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.273    vga0/vgaRed[0]_i_1_n_0
    SLICE_X33Y61         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.432     7.695    vga0/clk108M
    SLICE_X33Y61         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.491     8.186    
                         clock uncertainty           -0.114     8.072    
    SLICE_X33Y61         FDRE (Setup_fdre_C_D)        0.029     8.101    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 3.289ns (46.022%)  route 3.858ns (53.978%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.430 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.430    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.753 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.608     4.361    vga0/v_count_reg[6]_0[2]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.065 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.065    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.287 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.569     5.856    vga0/fbOutAddr0[13]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.325     6.181 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.181    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.114     8.067    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.075     8.142    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 3.009ns (43.173%)  route 3.961ns (56.827%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.744 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.744    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.966 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.713     5.679    vga0/fbOutAddr0[9]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.325     6.004 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     6.004    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.114     8.067    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.075     8.142    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 3.111ns (45.100%)  route 3.787ns (54.900%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.430 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.430    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.649 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.460     4.109    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     4.984 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.646     5.630    vga0/fbOutAddr0[11]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.302     5.932 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.932    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.114     8.067    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031     8.098    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 3.099ns (45.939%)  route 3.647ns (54.061%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.744 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.744    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.078 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.399     5.477    vga0/fbOutAddr0[10]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.303     5.780 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.780    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.114     8.067    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.029     8.096    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 3.081ns (45.697%)  route 3.661ns (54.303%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 7.691 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.744 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.744    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.057 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.413     5.470    vga0/fbOutAddr0[12]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.306     5.776 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.776    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.428     7.691    vga0/clk108M
    SLICE_X32Y66         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.491     8.182    
                         clock uncertainty           -0.114     8.068    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.029     8.097    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.637ns (40.265%)  route 3.912ns (59.735%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 7.692 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.591 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.664     5.255    vga0/fbOutAddr0[8]
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.328     5.583 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.583    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.429     7.692    vga0/clk108M
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.491     8.183    
                         clock uncertainty           -0.114     8.069    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.118     8.187    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 2.268ns (37.468%)  route 3.785ns (62.532%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 7.692 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.127 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.580     3.707    vga0/fbOutAddr1_0[7]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.306     4.013 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.013    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.261 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.524     4.785    vga0/fbOutAddr0[7]
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.302     5.087 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.087    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.429     7.692    vga0/clk108M
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.491     8.183    
                         clock uncertainty           -0.114     8.069    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.077     8.146    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 2.135ns (38.242%)  route 3.448ns (61.758%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.763     2.104    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     2.228 r  vga0/fbOutAddr[9]_i_7/O
                         net (fo=1, routed)           0.000     2.228    vga0/fbOutAddr[9]_i_7_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.480 r  vga0/fbOutAddr_reg[9]_i_2/O[0]
                         net (fo=3, routed)           0.755     3.235    vga0/fbOutAddr1_0[6]
    SLICE_X31Y65         LUT4 (Prop_lut4_I0_O)        0.295     3.530 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.530    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.757 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.557     4.314    vga0/fbOutAddr0[6]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.303     4.617 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.617    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.114     8.067    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031     8.098    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.306ns (25.292%)  route 3.858ns (74.708%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.892     2.233    vga0/v_count[10]_i_2_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I0_O)        0.124     2.357 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.440     2.797    vga0/v_count3_out[10]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.501     3.421    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.545 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.652     4.198    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.114     8.067    
    SLICE_X33Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.862    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  3.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.556    -0.625    vga0/clk108M
    SLICE_X35Y65         FDRE                                         r  vga0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.145    -0.340    vga0/v_count_reg_n_0_[4]
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.295 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    vga0/v_count[5]_i_2_n_0
    SLICE_X34Y65         FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.822    -0.867    vga0/clk108M
    SLICE_X34Y65         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.120    -0.492    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.486%)  route 0.155ns (45.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X31Y65         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.155    -0.328    vga0/h_count_reg_n_0_[9]
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.283 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.283    vga0/h_count[10]_i_2_n_0
    SLICE_X33Y65         FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.823    -0.866    vga0/clk108M
    SLICE_X33Y65         FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.256    -0.610    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.091    -0.519    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.122%)  route 0.158ns (45.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.158    -0.326    vga0/v_count_reg_n_0_[0]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.045    -0.281 r  vga0/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    vga0/v_count[1]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  vga0/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.823    -0.866    vga0/clk108M
    SLICE_X36Y65         FDRE                                         r  vga0/v_count_reg[1]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.091    -0.520    vga0/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.943%)  route 0.364ns (72.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X29Y65         FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.364    -0.120    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.546    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.363    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga0/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X30Y64         FDRE                                         r  vga0/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga0/char_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.297    vga0/char[4]
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.252 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.252    vga0/char[4]_i_1_n_0
    SLICE_X30Y64         FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.865    vga0/clk108M
    SLICE_X30Y64         FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.120    -0.504    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.802%)  route 0.418ns (69.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X36Y64         FDRE                                         r  vga0/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/v_count_reg[3]/Q
                         net (fo=14, routed)          0.231    -0.253    vga0/v_count_reg_n_0_[3]
    SLICE_X36Y66         LUT5 (Prop_lut5_I2_O)        0.045    -0.208 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.187    -0.020    vga0/v_count3_out[4]
    SLICE_X35Y65         FDRE                                         r  vga0/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.822    -0.867    vga0/clk108M
    SLICE_X35Y65         FDRE                                         r  vga0/v_count_reg[4]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.070    -0.293    vga0/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.468%)  route 0.199ns (58.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y67          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.199    -0.283    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X8Y67          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.864    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y67          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.052    -0.558    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X32Y63         FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/h_count_reg[1]/Q
                         net (fo=28, routed)          0.208    -0.275    vga0/h_count_reg_n_0_[1]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.042    -0.233 r  vga0/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga0/h_count[1]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  vga0/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.865    vga0/clk108M
    SLICE_X32Y63         FDRE                                         r  vga0/h_count_reg[1]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.105    -0.519    vga0/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga0/char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X29Y64         FDRE                                         r  vga0/char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/char_reg[2]/Q
                         net (fo=1, routed)           0.195    -0.288    vga0/char[2]
    SLICE_X29Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  vga0/char[2]_i_1/O
                         net (fo=111, routed)         0.000    -0.243    vga0/char[2]_i_1_n_0
    SLICE_X29Y64         FDRE                                         r  vga0/char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X29Y64         FDRE                                         r  vga0/char_reg[2]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X29Y64         FDRE (Hold_fdre_C_D)         0.091    -0.533    vga0/char_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.852%)  route 0.211ns (53.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X36Y65         FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/v_count_reg[1]/Q
                         net (fo=17, routed)          0.211    -0.272    vga0/v_count_reg_n_0_[1]
    SLICE_X36Y64         LUT4 (Prop_lut4_I1_O)        0.045    -0.227 r  vga0/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga0/v_count[3]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  vga0/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.865    vga0/clk108M
    SLICE_X36Y64         FDRE                                         r  vga0/v_count_reg[3]/C
                         clock pessimism              0.256    -0.609    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.091    -0.518    vga0/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108M_ClockDivider_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y15     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y26     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y14     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y64     vga0/char_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y64     vga0/char_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y64     vga0/char_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y64     vga0/char_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X30Y64     vga0/char_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y64     vga0/char_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y64     vga0/char_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y64     vga0/char_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y64     vga0/char_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y64     vga0/char_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y64     vga0/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y63     vga0/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y64     vga0/h_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y67     vga0/v_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y64     vga0/v_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y67     vga0/fbOutAddr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y67     vga0/fbOutAddr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y66     vga0/fbOutAddr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y66     vga0/fbOutAddr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y67     vga0/fbOutAddr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y66     vga0/fbOutAddr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y66     vga0/fbOutAddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y66     vga0/fbOutAddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y67     vga0/fbOutAddr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y67     vga0/fbOutAddr_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       48.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.621ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.642ns (48.705%)  route 0.676ns (51.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 48.427 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.537    -0.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518    -0.457 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.676     0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.124     0.343 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.423    48.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.598    49.025    
                         clock uncertainty           -0.142    48.883    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.081    48.964    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                 48.621    

Slack (MET) :             48.714ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.765ns (60.603%)  route 0.497ns (39.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 48.427 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.537    -0.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.478    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.497     0.000    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.287     0.287 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.287    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.423    48.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.598    49.025    
                         clock uncertainty           -0.142    48.883    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.118    49.001    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                 48.714    

Slack (MET) :             48.736ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.642ns (53.522%)  route 0.558ns (46.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 48.427 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.537    -0.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518    -0.457 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.558     0.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.124     0.225 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.225    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.423    48.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.598    49.025    
                         clock uncertainty           -0.142    48.883    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.077    48.960    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.960    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                 48.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.200    -0.267    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.045    -0.222 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.120    -0.510    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.000%)  route 0.180ns (42.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.180    -0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.101    -0.201 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.131    -0.499    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.123%)  route 0.244ns (53.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.244    -0.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.045    -0.177 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.121    -0.509    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2cpu_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y15     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y26     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y14     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y74      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        7.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.300ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 3.123ns (34.843%)  route 5.840ns (65.157%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.609    -0.903    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.551 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.825     3.376    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     3.500 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.500    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     3.747 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.116     5.863    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.298     6.161 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.899     8.060    ram0/douta[4]
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.123    15.462    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)       -0.102    15.360    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  7.300    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 3.089ns (34.964%)  route 5.746ns (65.036%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.636     3.189    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[2]
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.313 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.313    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     3.525 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.858    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.299     6.157 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           1.776     7.934    ram0/douta[2]
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[2]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.123    15.462    
    SLICE_X46Y66         FDRE (Setup_fdre_C_D)       -0.056    15.406    ram0/dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.406    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 3.213ns (35.999%)  route 5.712ns (64.001%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.607    -0.905    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.729     3.278    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27[3]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.402    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     3.616 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.950    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.247 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.650     7.896    ram0/douta[3]
    SLICE_X49Y67         LUT4 (Prop_lut4_I0_O)        0.124     8.020 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.020    ram0/tmp[11]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.433    15.104    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.587    
                         clock uncertainty           -0.123    15.464    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.029    15.493    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.534ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 3.117ns (35.549%)  route 5.651ns (64.451%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.922     3.475    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[5]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.599 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.599    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I0_O)      0.241     3.840 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.204     6.044    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.298     6.342 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.525     7.867    ram0/douta[5]
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.123    15.462    
    SLICE_X46Y66         FDRE (Setup_fdre_C_D)       -0.061    15.401    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                  7.534    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 3.241ns (36.753%)  route 5.577ns (63.247%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.922     3.475    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[5]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.599 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.599    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I0_O)      0.241     3.840 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.204     6.044    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.298     6.342 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.451     7.793    ram0/douta[5]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.917 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     7.917    ram0/tmp[13]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.123    15.462    
    SLICE_X52Y69         FDRE (Setup_fdre_C_D)        0.077    15.539    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.539    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 3.208ns (36.657%)  route 5.543ns (63.343%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.632     3.185    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.309 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.309    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I0_O)      0.209     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.980     5.498    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.297     5.795 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.931     7.726    ram0/douta[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.850 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     7.850    ram0/tmp[8]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.433    15.104    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.484    15.587    
                         clock uncertainty           -0.123    15.464    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.032    15.496    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 3.213ns (36.739%)  route 5.532ns (63.261%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 15.105 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.612    -0.900    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.554 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.591     3.145    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28[1]
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.269 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.269    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     3.483 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.816    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.113 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.608     7.721    ram0/douta[1]
    SLICE_X49Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.845 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     7.845    ram0/tmp[9]_i_1_n_0
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.105    ram0/CLK
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.588    
                         clock uncertainty           -0.123    15.465    
    SLICE_X49Y66         FDRE (Setup_fdre_C_D)        0.029    15.494    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 3.089ns (35.668%)  route 5.572ns (64.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.607    -0.905    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.729     3.278    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27[3]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.402    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     3.616 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.950    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.247 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.509     7.755    ram0/douta[3]
    SLICE_X46Y67         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.430    15.101    ram0/CLK
    SLICE_X46Y67         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.584    
                         clock uncertainty           -0.123    15.461    
    SLICE_X46Y67         FDRE (Setup_fdre_C_D)       -0.056    15.405    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 3.238ns (36.953%)  route 5.524ns (63.047%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.790     3.343    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[6]
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.467 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.467    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I0_O)      0.238     3.705 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           2.245     5.950    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.248 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.489     7.737    ram0/douta[6]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.861 r  ram0/tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     7.861    ram0/tmp[14]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[14]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.123    15.462    
    SLICE_X52Y69         FDRE (Setup_fdre_C_D)        0.081    15.543    ram0/tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.682    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 3.084ns (36.157%)  route 5.446ns (63.843%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.103 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.632     3.185    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.309 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.309    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I0_O)      0.209     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.980     5.498    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.297     5.795 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.833     7.628    ram0/douta[0]
    SLICE_X47Y65         FDRE                                         r  ram0/dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.432    15.103    ram0/CLK
    SLICE_X47Y65         FDRE                                         r  ram0/dat_r_reg[0]/C
                         clock pessimism              0.484    15.586    
                         clock uncertainty           -0.123    15.463    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)       -0.067    15.396    ram0/dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  7.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.418%)  route 0.169ns (54.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[12]/Q
                         net (fo=2, routed)           0.169    -0.313    ram0/tmp_reg_n_0_[12]
    SLICE_X52Y67         FDRE                                         r  ram0/dat_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.863    ram0/CLK
    SLICE_X52Y67         FDRE                                         r  ram0/dat_r_reg[12]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.059    -0.529    ram0/dat_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.215%)  route 0.210ns (59.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.210    -0.273    ram0/tmp_reg_n_0_[8]
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.088    -0.501    ram0/dat_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (51.005%)  route 0.158ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X54Y80         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/FSM_onehot_state_reg[3]/Q
                         net (fo=35, routed)          0.158    -0.304    ram0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X54Y80         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.865    ram0/CLK
    SLICE_X54Y80         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.083    -0.542    ram0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X43Y64         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.313    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X43Y64         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X43Y64         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.066    -0.558    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.538%)  route 0.235ns (62.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.235    -0.248    ram0/tmp_reg_n_0_[11]
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[11]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.090    -0.499    ram0/dat_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/tmp_reg[9]/Q
                         net (fo=2, routed)           0.168    -0.313    ram0/tmp_reg_n_0_[9]
    SLICE_X49Y66         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    ram0/tmp[9]_i_1_n_0
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.863    ram0/CLK
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.091    -0.531    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.314    ram0/tmp_reg_n_0_[11]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.269 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    ram0/tmp[11]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.091    -0.532    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.175    -0.286    ram0/tmp_reg_n_0_[13]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.045    -0.241 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    ram0/tmp[13]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.865    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.120    -0.505    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.170    -0.312    ram0/tmp_reg_n_0_[8]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.267 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    ram0/tmp[8]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.092    -0.531    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.448%)  route 0.392ns (73.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.552    -0.629    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram0/ram_addr_reg[11]/Q
                         net (fo=32, routed)          0.392    -0.096    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.867    -0.822    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.548    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.365    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk6cpu_ClockDivider_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y14     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y14     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y15     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y15     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y7      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y7      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y64     ram0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y64     ram0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y64     ram0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y64     ram0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     ram0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     ram0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     ram0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     ram0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     ram0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     ram0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y64     ram0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y64     ram0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X47Y65     ram0/dat_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X50Y68     ram0/dat_r_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X50Y68     ram0/dat_r_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X47Y66     ram0/dat_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y66     ram0/dat_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y67     ram0/dat_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X47Y66     ram0/dat_r_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y66     ram0/dat_r_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       74.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        25.728ns  (logic 8.934ns (34.725%)  route 16.794ns (65.275%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.947    21.402    cursor[13]_i_16_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.526 f  cursor[11]_i_10/O
                         net (fo=1, routed)           0.809    22.335    keyboard0/cursor_reg[13]_11
    SLICE_X42Y87         LUT6 (Prop_lut6_I2_O)        0.124    22.459 r  keyboard0/cursor[11]_i_6/O
                         net (fo=1, routed)           1.094    23.553    keyboard0/cursor[11]_i_6_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    23.677 r  keyboard0/cursor[11]_i_2/O
                         net (fo=1, routed)           0.954    24.631    keyboard0/cursor[11]_i_2_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.755 r  keyboard0/cursor[11]_i_1/O
                         net (fo=1, routed)           0.000    24.755    keyboard0_n_11
    SLICE_X44Y78         FDRE                                         r  cursor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.426    98.430    clk_cpu
    SLICE_X44Y78         FDRE                                         r  cursor_reg[11]/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.156    98.836    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)        0.031    98.867    cursor_reg[11]
  -------------------------------------------------------------------
                         required time                         98.867    
                         arrival time                         -24.755    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.118ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        25.788ns  (logic 9.058ns (35.124%)  route 16.730ns (64.876%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.601    21.056    keyboard0/cursor_reg[10]
    SLICE_X40Y85         LUT5 (Prop_lut5_I1_O)        0.124    21.180 r  keyboard0/cursor[9]_i_11/O
                         net (fo=1, routed)           0.715    21.896    keyboard0/cursor[9]_i_11_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.020 f  keyboard0/cursor[9]_i_10/O
                         net (fo=1, routed)           0.953    22.972    keyboard0/cursor[9]_i_10_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I2_O)        0.124    23.096 f  keyboard0/cursor[9]_i_4/O
                         net (fo=1, routed)           0.801    23.897    keyboard0/cursor[9]_i_4_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.021 r  keyboard0/cursor[9]_i_2/O
                         net (fo=1, routed)           0.670    24.691    keyboard0/cursor[9]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124    24.815 r  keyboard0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    24.815    keyboard0_n_13
    SLICE_X38Y82         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X38Y82         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.577    99.008    
                         clock uncertainty           -0.156    98.852    
    SLICE_X38Y82         FDRE (Setup_fdre_C_D)        0.081    98.933    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.933    
                         arrival time                         -24.815    
  -------------------------------------------------------------------
                         slack                                 74.118    

Slack (MET) :             74.260ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        25.576ns  (logic 9.058ns (35.416%)  route 16.518ns (64.584%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 98.427 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.686    21.141    keyboard0/cursor_reg[10]
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    21.265 r  keyboard0/cursor[3]_i_7/O
                         net (fo=1, routed)           0.919    22.184    keyboard0/cursor[3]_i_7_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.308 f  keyboard0/cursor[3]_i_5/O
                         net (fo=1, routed)           0.588    22.897    keyboard0/cursor[3]_i_5_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124    23.021 f  keyboard0/cursor[3]_i_4/O
                         net (fo=1, routed)           0.811    23.832    keyboard0/cursor[3]_i_4_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  keyboard0/cursor[3]_i_2/O
                         net (fo=1, routed)           0.523    24.479    keyboard0/cursor[3]_i_2_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.124    24.603 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    24.603    keyboard0_n_19
    SLICE_X40Y77         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.423    98.427    clk_cpu
    SLICE_X40Y77         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.562    98.989    
                         clock uncertainty           -0.156    98.833    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029    98.862    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.862    
                         arrival time                         -24.603    
  -------------------------------------------------------------------
                         slack                                 74.260    

Slack (MET) :             74.303ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        25.536ns  (logic 9.058ns (35.472%)  route 16.478ns (64.528%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.454    20.909    keyboard0/cursor_reg[10]
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.124    21.033 r  keyboard0/cursor[4]_i_29/O
                         net (fo=1, routed)           0.947    21.981    keyboard0/cursor[4]_i_29_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    22.105 f  keyboard0/cursor[4]_i_18/O
                         net (fo=1, routed)           0.813    22.918    keyboard0/cursor[4]_i_18_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.042 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.829    23.871    keyboard0/cursor[4]_i_6_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124    23.995 r  keyboard0/cursor[4]_i_2/O
                         net (fo=1, routed)           0.444    24.439    keyboard0/cursor[4]_i_2_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124    24.563 r  keyboard0/cursor[4]_i_1/O
                         net (fo=1, routed)           0.000    24.563    keyboard0_n_18
    SLICE_X40Y79         FDRE                                         r  cursor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.426    98.430    clk_cpu
    SLICE_X40Y79         FDRE                                         r  cursor_reg[4]/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.156    98.836    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.029    98.865    cursor_reg[4]
  -------------------------------------------------------------------
                         required time                         98.865    
                         arrival time                         -24.563    
  -------------------------------------------------------------------
                         slack                                 74.303    

Slack (MET) :             74.517ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        25.335ns  (logic 9.058ns (35.753%)  route 16.277ns (64.247%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=4 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 98.428 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.814    21.270    keyboard0/cursor_reg[10]
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124    21.394 r  keyboard0/cursor[7]_i_6/O
                         net (fo=1, routed)           0.975    22.368    keyboard0/cursor[7]_i_6_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I0_O)        0.124    22.492 f  keyboard0/cursor[7]_i_4/O
                         net (fo=1, routed)           0.724    23.216    keyboard0/cursor[7]_i_4_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    23.340 r  keyboard0/cursor[7]_i_3/O
                         net (fo=1, routed)           0.280    23.620    keyboard0/cursor[7]_i_3_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.744 f  keyboard0/cursor[7]_i_2/O
                         net (fo=1, routed)           0.494    24.238    keyboard0/cursor[7]_i_2_n_0
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.124    24.362 r  keyboard0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    24.362    keyboard0_n_15
    SLICE_X39Y80         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.424    98.428    clk_cpu
    SLICE_X39Y80         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.577    99.005    
                         clock uncertainty           -0.156    98.849    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.029    98.878    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.878    
                         arrival time                         -24.362    
  -------------------------------------------------------------------
                         slack                                 74.517    

Slack (MET) :             74.646ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        25.256ns  (logic 9.058ns (35.865%)  route 16.198ns (64.135%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.810    21.265    keyboard0/cursor_reg[10]
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124    21.389 r  keyboard0/cursor[8]_i_10/O
                         net (fo=1, routed)           0.625    22.014    keyboard0/cursor[8]_i_10_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.138 f  keyboard0/cursor[8]_i_9/O
                         net (fo=1, routed)           0.981    23.119    keyboard0/cursor[8]_i_9_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I2_O)        0.124    23.243 f  keyboard0/cursor[8]_i_4/O
                         net (fo=1, routed)           0.627    23.870    keyboard0/cursor[8]_i_4_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    23.994 r  keyboard0/cursor[8]_i_2/O
                         net (fo=1, routed)           0.165    24.159    keyboard0/cursor[8]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124    24.283 r  keyboard0/cursor[8]_i_1/O
                         net (fo=1, routed)           0.000    24.283    keyboard0_n_14
    SLICE_X38Y82         FDRE                                         r  cursor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X38Y82         FDRE                                         r  cursor_reg[8]/C
                         clock pessimism              0.577    99.008    
                         clock uncertainty           -0.156    98.852    
    SLICE_X38Y82         FDRE (Setup_fdre_C_D)        0.077    98.929    cursor_reg[8]
  -------------------------------------------------------------------
                         required time                         98.929    
                         arrival time                         -24.283    
  -------------------------------------------------------------------
                         slack                                 74.646    

Slack (MET) :             74.996ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        24.892ns  (logic 8.934ns (35.891%)  route 15.958ns (64.109%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.538    20.994    keyboard0/cursor_reg[10]
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.124    21.118 r  keyboard0/cursor[6]_i_5/O
                         net (fo=1, routed)           0.843    21.960    keyboard0/cursor[6]_i_5_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124    22.084 f  keyboard0/cursor[6]_i_3/O
                         net (fo=1, routed)           1.005    23.089    keyboard0/cursor[6]_i_3_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.213 r  keyboard0/cursor[6]_i_2/O
                         net (fo=1, routed)           0.582    23.795    keyboard0/cursor[6]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    23.919 r  keyboard0/cursor[6]_i_1/O
                         net (fo=1, routed)           0.000    23.919    keyboard0_n_16
    SLICE_X42Y78         FDRE                                         r  cursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X42Y78         FDRE                                         r  cursor_reg[6]/C
                         clock pessimism              0.562    98.991    
                         clock uncertainty           -0.156    98.835    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)        0.079    98.914    cursor_reg[6]
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                         -23.919    
  -------------------------------------------------------------------
                         slack                                 74.996    

Slack (MET) :             75.264ns  (required time - arrival time)
  Source:                 length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        24.562ns  (logic 8.220ns (33.467%)  route 16.342ns (66.533%))
  Logic Levels:           28  (CARRY4=12 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.550    -0.962    clk_cpu
    SLICE_X51Y67         FDRE                                         r  length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  length_reg[9]/Q
                         net (fo=51, routed)          2.902     2.396    length_reg_n_0_[9]
    SLICE_X49Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.520 r  fb_a_dat_in[0]_i_416/O
                         net (fo=2, routed)           0.636     3.156    fb_a_dat_in[0]_i_416_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.552 r  fb_a_dat_in_reg[6]_i_238/CO[3]
                         net (fo=1, routed)           0.000     3.552    fb_a_dat_in_reg[6]_i_238_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.669 r  fb_a_dat_in_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000     3.669    fb_a_dat_in_reg[6]_i_228_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.908 r  fb_a_dat_in_reg[6]_i_213/O[2]
                         net (fo=10, routed)          1.091     4.998    fb_a_dat_in_reg[6]_i_213_n_5
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.301     5.299 r  fb_a_dat_in[6]_i_227/O
                         net (fo=1, routed)           0.000     5.299    fb_a_dat_in[6]_i_227_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.846 r  fb_a_dat_in_reg[6]_i_212/O[2]
                         net (fo=1, routed)           0.688     6.534    fb_a_dat_in_reg[6]_i_212_n_5
    SLICE_X54Y66         LUT2 (Prop_lut2_I1_O)        0.302     6.836 r  fb_a_dat_in[6]_i_216/O
                         net (fo=1, routed)           0.000     6.836    fb_a_dat_in[6]_i_216_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.414 r  fb_a_dat_in_reg[6]_i_176/O[2]
                         net (fo=1, routed)           0.812     8.225    fb_a_dat_in_reg[6]_i_176_n_5
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301     8.526 r  fb_a_dat_in[6]_i_145/O
                         net (fo=1, routed)           0.000     8.526    fb_a_dat_in[6]_i_145_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.924 r  fb_a_dat_in_reg[6]_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.924    fb_a_dat_in_reg[6]_i_121_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.258 f  fb_a_dat_in_reg[6]_i_111/O[1]
                         net (fo=1, routed)           0.964    10.222    fb_a_dat_in_reg[6]_i_111_n_6
    SLICE_X56Y68         LUT1 (Prop_lut1_I0_O)        0.303    10.525 r  fb_a_dat_in[6]_i_138/O
                         net (fo=1, routed)           0.000    10.525    fb_a_dat_in[6]_i_138_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    10.843 r  fb_a_dat_in_reg[6]_i_110/CO[2]
                         net (fo=54, routed)          2.007    12.850    fb_a_dat_in_reg[6]_i_110_n_1
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.310    13.160 r  fb_a_dat_in[6]_i_195/O
                         net (fo=1, routed)           0.472    13.632    fb_a_dat_in[6]_i_195_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.169 r  fb_a_dat_in_reg[6]_i_164/O[2]
                         net (fo=3, routed)           0.584    14.753    fb_a_dat_in_reg[6]_i_164_n_5
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.302    15.055 r  fb_a_dat_in[6]_i_166/O
                         net (fo=1, routed)           0.000    15.055    fb_a_dat_in[6]_i_166_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.303 r  fb_a_dat_in_reg[6]_i_130/O[2]
                         net (fo=2, routed)           1.056    16.358    fb_a_dat_in_reg[6]_i_130_n_5
    SLICE_X56Y65         LUT4 (Prop_lut4_I0_O)        0.302    16.660 r  fb_a_dat_in[6]_i_155/O
                         net (fo=2, routed)           0.633    17.294    fb_a_dat_in[6]_i_155_n_0
    SLICE_X57Y67         LUT5 (Prop_lut5_I0_O)        0.124    17.418 r  fb_a_dat_in[6]_i_159/O
                         net (fo=1, routed)           0.000    17.418    fb_a_dat_in[6]_i_159_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.816 r  fb_a_dat_in_reg[6]_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.816    fb_a_dat_in_reg[6]_i_123_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.044 r  fb_a_dat_in_reg[6]_i_107/CO[2]
                         net (fo=3, routed)           0.697    18.741    fb_a_dat_in_reg[6]_i_107_n_1
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.313    19.054 f  fb_a_dat_in[6]_i_82/O
                         net (fo=3, routed)           0.292    19.345    fb_a_dat_in[6]_i_82_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124    19.469 r  fb_a_dat_in[5]_i_58/O
                         net (fo=1, routed)           0.756    20.226    fb_a_dat_in[5]_i_58_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I4_O)        0.124    20.350 r  fb_a_dat_in[5]_i_34/O
                         net (fo=1, routed)           0.598    20.948    fb_a_dat_in[5]_i_34_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124    21.072 r  fb_a_dat_in[5]_i_14/O
                         net (fo=2, routed)           0.866    21.938    fb_a_dat_in[5]_i_14_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.062 r  fb_a_dat_in[4]_i_12/O
                         net (fo=1, routed)           0.857    22.919    ram0/cursor_reg[1]_rep__1_5
    SLICE_X55Y74         LUT6 (Prop_lut6_I1_O)        0.124    23.043 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.433    23.476    keyboard0/objtab_reg[7]
    SLICE_X55Y74         LUT6 (Prop_lut6_I3_O)        0.124    23.600 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    23.600    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.562    98.991    
                         clock uncertainty           -0.156    98.835    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.029    98.864    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.864    
                         arrival time                         -23.600    
  -------------------------------------------------------------------
                         slack                                 75.264    

Slack (MET) :             75.273ns  (required time - arrival time)
  Source:                 length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        24.618ns  (logic 8.096ns (32.886%)  route 16.522ns (67.114%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.550    -0.962    clk_cpu
    SLICE_X51Y67         FDRE                                         r  length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  length_reg[9]/Q
                         net (fo=51, routed)          2.902     2.396    length_reg_n_0_[9]
    SLICE_X49Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.520 r  fb_a_dat_in[0]_i_416/O
                         net (fo=2, routed)           0.636     3.156    fb_a_dat_in[0]_i_416_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.552 r  fb_a_dat_in_reg[6]_i_238/CO[3]
                         net (fo=1, routed)           0.000     3.552    fb_a_dat_in_reg[6]_i_238_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.669 r  fb_a_dat_in_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000     3.669    fb_a_dat_in_reg[6]_i_228_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.908 r  fb_a_dat_in_reg[6]_i_213/O[2]
                         net (fo=10, routed)          1.091     4.998    fb_a_dat_in_reg[6]_i_213_n_5
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.301     5.299 r  fb_a_dat_in[6]_i_227/O
                         net (fo=1, routed)           0.000     5.299    fb_a_dat_in[6]_i_227_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.846 r  fb_a_dat_in_reg[6]_i_212/O[2]
                         net (fo=1, routed)           0.688     6.534    fb_a_dat_in_reg[6]_i_212_n_5
    SLICE_X54Y66         LUT2 (Prop_lut2_I1_O)        0.302     6.836 r  fb_a_dat_in[6]_i_216/O
                         net (fo=1, routed)           0.000     6.836    fb_a_dat_in[6]_i_216_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.414 r  fb_a_dat_in_reg[6]_i_176/O[2]
                         net (fo=1, routed)           0.812     8.225    fb_a_dat_in_reg[6]_i_176_n_5
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301     8.526 r  fb_a_dat_in[6]_i_145/O
                         net (fo=1, routed)           0.000     8.526    fb_a_dat_in[6]_i_145_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.924 r  fb_a_dat_in_reg[6]_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.924    fb_a_dat_in_reg[6]_i_121_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.258 f  fb_a_dat_in_reg[6]_i_111/O[1]
                         net (fo=1, routed)           0.964    10.222    fb_a_dat_in_reg[6]_i_111_n_6
    SLICE_X56Y68         LUT1 (Prop_lut1_I0_O)        0.303    10.525 r  fb_a_dat_in[6]_i_138/O
                         net (fo=1, routed)           0.000    10.525    fb_a_dat_in[6]_i_138_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    10.843 r  fb_a_dat_in_reg[6]_i_110/CO[2]
                         net (fo=54, routed)          2.007    12.850    fb_a_dat_in_reg[6]_i_110_n_1
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.310    13.160 r  fb_a_dat_in[6]_i_195/O
                         net (fo=1, routed)           0.472    13.632    fb_a_dat_in[6]_i_195_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.169 r  fb_a_dat_in_reg[6]_i_164/O[2]
                         net (fo=3, routed)           0.584    14.753    fb_a_dat_in_reg[6]_i_164_n_5
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.302    15.055 r  fb_a_dat_in[6]_i_166/O
                         net (fo=1, routed)           0.000    15.055    fb_a_dat_in[6]_i_166_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.303 r  fb_a_dat_in_reg[6]_i_130/O[2]
                         net (fo=2, routed)           1.056    16.358    fb_a_dat_in_reg[6]_i_130_n_5
    SLICE_X56Y65         LUT4 (Prop_lut4_I0_O)        0.302    16.660 r  fb_a_dat_in[6]_i_155/O
                         net (fo=2, routed)           0.633    17.294    fb_a_dat_in[6]_i_155_n_0
    SLICE_X57Y67         LUT5 (Prop_lut5_I0_O)        0.124    17.418 r  fb_a_dat_in[6]_i_159/O
                         net (fo=1, routed)           0.000    17.418    fb_a_dat_in[6]_i_159_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.816 r  fb_a_dat_in_reg[6]_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.816    fb_a_dat_in_reg[6]_i_123_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.044 r  fb_a_dat_in_reg[6]_i_107/CO[2]
                         net (fo=3, routed)           0.830    18.873    fb_a_dat_in_reg[6]_i_107_n_1
    SLICE_X58Y69         LUT5 (Prop_lut5_I0_O)        0.313    19.186 r  fb_a_dat_in[2]_i_213/O
                         net (fo=2, routed)           0.955    20.142    fb_a_dat_in[2]_i_213_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.266 r  fb_a_dat_in[0]_i_88/O
                         net (fo=1, routed)           0.954    21.220    fb_a_dat_in[0]_i_88_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I5_O)        0.124    21.344 r  fb_a_dat_in[0]_i_44/O
                         net (fo=1, routed)           0.546    21.890    ram0/op1_type_reg[0]_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.124    22.014 r  ram0/fb_a_dat_in[0]_i_15/O
                         net (fo=1, routed)           1.230    23.244    ram0/fb_a_dat_in[0]_i_15_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    23.368 r  ram0/fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.165    23.533    ram0/fb_a_dat_in[0]_i_3_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    23.657 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    23.657    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.428    98.432    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.576    99.008    
                         clock uncertainty           -0.156    98.852    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.077    98.929    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.929    
                         arrival time                         -23.657    
  -------------------------------------------------------------------
                         slack                                 75.273    

Slack (MET) :             75.423ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        24.452ns  (logic 8.934ns (36.536%)  route 15.518ns (63.464%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 98.427 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.452    20.907    keyboard0/cursor_reg[10]
    SLICE_X40Y85         LUT5 (Prop_lut5_I1_O)        0.124    21.031 r  keyboard0/cursor[2]_i_16/O
                         net (fo=1, routed)           0.447    21.478    keyboard0/cursor[2]_i_16_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    21.602 f  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.444    22.046    keyboard0/cursor[2]_i_8_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.170 r  keyboard0/cursor[2]_i_3/O
                         net (fo=4, routed)           1.186    23.355    keyboard0/cursor[2]_i_3_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    23.479 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    23.479    keyboard0_n_43
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.423    98.427    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.600    99.027    
                         clock uncertainty           -0.156    98.871    
    SLICE_X39Y78         FDRE (Setup_fdre_C_D)        0.031    98.902    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.902    
                         arrival time                         -23.479    
  -------------------------------------------------------------------
                         slack                                 75.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.555    -0.626    clk_cpu
    SLICE_X45Y81         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  state_reg[2]/Q
                         net (fo=113, routed)         0.122    -0.363    ram0/state_reg[3]_2[2]
    SLICE_X44Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.318 r  ram0/state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.318    ram0_n_77
    SLICE_X44Y81         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X44Y81         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.092    -0.521    state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.977%)  route 0.108ns (34.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X42Y71         FDRE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  pc_reg[16]/Q
                         net (fo=5, routed)           0.108    -0.358    ram0/pc_reg[16]_0[16]
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  ram0/ram_addr[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.313    ram_addr[16]
    SLICE_X43Y71         FDRE                                         r  ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.819    -0.871    clk_cpu
    SLICE_X43Y71         FDRE                                         r  ram_addr_reg[16]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.091    -0.526    ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.252%)  route 0.133ns (41.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.560    -0.621    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y92         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/Q
                         net (fo=11, routed)          0.133    -0.347    keyboard0/ps2_keyboard_0/count_idle_reg__0[0]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    keyboard0/ps2_keyboard_0/p_0_in_0[5]
    SLICE_X28Y92         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.830    -0.860    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y92         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.092    -0.516    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.957%)  route 0.166ns (54.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X31Y85         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.317    keyboard0/ascii_reg_n_0_[1]
    SLICE_X33Y84         FDRE                                         r  keyboard0/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.823    -0.866    keyboard0/clk_cpu
    SLICE_X33Y84         FDRE                                         r  keyboard0/ascii_code_reg[1]/C
                         clock pessimism              0.256    -0.610    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.066    -0.544    keyboard0/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.923%)  route 0.180ns (56.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X31Y86         FDRE                                         r  keyboard0/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[2]/Q
                         net (fo=4, routed)           0.180    -0.303    keyboard0/ascii_reg_n_0_[2]
    SLICE_X34Y85         FDRE                                         r  keyboard0/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.823    -0.866    keyboard0/clk_cpu
    SLICE_X34Y85         FDRE                                         r  keyboard0/ascii_code_reg[2]/C
                         clock pessimism              0.275    -0.591    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.059    -0.532    keyboard0/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.555    -0.626    clk_cpu
    SLICE_X44Y81         FDRE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  state_reg[3]/Q
                         net (fo=81, routed)          0.149    -0.336    ram0/state_reg[3]_2[3]
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  ram0/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    ram0_n_78
    SLICE_X45Y81         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X45Y81         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X45Y81         FDRE (Hold_fdre_C_D)         0.091    -0.522    state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.318%)  route 0.132ns (38.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.554    -0.627    clk_cpu
    SLICE_X42Y68         FDRE                                         r  pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  pc_reg[7]/Q
                         net (fo=10, routed)          0.132    -0.331    ram0/pc_reg[16]_0[7]
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.286 r  ram0/ram_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    ram0_n_104
    SLICE_X43Y69         FDRE                                         r  ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.821    -0.869    clk_cpu
    SLICE_X43Y69         FDRE                                         r  ram_addr_reg[7]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.092    -0.522    ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/state_reg[1]/Q
                         net (fo=14, routed)          0.146    -0.334    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X15Y84         LUT5 (Prop_lut5_I3_O)        0.045    -0.289 r  keyboard0/ps2_keyboard_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    keyboard0/ps2_keyboard_0_n_2
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/C
                         clock pessimism              0.241    -0.621    
    SLICE_X15Y84         FDRE (Hold_fdre_C_D)         0.092    -0.529    keyboard0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.823%)  route 0.147ns (44.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/state_reg[1]/Q
                         net (fo=14, routed)          0.147    -0.333    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  keyboard0/ps2_keyboard_0/shift_l_i_1/O
                         net (fo=1, routed)           0.000    -0.288    keyboard0/ps2_keyboard_0_n_13
    SLICE_X15Y84         FDRE                                         r  keyboard0/shift_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/shift_l_reg/C
                         clock pessimism              0.241    -0.621    
    SLICE_X15Y84         FDRE (Hold_fdre_C_D)         0.091    -0.530    keyboard0/shift_l_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/prev_ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.737%)  route 0.189ns (57.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X31Y85         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[1]/Q
                         net (fo=4, routed)           0.189    -0.294    keyboard0/ascii_reg_n_0_[1]
    SLICE_X34Y84         FDRE                                         r  keyboard0/prev_ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X34Y84         FDRE                                         r  keyboard0/prev_ascii_reg[1]/C
                         clock pessimism              0.275    -0.592    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.052    -0.540    keyboard0/prev_ascii_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y72     abbreviations_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y76     abbreviations_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y76     abbreviations_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y71     abbreviations_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y71     abbreviations_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y71     abbreviations_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y71     abbreviations_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y72     abbreviations_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y71     abbreviations_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y71     abbreviations_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y71     abbreviations_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y71     abbreviations_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y71     objtab_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y71     objtab_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y71     objtab_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y71     checksum_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y71     checksum_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y70     checksum_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y72     abbreviations_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y72     abbreviations_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y72     abbreviations_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y77     objtab_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y77     objtab_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y75     checksum_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y70     checksum_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y70     checksum_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y70     checksum_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y70     checksum_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider_1
  To Clock:  clkfbout_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider_1
  To Clock:  clk108M_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 2.477ns (30.066%)  route 5.761ns (69.934%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 7.695 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.695     2.035    vga0/v_count[10]_i_2_n_0
    SLICE_X32Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.159 r  vga0/g0_b0_i_2/O
                         net (fo=91, routed)          1.466     3.626    vga0/sel[1]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.750 f  vga0/g29_b6/O
                         net (fo=1, routed)           0.000     3.750    vga0/g29_b6_n_0
    SLICE_X33Y58         MUXF7 (Prop_muxf7_I1_O)      0.245     3.995 f  vga0/vgaRed_reg[0]_i_88/O
                         net (fo=1, routed)           0.000     3.995    vga0/vgaRed_reg[0]_i_88_n_0
    SLICE_X33Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     4.099 f  vga0/vgaRed_reg[0]_i_29/O
                         net (fo=1, routed)           0.950     5.049    vga0/vgaRed_reg[0]_i_29_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.316     5.365 f  vga0/vgaRed[0]_i_13/O
                         net (fo=1, routed)           0.804     6.169    vga0/vgaRed[0]_i_13_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.293 r  vga0/vgaRed[0]_i_6/O
                         net (fo=1, routed)           0.000     6.293    vga0/vgaRed[0]_i_6_n_0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.209     6.502 r  vga0/vgaRed_reg[0]_i_2/O
                         net (fo=1, routed)           0.474     6.976    vga0/vgaRed_reg[0]_i_2_n_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.297     7.273 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.273    vga0/vgaRed[0]_i_1_n_0
    SLICE_X33Y61         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.432     7.695    vga0/clk108M
    SLICE_X33Y61         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.491     8.186    
                         clock uncertainty           -0.116     8.070    
    SLICE_X33Y61         FDRE (Setup_fdre_C_D)        0.029     8.099    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 3.289ns (46.022%)  route 3.858ns (53.978%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.430 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.430    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.753 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.608     4.361    vga0/v_count_reg[6]_0[2]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.065 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.065    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.287 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.569     5.856    vga0/fbOutAddr0[13]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.325     6.181 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.181    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.075     8.140    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.140    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 3.009ns (43.173%)  route 3.961ns (56.827%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.744 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.744    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.966 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.713     5.679    vga0/fbOutAddr0[9]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.325     6.004 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     6.004    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.075     8.140    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.140    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 3.111ns (45.100%)  route 3.787ns (54.900%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.430 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.430    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.649 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.460     4.109    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     4.984 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.646     5.630    vga0/fbOutAddr0[11]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.302     5.932 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.932    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031     8.096    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 3.099ns (45.939%)  route 3.647ns (54.061%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.744 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.744    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.078 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.399     5.477    vga0/fbOutAddr0[10]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.303     5.780 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.780    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.029     8.094    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.094    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 3.081ns (45.697%)  route 3.661ns (54.303%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 7.691 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.744 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.744    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.057 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.413     5.470    vga0/fbOutAddr0[12]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.306     5.776 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.776    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.428     7.691    vga0/clk108M
    SLICE_X32Y66         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.491     8.182    
                         clock uncertainty           -0.116     8.066    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.029     8.095    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.637ns (40.265%)  route 3.912ns (59.735%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 7.692 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.591 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.664     5.255    vga0/fbOutAddr0[8]
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.328     5.583 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.583    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.429     7.692    vga0/clk108M
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.491     8.183    
                         clock uncertainty           -0.116     8.067    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.118     8.185    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 2.268ns (37.468%)  route 3.785ns (62.532%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 7.692 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.127 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.580     3.707    vga0/fbOutAddr1_0[7]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.306     4.013 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.013    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.261 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.524     4.785    vga0/fbOutAddr0[7]
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.302     5.087 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.087    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.429     7.692    vga0/clk108M
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.491     8.183    
                         clock uncertainty           -0.116     8.067    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.077     8.144    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 2.135ns (38.242%)  route 3.448ns (61.758%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.763     2.104    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     2.228 r  vga0/fbOutAddr[9]_i_7/O
                         net (fo=1, routed)           0.000     2.228    vga0/fbOutAddr[9]_i_7_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.480 r  vga0/fbOutAddr_reg[9]_i_2/O[0]
                         net (fo=3, routed)           0.755     3.235    vga0/fbOutAddr1_0[6]
    SLICE_X31Y65         LUT4 (Prop_lut4_I0_O)        0.295     3.530 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.530    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.757 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.557     4.314    vga0/fbOutAddr0[6]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.303     4.617 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.617    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031     8.096    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.306ns (25.292%)  route 3.858ns (74.708%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.892     2.233    vga0/v_count[10]_i_2_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I0_O)        0.124     2.357 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.440     2.797    vga0/v_count3_out[10]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.501     3.421    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.545 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.652     4.198    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.860    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  3.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.556    -0.625    vga0/clk108M
    SLICE_X35Y65         FDRE                                         r  vga0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.145    -0.340    vga0/v_count_reg_n_0_[4]
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.295 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    vga0/v_count[5]_i_2_n_0
    SLICE_X34Y65         FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.822    -0.867    vga0/clk108M
    SLICE_X34Y65         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.116    -0.496    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.120    -0.376    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.486%)  route 0.155ns (45.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X31Y65         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.155    -0.328    vga0/h_count_reg_n_0_[9]
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.283 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.283    vga0/h_count[10]_i_2_n_0
    SLICE_X33Y65         FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.823    -0.866    vga0/clk108M
    SLICE_X33Y65         FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.256    -0.610    
                         clock uncertainty            0.116    -0.494    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.091    -0.403    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.122%)  route 0.158ns (45.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.158    -0.326    vga0/v_count_reg_n_0_[0]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.045    -0.281 r  vga0/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    vga0/v_count[1]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  vga0/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.823    -0.866    vga0/clk108M
    SLICE_X36Y65         FDRE                                         r  vga0/v_count_reg[1]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.116    -0.495    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.091    -0.404    vga0/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.943%)  route 0.364ns (72.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X29Y65         FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.364    -0.120    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.116    -0.430    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.247    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga0/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X30Y64         FDRE                                         r  vga0/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga0/char_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.297    vga0/char[4]
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.252 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.252    vga0/char[4]_i_1_n_0
    SLICE_X30Y64         FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.865    vga0/clk108M
    SLICE_X30Y64         FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.116    -0.508    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.120    -0.388    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.802%)  route 0.418ns (69.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X36Y64         FDRE                                         r  vga0/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/v_count_reg[3]/Q
                         net (fo=14, routed)          0.231    -0.253    vga0/v_count_reg_n_0_[3]
    SLICE_X36Y66         LUT5 (Prop_lut5_I2_O)        0.045    -0.208 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.187    -0.020    vga0/v_count3_out[4]
    SLICE_X35Y65         FDRE                                         r  vga0/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.822    -0.867    vga0/clk108M
    SLICE_X35Y65         FDRE                                         r  vga0/v_count_reg[4]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.116    -0.247    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.070    -0.177    vga0/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.468%)  route 0.199ns (58.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y67          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.199    -0.283    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X8Y67          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.864    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y67          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.116    -0.494    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.052    -0.442    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X32Y63         FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/h_count_reg[1]/Q
                         net (fo=28, routed)          0.208    -0.275    vga0/h_count_reg_n_0_[1]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.042    -0.233 r  vga0/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga0/h_count[1]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  vga0/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.865    vga0/clk108M
    SLICE_X32Y63         FDRE                                         r  vga0/h_count_reg[1]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.116    -0.508    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.105    -0.403    vga0/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga0/char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X29Y64         FDRE                                         r  vga0/char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/char_reg[2]/Q
                         net (fo=1, routed)           0.195    -0.288    vga0/char[2]
    SLICE_X29Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  vga0/char[2]_i_1/O
                         net (fo=111, routed)         0.000    -0.243    vga0/char[2]_i_1_n_0
    SLICE_X29Y64         FDRE                                         r  vga0/char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X29Y64         FDRE                                         r  vga0/char_reg[2]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.116    -0.508    
    SLICE_X29Y64         FDRE (Hold_fdre_C_D)         0.091    -0.417    vga0/char_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.852%)  route 0.211ns (53.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X36Y65         FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/v_count_reg[1]/Q
                         net (fo=17, routed)          0.211    -0.272    vga0/v_count_reg_n_0_[1]
    SLICE_X36Y64         LUT4 (Prop_lut4_I1_O)        0.045    -0.227 r  vga0/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga0/v_count[3]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  vga0/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.865    vga0/clk108M
    SLICE_X36Y64         FDRE                                         r  vga0/v_count_reg[3]/C
                         clock pessimism              0.256    -0.609    
                         clock uncertainty            0.116    -0.493    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.091    -0.402    vga0/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       45.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.058ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.456ns (12.104%)  route 3.311ns (87.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.311     2.794    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.285    48.590    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.853    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.853    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                 45.058    

Slack (MET) :             45.090ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.210%)  route 3.279ns (87.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 48.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.535    -0.977    clk_cpu
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           3.279     2.758    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.467    48.472    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.870    
                         clock uncertainty           -0.285    48.585    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    47.848    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.848    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                 45.090    

Slack (MET) :             45.119ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.456ns (12.319%)  route 3.246ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 48.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.246     2.729    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.467    48.472    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.870    
                         clock uncertainty           -0.285    48.585    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.848    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.848    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 45.119    

Slack (MET) :             45.356ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.456ns (13.148%)  route 3.012ns (86.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.541    -0.971    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.012     2.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.285    48.590    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.853    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.853    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 45.356    

Slack (MET) :             45.388ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.456ns (13.281%)  route 2.977ns (86.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.541    -0.971    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.977     2.463    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.470    48.475    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.873    
                         clock uncertainty           -0.285    48.588    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.851    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.851    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                 45.388    

Slack (MET) :             45.390ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.456ns (13.302%)  route 2.972ns (86.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.545    -0.967    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.972     2.461    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.470    48.475    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.873    
                         clock uncertainty           -0.285    48.588    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.851    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.851    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 45.390    

Slack (MET) :             45.496ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.456ns (13.718%)  route 2.868ns (86.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.545    -0.967    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.868     2.357    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.285    48.590    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.853    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.853    
                         arrival time                          -2.357    
  -------------------------------------------------------------------
                         slack                                 45.496    

Slack (MET) :             45.513ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.518ns (15.653%)  route 2.791ns (84.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  fb_a_dat_in_reg[0]/Q
                         net (fo=3, routed)           2.791     2.339    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.285    48.590    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    47.853    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.853    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                 45.513    

Slack (MET) :             45.594ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.580ns (16.435%)  route 2.949ns (83.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.536    -0.976    clk_cpu
    SLICE_X33Y77         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           2.228     1.708    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.832 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.721     2.553    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.285    48.590    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.147    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.147    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 45.594    

Slack (MET) :             45.664ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.456ns (13.655%)  route 2.883ns (86.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.532    -0.980    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           2.883     2.359    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.285    48.590    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    48.024    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.024    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                 45.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X36Y78         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.729     0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.045     0.285 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.285    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.285    -0.032    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.120     0.088    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.141ns (13.575%)  route 0.898ns (86.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           0.898     0.404    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.285     0.015    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.198    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.602%)  route 0.896ns (86.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.896     0.402    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.861    -0.828    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.285     0.012    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.195    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.496%)  route 0.904ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.904     0.410    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.867    -0.822    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.285     0.018    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.814%)  route 0.753ns (80.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X33Y77         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.753     0.263    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.045     0.308 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.285    -0.032    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.121     0.089    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.141ns (13.458%)  route 0.907ns (86.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X33Y77         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.907     0.417    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.285     0.015    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.198    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.141%)  route 1.020ns (87.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.020     0.531    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.285     0.015    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.311    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.164ns (15.600%)  route 0.887ns (84.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.549    -0.632    clk_cpu
    SLICE_X38Y76         FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.887     0.419    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.861    -0.828    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.285     0.012    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.195    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.164ns (15.516%)  route 0.893ns (84.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.549    -0.632    clk_cpu
    SLICE_X38Y76         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.893     0.425    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.861    -0.828    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.285     0.012    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.195    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.141ns (13.268%)  route 0.922ns (86.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.922     0.428    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.285     0.015    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.198    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       48.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.613ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.642ns (48.705%)  route 0.676ns (51.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 48.427 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.537    -0.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518    -0.457 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.676     0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.124     0.343 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.423    48.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.598    49.025    
                         clock uncertainty           -0.150    48.875    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.081    48.956    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.956    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                 48.613    

Slack (MET) :             48.706ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.765ns (60.603%)  route 0.497ns (39.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 48.427 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.537    -0.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.478    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.497     0.000    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.287     0.287 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.287    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.423    48.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.598    49.025    
                         clock uncertainty           -0.150    48.875    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.118    48.993    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.993    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                 48.706    

Slack (MET) :             48.728ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.642ns (53.522%)  route 0.558ns (46.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 48.427 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.537    -0.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518    -0.457 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.558     0.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.124     0.225 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.225    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.423    48.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.598    49.025    
                         clock uncertainty           -0.150    48.875    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.077    48.952    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.952    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                 48.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.200    -0.267    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.045    -0.222 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.242    -0.630    
                         clock uncertainty            0.150    -0.481    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.120    -0.361    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.000%)  route 0.180ns (42.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.180    -0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.101    -0.201 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.242    -0.630    
                         clock uncertainty            0.150    -0.481    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.131    -0.350    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.123%)  route 0.244ns (53.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.244    -0.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.045    -0.177 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.242    -0.630    
                         clock uncertainty            0.150    -0.481    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.121    -0.360    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       45.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.068ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.456ns (12.104%)  route 3.311ns (87.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.311     2.794    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.276    48.599    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.862    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                 45.068    

Slack (MET) :             45.100ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.210%)  route 3.279ns (87.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 48.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.535    -0.977    clk_cpu
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           3.279     2.758    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.467    48.472    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.870    
                         clock uncertainty           -0.276    48.594    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    47.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.857    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                 45.100    

Slack (MET) :             45.129ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.456ns (12.319%)  route 3.246ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 48.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.246     2.729    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.467    48.472    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.870    
                         clock uncertainty           -0.276    48.594    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.857    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 45.129    

Slack (MET) :             45.365ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.456ns (13.148%)  route 3.012ns (86.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.541    -0.971    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.012     2.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.276    48.599    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.862    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 45.365    

Slack (MET) :             45.398ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.456ns (13.281%)  route 2.977ns (86.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.541    -0.971    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.977     2.463    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.470    48.475    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.873    
                         clock uncertainty           -0.276    48.597    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.860    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.860    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                 45.398    

Slack (MET) :             45.399ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.456ns (13.302%)  route 2.972ns (86.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.545    -0.967    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.972     2.461    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.470    48.475    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.873    
                         clock uncertainty           -0.276    48.597    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.860    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.860    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 45.399    

Slack (MET) :             45.505ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.456ns (13.718%)  route 2.868ns (86.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.545    -0.967    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.868     2.357    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.276    48.599    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.862    
                         arrival time                          -2.357    
  -------------------------------------------------------------------
                         slack                                 45.505    

Slack (MET) :             45.523ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.518ns (15.653%)  route 2.791ns (84.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  fb_a_dat_in_reg[0]/Q
                         net (fo=3, routed)           2.791     2.339    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.276    48.599    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    47.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.862    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                 45.523    

Slack (MET) :             45.603ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.580ns (16.435%)  route 2.949ns (83.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.536    -0.976    clk_cpu
    SLICE_X33Y77         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           2.228     1.708    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.832 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.721     2.553    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.276    48.599    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.156    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.156    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 45.603    

Slack (MET) :             45.674ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.456ns (13.655%)  route 2.883ns (86.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.532    -0.980    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           2.883     2.359    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.276    48.599    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    48.033    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.033    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                 45.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X36Y78         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.729     0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.045     0.285 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.285    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.276    -0.041    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.120     0.079    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.141ns (13.575%)  route 0.898ns (86.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           0.898     0.404    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.276     0.005    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.602%)  route 0.896ns (86.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.896     0.402    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.861    -0.828    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.276     0.002    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.185    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.496%)  route 0.904ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.904     0.410    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.867    -0.822    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.276     0.008    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.191    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.814%)  route 0.753ns (80.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X33Y77         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.753     0.263    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.045     0.308 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.276    -0.041    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.121     0.080    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.141ns (13.458%)  route 0.907ns (86.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X33Y77         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.907     0.417    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.276     0.005    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.141%)  route 1.020ns (87.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.020     0.531    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.276     0.005    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.301    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.164ns (15.600%)  route 0.887ns (84.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.549    -0.632    clk_cpu
    SLICE_X38Y76         FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.887     0.419    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.861    -0.828    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.276     0.002    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.185    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.164ns (15.516%)  route 0.893ns (84.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.549    -0.632    clk_cpu
    SLICE_X38Y76         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.893     0.425    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.861    -0.828    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.276     0.002    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.185    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.141ns (13.268%)  route 0.922ns (86.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.922     0.428    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.276     0.005    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       11.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.793ns (36.596%)  route 3.106ns (63.404%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.252 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.371     3.623    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X37Y69         LUT4 (Prop_lut4_I2_O)        0.306     3.929 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.929    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.285    15.208    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.032    15.240    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.440ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.923ns (40.349%)  route 2.843ns (59.651%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.389 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           1.108     3.497    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.299     3.796 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.796    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.285    15.207    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.029    15.236    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                 11.440    

Slack (MET) :             11.490ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.925ns (40.782%)  route 2.795ns (59.218%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.387 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           1.060     3.447    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X37Y70         LUT4 (Prop_lut4_I2_O)        0.303     3.750 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.750    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.285    15.208    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.032    15.240    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                 11.490    

Slack (MET) :             11.523ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 2.021ns (43.134%)  route 2.664ns (56.866%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.480 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.929     3.409    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.306     3.715 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.715    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.285    15.207    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.032    15.239    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                 11.523    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 1.695ns (36.942%)  route 2.893ns (63.058%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.161 r  ram0/ram_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.158     3.319    ram0/ram_addr_reg[8]_i_2_n_7
    SLICE_X37Y69         LUT4 (Prop_lut4_I2_O)        0.299     3.618 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.618    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.285    15.208    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.029    15.237    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.829ns (40.371%)  route 2.701ns (59.629%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.292 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.966     3.259    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X37Y70         LUT4 (Prop_lut4_I2_O)        0.302     3.561 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.561    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.285    15.208    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.029    15.237    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.680ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 2.039ns (45.032%)  route 2.489ns (54.968%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.501 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.754     3.255    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.303     3.558 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.558    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.285    15.207    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.031    15.238    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 11.680    

Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.943ns (43.376%)  route 2.536ns (56.624%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.406 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.801     3.208    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.302     3.510 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     3.510    ram0/ram_addr[15]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.285    15.207    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.031    15.238    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.733ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.491ns (33.304%)  route 2.986ns (66.696%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 15.096 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.954 r  ram0/ram_addr_reg[4]_i_2/O[2]
                         net (fo=1, routed)           1.251     3.205    ram0/ram_addr_reg[4]_i_2_n_5
    SLICE_X37Y68         LUT4 (Prop_lut4_I2_O)        0.302     3.507 r  ram0/ram_addr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.507    ram0/ram_addr[3]_i_1__0_n_0
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.425    15.096    ram0/CLK
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[3]/C
                         clock pessimism              0.398    15.494    
                         clock uncertainty           -0.285    15.209    
    SLICE_X37Y68         FDRE (Setup_fdre_C_D)        0.031    15.240    ram0/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                 11.733    

Slack (MET) :             11.804ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.809ns (41.069%)  route 2.596ns (58.931%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.275 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.861     3.136    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X37Y70         LUT4 (Prop_lut4_I2_O)        0.299     3.435 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.435    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.285    15.208    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.031    15.239    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                 11.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.209ns (25.063%)  route 0.625ns (74.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.553    -0.628    clk_cpu
    SLICE_X38Y69         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.625     0.161    ram0/addr[5]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.206 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.206    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.285    -0.030    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.091     0.061    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 flags1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.247ns (29.398%)  route 0.593ns (70.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    clk_cpu
    SLICE_X54Y81         FDRE                                         r  flags1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  flags1_reg[3]/Q
                         net (fo=2, routed)           0.593     0.117    ram0/flags1_reg[15][3]
    SLICE_X55Y83         LUT4 (Prop_lut4_I2_O)        0.099     0.216 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.216    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.862    ram0/CLK
    SLICE_X55Y83         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.022    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.091     0.069    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.209ns (24.939%)  route 0.629ns (75.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.553    -0.628    clk_cpu
    SLICE_X38Y69         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.629     0.165    ram0/addr[8]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.210 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.210    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.285    -0.030    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     0.062    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.552%)  route 0.642ns (75.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.552    -0.629    clk_cpu
    SLICE_X42Y70         FDRE                                         r  ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  ram_addr_reg[0]/Q
                         net (fo=2, routed)           0.642     0.177    ram0/addr[0]
    SLICE_X37Y67         LUT3 (Prop_lut3_I1_O)        0.045     0.222 r  ram0/ram_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.222    ram0/ram_addr[0]_i_1__0_n_0
    SLICE_X37Y67         FDRE                                         r  ram0/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.821    -0.868    ram0/CLK
    SLICE_X37Y67         FDRE                                         r  ram0/ram_addr_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.028    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.091     0.063    ram0/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 flags1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.247ns (27.955%)  route 0.637ns (72.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.558    -0.623    clk_cpu
    SLICE_X54Y82         FDRE                                         r  flags1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  flags1_reg[8]/Q
                         net (fo=2, routed)           0.637     0.161    ram0/flags1_reg[15][5]
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.099     0.260 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.861    ram0/CLK
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.021    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.121     0.100    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.537%)  route 0.643ns (75.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.554    -0.627    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[2]/Q
                         net (fo=2, routed)           0.643     0.180    ram0/addr[2]
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.225 r  ram0/ram_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    ram0/ram_addr[2]_i_1__0_n_0
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.820    -0.869    ram0/CLK
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.029    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.092     0.063    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 flags1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.620%)  route 0.676ns (76.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.558    -0.623    clk_cpu
    SLICE_X54Y82         FDRE                                         r  flags1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  flags1_reg[10]/Q
                         net (fo=2, routed)           0.676     0.217    ram0/flags1_reg[15][7]
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.262 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.262    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.861    ram0/CLK
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.021    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.121     0.100    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.678%)  route 0.672ns (78.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.553    -0.628    clk_cpu
    SLICE_X43Y69         FDRE                                         r  ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.672     0.185    ram0/addr[7]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.230 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.285    -0.030    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     0.062    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.363%)  route 0.649ns (75.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.554    -0.627    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           0.649     0.186    ram0/addr[1]
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.231 r  ram0/ram_addr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    ram0/ram_addr[1]_i_1__0_n_0
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.820    -0.869    ram0/CLK
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[1]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.029    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.091     0.062    ram0/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.631%)  route 0.674ns (78.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X41Y72         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.674     0.185    ram0/addr[13]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.045     0.230 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.285    -0.032    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.091     0.059    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        7.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 3.123ns (34.843%)  route 5.840ns (65.157%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.609    -0.903    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.551 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.825     3.376    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     3.500 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.500    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     3.747 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.116     5.863    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.298     6.161 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.899     8.060    ram0/douta[4]
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)       -0.102    15.359    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 3.089ns (34.964%)  route 5.746ns (65.036%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.636     3.189    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[2]
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.313 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.313    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     3.525 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.858    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.299     6.157 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           1.776     7.934    ram0/douta[2]
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[2]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X46Y66         FDRE (Setup_fdre_C_D)       -0.056    15.405    ram0/dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 3.213ns (35.999%)  route 5.712ns (64.001%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.607    -0.905    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.729     3.278    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27[3]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.402    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     3.616 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.950    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.247 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.650     7.896    ram0/douta[3]
    SLICE_X49Y67         LUT4 (Prop_lut4_I0_O)        0.124     8.020 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.020    ram0/tmp[11]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.433    15.104    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.587    
                         clock uncertainty           -0.125    15.463    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.029    15.492    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 3.117ns (35.549%)  route 5.651ns (64.451%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.922     3.475    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[5]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.599 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.599    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I0_O)      0.241     3.840 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.204     6.044    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.298     6.342 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.525     7.867    ram0/douta[5]
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X46Y66         FDRE (Setup_fdre_C_D)       -0.061    15.400    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 3.241ns (36.753%)  route 5.577ns (63.247%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.922     3.475    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[5]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.599 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.599    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I0_O)      0.241     3.840 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.204     6.044    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.298     6.342 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.451     7.793    ram0/douta[5]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.917 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     7.917    ram0/tmp[13]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X52Y69         FDRE (Setup_fdre_C_D)        0.077    15.538    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.538    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  7.620    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 3.208ns (36.657%)  route 5.543ns (63.343%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.632     3.185    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.309 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.309    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I0_O)      0.209     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.980     5.498    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.297     5.795 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.931     7.726    ram0/douta[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.850 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     7.850    ram0/tmp[8]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.433    15.104    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.484    15.587    
                         clock uncertainty           -0.125    15.463    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.032    15.495    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 3.213ns (36.739%)  route 5.532ns (63.261%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 15.105 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.612    -0.900    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.554 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.591     3.145    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28[1]
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.269 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.269    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     3.483 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.816    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.113 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.608     7.721    ram0/douta[1]
    SLICE_X49Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.845 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     7.845    ram0/tmp[9]_i_1_n_0
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.105    ram0/CLK
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.588    
                         clock uncertainty           -0.125    15.464    
    SLICE_X49Y66         FDRE (Setup_fdre_C_D)        0.029    15.493    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 3.089ns (35.668%)  route 5.572ns (64.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.607    -0.905    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.729     3.278    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27[3]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.402    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     3.616 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.950    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.247 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.509     7.755    ram0/douta[3]
    SLICE_X46Y67         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.430    15.101    ram0/CLK
    SLICE_X46Y67         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.584    
                         clock uncertainty           -0.125    15.460    
    SLICE_X46Y67         FDRE (Setup_fdre_C_D)       -0.056    15.404    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 3.238ns (36.953%)  route 5.524ns (63.047%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.790     3.343    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[6]
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.467 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.467    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I0_O)      0.238     3.705 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           2.245     5.950    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.248 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.489     7.737    ram0/douta[6]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.861 r  ram0/tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     7.861    ram0/tmp[14]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[14]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X52Y69         FDRE (Setup_fdre_C_D)        0.081    15.542    ram0/tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         15.542    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 3.084ns (36.157%)  route 5.446ns (63.843%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.103 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.632     3.185    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.309 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.309    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I0_O)      0.209     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.980     5.498    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.297     5.795 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.833     7.628    ram0/douta[0]
    SLICE_X47Y65         FDRE                                         r  ram0/dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.432    15.103    ram0/CLK
    SLICE_X47Y65         FDRE                                         r  ram0/dat_r_reg[0]/C
                         clock pessimism              0.484    15.586    
                         clock uncertainty           -0.125    15.462    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)       -0.067    15.395    ram0/dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  7.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.418%)  route 0.169ns (54.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[12]/Q
                         net (fo=2, routed)           0.169    -0.313    ram0/tmp_reg_n_0_[12]
    SLICE_X52Y67         FDRE                                         r  ram0/dat_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.863    ram0/CLK
    SLICE_X52Y67         FDRE                                         r  ram0/dat_r_reg[12]/C
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.125    -0.463    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.059    -0.404    ram0/dat_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.215%)  route 0.210ns (59.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.210    -0.273    ram0/tmp_reg_n_0_[8]
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
                         clock pessimism              0.275    -0.589    
                         clock uncertainty            0.125    -0.464    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.088    -0.376    ram0/dat_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (51.005%)  route 0.158ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X54Y80         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/FSM_onehot_state_reg[3]/Q
                         net (fo=35, routed)          0.158    -0.304    ram0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X54Y80         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.865    ram0/CLK
    SLICE_X54Y80         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.125    -0.500    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.083    -0.417    ram0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X43Y64         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.313    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X43Y64         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X43Y64         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.125    -0.499    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.066    -0.433    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.538%)  route 0.235ns (62.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.235    -0.248    ram0/tmp_reg_n_0_[11]
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[11]/C
                         clock pessimism              0.275    -0.589    
                         clock uncertainty            0.125    -0.464    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.090    -0.374    ram0/dat_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/tmp_reg[9]/Q
                         net (fo=2, routed)           0.168    -0.313    ram0/tmp_reg_n_0_[9]
    SLICE_X49Y66         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    ram0/tmp[9]_i_1_n_0
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.863    ram0/CLK
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.241    -0.622    
                         clock uncertainty            0.125    -0.497    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.091    -0.406    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.314    ram0/tmp_reg_n_0_[11]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.269 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    ram0/tmp[11]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.125    -0.498    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.091    -0.407    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.175    -0.286    ram0/tmp_reg_n_0_[13]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.045    -0.241 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    ram0/tmp[13]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.865    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.125    -0.500    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.120    -0.380    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.170    -0.312    ram0/tmp_reg_n_0_[8]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.267 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    ram0/tmp[8]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.125    -0.498    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.092    -0.406    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.448%)  route 0.392ns (73.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.552    -0.629    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram0/ram_addr_reg[11]/Q
                         net (fo=32, routed)          0.392    -0.096    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.867    -0.822    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.548    
                         clock uncertainty            0.125    -0.423    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.240    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       11.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.320ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.793ns (36.596%)  route 3.106ns (63.404%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.252 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.371     3.623    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X37Y69         LUT4 (Prop_lut4_I2_O)        0.306     3.929 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.929    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.276    15.217    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.032    15.249    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                 11.320    

Slack (MET) :             11.449ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.923ns (40.349%)  route 2.843ns (59.651%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.389 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           1.108     3.497    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.299     3.796 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.796    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.276    15.216    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.029    15.245    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                 11.449    

Slack (MET) :             11.499ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.925ns (40.782%)  route 2.795ns (59.218%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.387 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           1.060     3.447    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X37Y70         LUT4 (Prop_lut4_I2_O)        0.303     3.750 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.750    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.276    15.217    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.032    15.249    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                 11.499    

Slack (MET) :             11.533ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 2.021ns (43.134%)  route 2.664ns (56.866%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.480 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.929     3.409    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.306     3.715 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.715    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.276    15.216    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.032    15.248    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                 11.533    

Slack (MET) :             11.628ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 1.695ns (36.942%)  route 2.893ns (63.058%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.161 r  ram0/ram_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.158     3.319    ram0/ram_addr_reg[8]_i_2_n_7
    SLICE_X37Y69         LUT4 (Prop_lut4_I2_O)        0.299     3.618 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.618    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.276    15.217    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.029    15.246    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                 11.628    

Slack (MET) :             11.686ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.829ns (40.371%)  route 2.701ns (59.629%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.292 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.966     3.259    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X37Y70         LUT4 (Prop_lut4_I2_O)        0.302     3.561 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.561    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.276    15.217    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.029    15.246    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 11.686    

Slack (MET) :             11.689ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 2.039ns (45.032%)  route 2.489ns (54.968%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.501 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.754     3.255    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.303     3.558 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.558    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.276    15.216    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.031    15.247    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 11.689    

Slack (MET) :             11.738ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.943ns (43.376%)  route 2.536ns (56.624%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.406 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.801     3.208    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.302     3.510 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     3.510    ram0/ram_addr[15]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.276    15.216    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.031    15.247    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                 11.738    

Slack (MET) :             11.742ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.491ns (33.304%)  route 2.986ns (66.696%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 15.096 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.954 r  ram0/ram_addr_reg[4]_i_2/O[2]
                         net (fo=1, routed)           1.251     3.205    ram0/ram_addr_reg[4]_i_2_n_5
    SLICE_X37Y68         LUT4 (Prop_lut4_I2_O)        0.302     3.507 r  ram0/ram_addr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.507    ram0/ram_addr[3]_i_1__0_n_0
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.425    15.096    ram0/CLK
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[3]/C
                         clock pessimism              0.398    15.494    
                         clock uncertainty           -0.276    15.218    
    SLICE_X37Y68         FDRE (Setup_fdre_C_D)        0.031    15.249    ram0/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                 11.742    

Slack (MET) :             11.814ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.809ns (41.069%)  route 2.596ns (58.931%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.275 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.861     3.136    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X37Y70         LUT4 (Prop_lut4_I2_O)        0.299     3.435 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.435    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.276    15.217    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.031    15.248    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                 11.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.209ns (25.063%)  route 0.625ns (74.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.553    -0.628    clk_cpu
    SLICE_X38Y69         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.625     0.161    ram0/addr[5]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.206 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.206    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.091     0.052    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 flags1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.247ns (29.398%)  route 0.593ns (70.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    clk_cpu
    SLICE_X54Y81         FDRE                                         r  flags1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  flags1_reg[3]/Q
                         net (fo=2, routed)           0.593     0.117    ram0/flags1_reg[15][3]
    SLICE_X55Y83         LUT4 (Prop_lut4_I2_O)        0.099     0.216 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.216    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.862    ram0/CLK
    SLICE_X55Y83         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.091     0.060    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.209ns (24.939%)  route 0.629ns (75.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.553    -0.628    clk_cpu
    SLICE_X38Y69         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.629     0.165    ram0/addr[8]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.210 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.210    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     0.053    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.552%)  route 0.642ns (75.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.552    -0.629    clk_cpu
    SLICE_X42Y70         FDRE                                         r  ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  ram_addr_reg[0]/Q
                         net (fo=2, routed)           0.642     0.177    ram0/addr[0]
    SLICE_X37Y67         LUT3 (Prop_lut3_I1_O)        0.045     0.222 r  ram0/ram_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.222    ram0/ram_addr[0]_i_1__0_n_0
    SLICE_X37Y67         FDRE                                         r  ram0/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.821    -0.868    ram0/CLK
    SLICE_X37Y67         FDRE                                         r  ram0/ram_addr_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.091     0.054    ram0/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 flags1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.247ns (27.955%)  route 0.637ns (72.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.558    -0.623    clk_cpu
    SLICE_X54Y82         FDRE                                         r  flags1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  flags1_reg[8]/Q
                         net (fo=2, routed)           0.637     0.161    ram0/flags1_reg[15][5]
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.099     0.260 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.861    ram0/CLK
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.121     0.091    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.537%)  route 0.643ns (75.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.554    -0.627    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[2]/Q
                         net (fo=2, routed)           0.643     0.180    ram0/addr[2]
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.225 r  ram0/ram_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    ram0/ram_addr[2]_i_1__0_n_0
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.820    -0.869    ram0/CLK
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.092     0.054    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 flags1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.620%)  route 0.676ns (76.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.558    -0.623    clk_cpu
    SLICE_X54Y82         FDRE                                         r  flags1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  flags1_reg[10]/Q
                         net (fo=2, routed)           0.676     0.217    ram0/flags1_reg[15][7]
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.262 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.262    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.861    ram0/CLK
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.121     0.091    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.678%)  route 0.672ns (78.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.553    -0.628    clk_cpu
    SLICE_X43Y69         FDRE                                         r  ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.672     0.185    ram0/addr[7]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.230 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     0.053    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.363%)  route 0.649ns (75.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.554    -0.627    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           0.649     0.186    ram0/addr[1]
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.231 r  ram0/ram_addr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    ram0/ram_addr[1]_i_1__0_n_0
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.820    -0.869    ram0/CLK
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[1]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.091     0.053    ram0/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.631%)  route 0.674ns (78.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X41Y72         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.674     0.185    ram0/addr[13]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.045     0.230 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.276    -0.041    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.091     0.050    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       41.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.576ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.923ns  (logic 3.213ns (40.552%)  route 4.710ns (59.448%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 49.077 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.588    49.077    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.531 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.373    52.903    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    53.027 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.960    54.987    douta[3]
    SLICE_X48Y76         LUT5 (Prop_lut5_I3_O)        0.124    55.111 r  fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.000    55.111    keyboard0/state_reg[0]_1
    SLICE_X48Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    55.323 r  keyboard0/fb_a_dat_in_reg[3]_i_7/O
                         net (fo=1, routed)           1.378    56.701    ram0/state_reg[2]_1
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.299    57.000 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    57.000    ram0_n_74
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.429    98.433    clk_cpu
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.831    
                         clock uncertainty           -0.285    98.546    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)        0.029    98.575    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.575    
                         arrival time                         -57.000    
  -------------------------------------------------------------------
                         slack                                 41.576    

Slack (MET) :             42.622ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.924ns  (logic 2.826ns (40.817%)  route 4.098ns (59.183%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 49.077 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.588    49.077    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.531 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.513    53.044    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    53.168 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.515    54.683    douta[0]
    SLICE_X45Y73         LUT5 (Prop_lut5_I0_O)        0.124    54.807 r  fb_a_dat_in[0]_i_6/O
                         net (fo=1, routed)           1.069    55.876    ram0/state_reg[0]_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    56.000 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    56.000    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.428    98.432    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.830    
                         clock uncertainty           -0.285    98.545    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.077    98.622    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.622    
                         arrival time                         -56.000    
  -------------------------------------------------------------------
                         slack                                 42.622    

Slack (MET) :             42.691ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.808ns  (logic 2.826ns (41.508%)  route 3.982ns (58.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.907    52.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X8Y74          LUT6 (Prop_lut6_I4_O)        0.124    52.559 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.519    54.078    douta[6]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.124    54.202 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           1.556    55.758    keyboard0/state_reg[0]_8
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124    55.882 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    55.882    keyboard0_n_3
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.829    
                         clock uncertainty           -0.285    98.544    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.029    98.573    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                         -55.882    
  -------------------------------------------------------------------
                         slack                                 42.691    

Slack (MET) :             42.765ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.740ns  (logic 2.826ns (41.927%)  route 3.914ns (58.073%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.402    52.929    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124    53.053 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.135    54.188    douta[1]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    54.312 f  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           1.378    55.690    keyboard0/state_reg[1]_4
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    55.814 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    55.814    keyboard0_n_6
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.285    98.547    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.032    98.579    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.579    
                         arrival time                         -55.814    
  -------------------------------------------------------------------
                         slack                                 42.765    

Slack (MET) :             42.795ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.705ns  (logic 2.826ns (42.146%)  route 3.879ns (57.854%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.063    52.590    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.124    52.714 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.694    54.409    douta[5]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.124    54.533 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           1.122    55.655    keyboard0/state_reg[0]_7
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.124    55.779 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.779    keyboard0_n_4
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.285    98.542    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.031    98.573    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                         -55.779    
  -------------------------------------------------------------------
                         slack                                 42.795    

Slack (MET) :             42.879ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.619ns  (logic 3.054ns (46.141%)  route 3.565ns (53.859%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.186    52.714    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124    52.838 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.517    54.355    douta[4]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.150    54.505 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.862    55.366    keyboard0/state_reg[0]_6
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.326    55.692 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.692    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.285    98.542    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.029    98.571    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -55.692    
  -------------------------------------------------------------------
                         slack                                 42.879    

Slack (MET) :             42.974ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.533ns  (logic 2.826ns (43.259%)  route 3.707ns (56.741%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.581    49.070    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.524 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.151    52.675    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    52.799 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.528    54.327    douta[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124    54.451 f  fb_a_dat_in[2]_i_6/O
                         net (fo=1, routed)           1.028    55.478    ram0/state_reg[1]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    55.602 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    55.602    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.285    98.547    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.029    98.576    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                         -55.602    
  -------------------------------------------------------------------
                         slack                                 42.974    

Slack (MET) :             44.088ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.405ns  (logic 2.702ns (49.992%)  route 2.703ns (50.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 98.424 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.268    52.795    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[7]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.124    52.919 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.435    54.354    douta[7]
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.124    54.478 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.478    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.420    98.424    clk_cpu
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.822    
                         clock uncertainty           -0.285    98.537    
    SLICE_X36Y73         FDRE (Setup_fdre_C_D)        0.029    98.566    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.566    
                         arrival time                         -54.478    
  -------------------------------------------------------------------
                         slack                                 44.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.254ns (24.182%)  route 0.796ns (75.818%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.232    -0.234    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.564     0.375    douta[7]
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.420 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.420    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.814    -0.875    clk_cpu
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.285    -0.035    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.091     0.056    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.299ns (20.683%)  route 1.147ns (79.317%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.577     0.303    douta[0]
    SLICE_X45Y73         LUT5 (Prop_lut5_I0_O)        0.045     0.348 r  fb_a_dat_in[0]_i_6/O
                         net (fo=1, routed)           0.422     0.770    ram0/state_reg[0]_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.815 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.815    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.821    -0.868    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.028    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.120     0.092    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.299ns (19.385%)  route 1.243ns (80.615%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.276    -0.191    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.045    -0.146 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.439     0.293    douta[1]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.338 f  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.529     0.867    keyboard0/state_reg[1]_4
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.912 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.912    keyboard0_n_6
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.027    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.092     0.065    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.299ns (19.260%)  route 1.253ns (80.740%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.158    -0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.045    -0.263 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.653     0.390    douta[5]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.435 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.442     0.877    keyboard0/state_reg[0]_7
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.045     0.922 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.922    keyboard0_n_4
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.818    -0.871    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.285    -0.031    
    SLICE_X53Y75         FDRE (Hold_fdre_C_D)         0.092     0.061    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.299ns (19.094%)  route 1.267ns (80.906%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.280    -0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.045    -0.142 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.578     0.436    douta[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.481 f  fb_a_dat_in[2]_i_6/O
                         net (fo=1, routed)           0.410     0.891    ram0/state_reg[1]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.936 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.936    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.027    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.091     0.064    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.395ns (24.302%)  route 1.230ns (75.698%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.286    -0.196    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.098    -0.098 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.573     0.474    douta[4]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.042     0.516 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.372     0.888    keyboard0/state_reg[0]_6
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.107     0.995 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.995    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.818    -0.871    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.285    -0.031    
    SLICE_X55Y74         FDRE (Hold_fdre_C_D)         0.091     0.060    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.336ns (19.278%)  route 1.407ns (80.722%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.171    -0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.098    -0.213 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.599     0.386    douta[6]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.045     0.431 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.637     1.068    keyboard0/state_reg[0]_8
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.113    keyboard0_n_3
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.819    -0.870    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.285    -0.030    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.091     0.061    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.384ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.461ns (22.183%)  route 1.617ns (77.817%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.168    -0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I3_O)        0.098    -0.216 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.821     0.604    douta[3]
    SLICE_X48Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.649 r  fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.000     0.649    keyboard0/state_reg[0]_1
    SLICE_X48Y76         MUXF7 (Prop_muxf7_I0_O)      0.062     0.711 r  keyboard0/fb_a_dat_in_reg[3]_i_7/O
                         net (fo=1, routed)           0.629     1.340    ram0/state_reg[2]_1
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.108     1.448 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.448    ram0_n_74
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.868    clk_cpu
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.028    
    SLICE_X48Y71         FDRE (Hold_fdre_C_D)         0.091     0.063    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  1.384    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.969ns  (logic 6.385ns (39.984%)  route 9.584ns (60.016%))
  Logic Levels:           24  (CARRY4=10 LUT2=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 82.368 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.547    82.368    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    82.886 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          1.482    84.369    ram0/Q[5]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.124    84.493 r  ram0/fb_a_dat_in[2]_i_464/O
                         net (fo=1, routed)           0.000    84.493    ram0/fb_a_dat_in[2]_i_464_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.873 r  ram0/fb_a_dat_in_reg[2]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.873    ram0/fb_a_dat_in_reg[2]_i_439_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    85.188 r  ram0/fb_a_dat_in_reg[2]_i_370/O[3]
                         net (fo=12, routed)          1.012    86.200    ram0_n_40
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.307    86.507 r  fb_a_dat_in[2]_i_382/O
                         net (fo=1, routed)           0.000    86.507    fb_a_dat_in[2]_i_382_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.087 r  fb_a_dat_in_reg[2]_i_333/O[2]
                         net (fo=3, routed)           0.430    87.517    fb_a_dat_in_reg[2]_i_333_n_5
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.302    87.819 r  fb_a_dat_in[2]_i_376/O
                         net (fo=1, routed)           0.000    87.819    fb_a_dat_in[2]_i_376_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.066 r  fb_a_dat_in_reg[2]_i_332/O[0]
                         net (fo=1, routed)           0.646    88.712    ram0/dat_r_reg[15]_1[0]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299    89.011 r  ram0/fb_a_dat_in[2]_i_259/O
                         net (fo=1, routed)           0.000    89.011    ram0/fb_a_dat_in[2]_i_259_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    89.259 f  ram0/fb_a_dat_in_reg[2]_i_173/O[3]
                         net (fo=5, routed)           0.862    90.121    ram0_n_51
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.306    90.427 r  fb_a_dat_in[2]_i_171/O
                         net (fo=7, routed)           0.985    91.413    fb_a_dat_in[2]_i_171_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.124    91.537 r  fb_a_dat_in[2]_i_249/O
                         net (fo=1, routed)           0.519    92.056    fb_a_dat_in[2]_i_249_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.454 r  fb_a_dat_in_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.454    fb_a_dat_in_reg[2]_i_162_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.568 r  fb_a_dat_in_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in_reg[2]_i_86_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.807 r  fb_a_dat_in_reg[2]_i_45/O[2]
                         net (fo=11, routed)          0.669    93.476    fb_a_dat_in_reg[2]_i_45_n_5
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.298    93.774 r  fb_a_dat_in[2]_i_263/O
                         net (fo=2, routed)           0.690    94.464    fb_a_dat_in[2]_i_263_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.327    94.791 r  fb_a_dat_in[2]_i_266/O
                         net (fo=1, routed)           0.000    94.791    fb_a_dat_in[2]_i_266_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.192 r  fb_a_dat_in_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    95.192    fb_a_dat_in_reg[2]_i_175_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 f  fb_a_dat_in_reg[2]_i_91/CO[3]
                         net (fo=3, routed)           1.014    96.320    fb_a_dat_in_reg[2]_i_91_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    96.444 r  fb_a_dat_in[3]_i_112/O
                         net (fo=1, routed)           0.161    96.605    fb_a_dat_in[3]_i_112_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    96.729 r  fb_a_dat_in[3]_i_76/O
                         net (fo=1, routed)           0.302    97.032    ram0/cursor_reg[0]_rep_5
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    97.156 r  ram0/fb_a_dat_in[3]_i_41/O
                         net (fo=1, routed)           0.490    97.645    ram0/fb_a_dat_in[3]_i_41_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.124    97.769 f  ram0/fb_a_dat_in[3]_i_16/O
                         net (fo=1, routed)           0.158    97.928    ram0/fb_a_dat_in[3]_i_16_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.124    98.052 f  ram0/fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.162    98.213    ram0/fb_a_dat_in[3]_i_3_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    98.337 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.337    ram0_n_74
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.429    98.433    clk_cpu
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.831    
                         clock uncertainty           -0.285    98.546    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)        0.029    98.575    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.575    
                         arrival time                         -98.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.789ns  (logic 8.250ns (52.250%)  route 7.539ns (47.750%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 r  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.520    95.304    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.310    95.614 r  fb_a_dat_in[1]_i_131/O
                         net (fo=1, routed)           0.162    95.775    fb_a_dat_in[1]_i_131_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    95.899 r  fb_a_dat_in[1]_i_93/O
                         net (fo=1, routed)           0.298    96.198    ram0/instruction_raw_reg[4]
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.124    96.322 r  ram0/fb_a_dat_in[1]_i_50/O
                         net (fo=1, routed)           0.284    96.606    ram0/fb_a_dat_in[1]_i_50_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    96.730 r  ram0/fb_a_dat_in[1]_i_32/O
                         net (fo=1, routed)           0.590    97.320    ram0/fb_a_dat_in[1]_i_32_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I2_O)        0.124    97.444 r  ram0/fb_a_dat_in[1]_i_14/O
                         net (fo=1, routed)           0.171    97.615    ram0/fb_a_dat_in[1]_i_14_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    97.739 f  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.296    98.035    keyboard0/length_reg[1]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124    98.159 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.159    keyboard0_n_6
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.285    98.547    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.032    98.579    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.579    
                         arrival time                         -98.159    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.831ns  (logic 6.137ns (38.767%)  route 9.694ns (61.233%))
  Logic Levels:           22  (CARRY4=10 LUT2=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 82.368 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.547    82.368    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    82.886 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          1.482    84.369    ram0/Q[5]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.124    84.493 r  ram0/fb_a_dat_in[2]_i_464/O
                         net (fo=1, routed)           0.000    84.493    ram0/fb_a_dat_in[2]_i_464_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.873 r  ram0/fb_a_dat_in_reg[2]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.873    ram0/fb_a_dat_in_reg[2]_i_439_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    85.188 r  ram0/fb_a_dat_in_reg[2]_i_370/O[3]
                         net (fo=12, routed)          1.012    86.200    ram0_n_40
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.307    86.507 r  fb_a_dat_in[2]_i_382/O
                         net (fo=1, routed)           0.000    86.507    fb_a_dat_in[2]_i_382_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.087 r  fb_a_dat_in_reg[2]_i_333/O[2]
                         net (fo=3, routed)           0.430    87.517    fb_a_dat_in_reg[2]_i_333_n_5
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.302    87.819 r  fb_a_dat_in[2]_i_376/O
                         net (fo=1, routed)           0.000    87.819    fb_a_dat_in[2]_i_376_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.066 r  fb_a_dat_in_reg[2]_i_332/O[0]
                         net (fo=1, routed)           0.646    88.712    ram0/dat_r_reg[15]_1[0]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299    89.011 r  ram0/fb_a_dat_in[2]_i_259/O
                         net (fo=1, routed)           0.000    89.011    ram0/fb_a_dat_in[2]_i_259_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    89.259 f  ram0/fb_a_dat_in_reg[2]_i_173/O[3]
                         net (fo=5, routed)           0.862    90.121    ram0_n_51
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.306    90.427 r  fb_a_dat_in[2]_i_171/O
                         net (fo=7, routed)           0.985    91.413    fb_a_dat_in[2]_i_171_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.124    91.537 r  fb_a_dat_in[2]_i_249/O
                         net (fo=1, routed)           0.519    92.056    fb_a_dat_in[2]_i_249_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.454 r  fb_a_dat_in_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.454    fb_a_dat_in_reg[2]_i_162_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.568 r  fb_a_dat_in_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in_reg[2]_i_86_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.807 r  fb_a_dat_in_reg[2]_i_45/O[2]
                         net (fo=11, routed)          0.669    93.476    fb_a_dat_in_reg[2]_i_45_n_5
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.298    93.774 r  fb_a_dat_in[2]_i_263/O
                         net (fo=2, routed)           0.690    94.464    fb_a_dat_in[2]_i_263_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.327    94.791 r  fb_a_dat_in[2]_i_266/O
                         net (fo=1, routed)           0.000    94.791    fb_a_dat_in[2]_i_266_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.192 r  fb_a_dat_in_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    95.192    fb_a_dat_in_reg[2]_i_175_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  fb_a_dat_in_reg[2]_i_91/CO[3]
                         net (fo=3, routed)           1.017    96.323    fb_a_dat_in_reg[2]_i_91_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124    96.447 r  fb_a_dat_in[0]_i_32/O
                         net (fo=2, routed)           0.504    96.951    fb_a_dat_in[0]_i_32_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I1_O)        0.124    97.075 r  fb_a_dat_in[0]_i_13/O
                         net (fo=1, routed)           0.712    97.786    ram0/cursor_reg[0]_rep__0_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    97.910 r  ram0/fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.165    98.075    ram0/fb_a_dat_in[0]_i_3_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    98.199 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    98.199    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.428    98.432    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.830    
                         clock uncertainty           -0.285    98.545    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.077    98.622    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.622    
                         arrival time                         -98.199    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.776ns  (logic 8.002ns (50.722%)  route 7.774ns (49.278%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 r  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.607    95.390    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.310    95.700 f  fb_a_dat_in[4]_i_57/O
                         net (fo=2, routed)           0.456    96.156    ram0/cursor_reg[2]_rep__0_4
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.124    96.280 f  ram0/fb_a_dat_in[4]_i_40/O
                         net (fo=2, routed)           0.505    96.785    ram0/fb_a_dat_in[4]_i_40_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.124    96.909 r  ram0/fb_a_dat_in[4]_i_16/O
                         net (fo=1, routed)           0.556    97.465    ram0/fb_a_dat_in[4]_i_16_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124    97.589 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.433    98.022    keyboard0/objtab_reg[7]
    SLICE_X55Y74         LUT6 (Prop_lut6_I3_O)        0.124    98.146 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    98.146    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.285    98.542    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.029    98.571    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -98.146    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.660ns  (logic 8.126ns (51.891%)  route 7.534ns (48.109%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 r  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.607    95.390    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.310    95.700 f  fb_a_dat_in[4]_i_57/O
                         net (fo=2, routed)           0.456    96.156    ram0/cursor_reg[2]_rep__0_4
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.124    96.280 f  ram0/fb_a_dat_in[4]_i_40/O
                         net (fo=2, routed)           0.343    96.622    ram0/fb_a_dat_in[4]_i_40_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.124    96.746 f  ram0/fb_a_dat_in[5]_i_50/O
                         net (fo=1, routed)           0.161    96.907    ram0/fb_a_dat_in[5]_i_50_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.124    97.031 f  ram0/fb_a_dat_in[5]_i_16/O
                         net (fo=1, routed)           0.343    97.374    ram0/fb_a_dat_in[5]_i_16_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I3_O)        0.124    97.498 f  ram0/fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.407    97.905    keyboard0/objtab_reg[7]_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I3_O)        0.124    98.029 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    98.029    keyboard0_n_4
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.285    98.542    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.031    98.573    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                         -98.029    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.627ns  (logic 8.126ns (52.000%)  route 7.501ns (48.000%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 f  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.607    95.390    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.310    95.700 r  fb_a_dat_in[4]_i_57/O
                         net (fo=2, routed)           0.301    96.001    fb_a_dat_in[4]_i_57_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I4_O)        0.124    96.125 r  fb_a_dat_in[6]_i_67/O
                         net (fo=1, routed)           0.442    96.567    ram0/op0_reg[13]_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    96.691 r  ram0/fb_a_dat_in[6]_i_42/O
                         net (fo=1, routed)           0.338    97.029    ram0/fb_a_dat_in[6]_i_42_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124    97.153 r  ram0/fb_a_dat_in[6]_i_15/O
                         net (fo=1, routed)           0.441    97.594    ram0/fb_a_dat_in[6]_i_15_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    97.718 f  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.154    97.872    keyboard0/cursor_reg[0]
    SLICE_X55Y73         LUT6 (Prop_lut6_I3_O)        0.124    97.996 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    97.996    keyboard0_n_3
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.829    
                         clock uncertainty           -0.285    98.544    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.029    98.573    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                         -97.996    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.087ns  (logic 6.137ns (40.676%)  route 8.950ns (59.324%))
  Logic Levels:           22  (CARRY4=10 LUT2=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 82.368 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.547    82.368    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    82.886 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          1.482    84.369    ram0/Q[5]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.124    84.493 r  ram0/fb_a_dat_in[2]_i_464/O
                         net (fo=1, routed)           0.000    84.493    ram0/fb_a_dat_in[2]_i_464_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.873 r  ram0/fb_a_dat_in_reg[2]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.873    ram0/fb_a_dat_in_reg[2]_i_439_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    85.188 r  ram0/fb_a_dat_in_reg[2]_i_370/O[3]
                         net (fo=12, routed)          1.012    86.200    ram0_n_40
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.307    86.507 r  fb_a_dat_in[2]_i_382/O
                         net (fo=1, routed)           0.000    86.507    fb_a_dat_in[2]_i_382_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.087 r  fb_a_dat_in_reg[2]_i_333/O[2]
                         net (fo=3, routed)           0.430    87.517    fb_a_dat_in_reg[2]_i_333_n_5
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.302    87.819 r  fb_a_dat_in[2]_i_376/O
                         net (fo=1, routed)           0.000    87.819    fb_a_dat_in[2]_i_376_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.066 r  fb_a_dat_in_reg[2]_i_332/O[0]
                         net (fo=1, routed)           0.646    88.712    ram0/dat_r_reg[15]_1[0]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299    89.011 r  ram0/fb_a_dat_in[2]_i_259/O
                         net (fo=1, routed)           0.000    89.011    ram0/fb_a_dat_in[2]_i_259_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    89.259 f  ram0/fb_a_dat_in_reg[2]_i_173/O[3]
                         net (fo=5, routed)           0.862    90.121    ram0_n_51
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.306    90.427 r  fb_a_dat_in[2]_i_171/O
                         net (fo=7, routed)           0.985    91.413    fb_a_dat_in[2]_i_171_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.124    91.537 r  fb_a_dat_in[2]_i_249/O
                         net (fo=1, routed)           0.519    92.056    fb_a_dat_in[2]_i_249_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.454 r  fb_a_dat_in_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.454    fb_a_dat_in_reg[2]_i_162_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.568 r  fb_a_dat_in_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in_reg[2]_i_86_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.807 r  fb_a_dat_in_reg[2]_i_45/O[2]
                         net (fo=11, routed)          0.669    93.476    fb_a_dat_in_reg[2]_i_45_n_5
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.298    93.774 r  fb_a_dat_in[2]_i_263/O
                         net (fo=2, routed)           0.690    94.464    fb_a_dat_in[2]_i_263_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.327    94.791 r  fb_a_dat_in[2]_i_266/O
                         net (fo=1, routed)           0.000    94.791    fb_a_dat_in[2]_i_266_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.192 r  fb_a_dat_in_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    95.192    fb_a_dat_in_reg[2]_i_175_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  fb_a_dat_in_reg[2]_i_91/CO[3]
                         net (fo=3, routed)           0.912    96.218    fb_a_dat_in_reg[2]_i_91_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.124    96.342 r  fb_a_dat_in[2]_i_46/O
                         net (fo=1, routed)           0.439    96.781    ram0/dat_r_reg[9]_1
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    96.905 r  ram0/fb_a_dat_in[2]_i_18/O
                         net (fo=1, routed)           0.149    97.053    ram0/fb_a_dat_in[2]_i_18_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    97.177 r  ram0/fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.154    97.332    ram0/fb_a_dat_in[2]_i_4_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124    97.456 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    97.456    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.285    98.547    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.029    98.576    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                         -97.456    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.189ns  (logic 1.014ns (12.383%)  route 7.175ns (87.617%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 f  ram0/dat_r_reg[15]/Q
                         net (fo=68, routed)          3.350    86.238    ram0/Q[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.124    86.362 f  ram0/state[3]_i_14/O
                         net (fo=1, routed)           0.282    86.644    ram0/state[3]_i_14_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    86.768 f  ram0/state[3]_i_9/O
                         net (fo=1, routed)           1.321    88.089    ram0/state[3]_i_9_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    88.213 f  ram0/state[3]_i_5/O
                         net (fo=4, routed)           0.976    89.189    ram0/state[3]_i_5_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    89.313 r  ram0/message[9][4]_i_1/O
                         net (fo=29, routed)          1.245    90.558    ram0_n_149
    SLICE_X50Y83         FDRE                                         r  message_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.435    98.439    clk_cpu
    SLICE_X50Y83         FDRE                                         r  message_reg[7][3]/C
                         clock pessimism              0.398    98.837    
                         clock uncertainty           -0.285    98.552    
    SLICE_X50Y83         FDRE (Setup_fdre_C_CE)      -0.169    98.383    message_reg[7][3]
  -------------------------------------------------------------------
                         required time                         98.383    
                         arrival time                         -90.558    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.148ns  (logic 1.014ns (12.445%)  route 7.134ns (87.555%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 f  ram0/dat_r_reg[15]/Q
                         net (fo=68, routed)          3.350    86.238    ram0/Q[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.124    86.362 f  ram0/state[3]_i_14/O
                         net (fo=1, routed)           0.282    86.644    ram0/state[3]_i_14_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    86.768 f  ram0/state[3]_i_9/O
                         net (fo=1, routed)           1.321    88.089    ram0/state[3]_i_9_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    88.213 f  ram0/state[3]_i_5/O
                         net (fo=4, routed)           0.976    89.189    ram0/state[3]_i_5_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    89.313 r  ram0/message[9][4]_i_1/O
                         net (fo=29, routed)          1.204    90.517    ram0_n_149
    SLICE_X48Y83         FDRE                                         r  message_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.434    98.438    clk_cpu
    SLICE_X48Y83         FDRE                                         r  message_reg[10][4]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.285    98.551    
    SLICE_X48Y83         FDRE (Setup_fdre_C_CE)      -0.205    98.346    message_reg[10][4]
  -------------------------------------------------------------------
                         required time                         98.346    
                         arrival time                         -90.517    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.148ns  (logic 1.014ns (12.445%)  route 7.134ns (87.555%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 f  ram0/dat_r_reg[15]/Q
                         net (fo=68, routed)          3.350    86.238    ram0/Q[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.124    86.362 f  ram0/state[3]_i_14/O
                         net (fo=1, routed)           0.282    86.644    ram0/state[3]_i_14_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    86.768 f  ram0/state[3]_i_9/O
                         net (fo=1, routed)           1.321    88.089    ram0/state[3]_i_9_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    88.213 f  ram0/state[3]_i_5/O
                         net (fo=4, routed)           0.976    89.189    ram0/state[3]_i_5_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    89.313 r  ram0/message[9][4]_i_1/O
                         net (fo=29, routed)          1.204    90.517    ram0_n_149
    SLICE_X48Y83         FDRE                                         r  message_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.434    98.438    clk_cpu
    SLICE_X48Y83         FDRE                                         r  message_reg[2][3]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.285    98.551    
    SLICE_X48Y83         FDRE (Setup_fdre_C_CE)      -0.205    98.346    message_reg[2][3]
  -------------------------------------------------------------------
                         required time                         98.346    
                         arrival time                         -90.517    
  -------------------------------------------------------------------
                         slack                                  7.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.164ns (20.217%)  route 0.647ns (79.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          0.647     0.187    dat_r[5]
    SLICE_X50Y67         FDRE                                         r  length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.826    -0.863    clk_cpu
    SLICE_X50Y67         FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.285    -0.023    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.083     0.060    length_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.141ns (16.680%)  route 0.704ns (83.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X48Y66         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[6]/Q
                         net (fo=64, routed)          0.704     0.223    dat_r[6]
    SLICE_X50Y67         FDRE                                         r  length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.826    -0.863    clk_cpu
    SLICE_X50Y67         FDRE                                         r  length_reg[7]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.285    -0.023    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.088     0.065    length_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.039%)  route 0.698ns (78.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[1]/Q
                         net (fo=50, routed)          0.698     0.215    ram0/Q[1]
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.260 r  ram0/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.260    pc[1]
    SLICE_X39Y67         FDRE                                         r  pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.821    -0.868    clk_cpu
    SLICE_X39Y67         FDRE                                         r  pc_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.028    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.091     0.063    pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.231ns (25.983%)  route 0.658ns (74.017%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[1]/Q
                         net (fo=50, routed)          0.368    -0.115    ram0/Q[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I0_O)        0.045    -0.070 r  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.290     0.220    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.265    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.027    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.091     0.064    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.209ns (22.376%)  route 0.725ns (77.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X50Y69         FDRE                                         r  ram0/dat_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/dat_r_reg[13]/Q
                         net (fo=71, routed)          0.725     0.264    ram0/Q[13]
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  ram0/pc[13]_i_1/O
                         net (fo=1, routed)           0.000     0.309    pc[13]
    SLICE_X42Y71         FDRE                                         r  pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.819    -0.871    clk_cpu
    SLICE_X42Y71         FDRE                                         r  pc_reg[13]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.285    -0.031    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.121     0.090    pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.186ns (19.833%)  route 0.752ns (80.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y68         FDRE                                         r  ram0/dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[7]/Q
                         net (fo=63, routed)          0.752     0.269    ram0/Q[7]
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  ram0/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.314    pc[7]
    SLICE_X42Y68         FDRE                                         r  pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.868    clk_cpu
    SLICE_X42Y68         FDRE                                         r  pc_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.028    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.121     0.093    pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.209ns (22.331%)  route 0.727ns (77.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/dat_r_reg[2]/Q
                         net (fo=56, routed)          0.727     0.267    ram0/Q[2]
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  ram0/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.312    pc[2]
    SLICE_X41Y66         FDRE                                         r  pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.824    -0.866    clk_cpu
    SLICE_X41Y66         FDRE                                         r  pc_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.026    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.091     0.065    pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.015%)  route 0.740ns (77.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.740     0.280    ram0/Q[8]
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.325 r  ram0/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     0.325    pc[8]
    SLICE_X39Y68         FDRE                                         r  pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.820    -0.869    clk_cpu
    SLICE_X39Y68         FDRE                                         r  pc_reg[8]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.029    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091     0.062    pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            checksum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.164ns (17.185%)  route 0.790ns (82.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X50Y69         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/dat_r_reg[14]/Q
                         net (fo=70, routed)          0.790     0.329    dat_r[14]
    SLICE_X60Y73         FDRE                                         r  checksum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.846    -0.843    clk_cpu
    SLICE_X60Y73         FDRE                                         r  checksum_reg[14]/C
                         clock pessimism              0.555    -0.288    
                         clock uncertainty            0.285    -0.003    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.052     0.049    checksum_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fetch_string_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.532%)  route 0.818ns (81.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X51Y68         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[9]/Q
                         net (fo=69, routed)          0.818     0.334    ram0/Q[9]
    SLICE_X52Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.379 r  ram0/fetch_string_i_1/O
                         net (fo=1, routed)           0.000     0.379    ram0_n_147
    SLICE_X52Y80         FDRE                                         r  fetch_string_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.824    -0.865    clk_cpu
    SLICE_X52Y80         FDRE                                         r  fetch_string_reg/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.025    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.121     0.096    fetch_string_reg
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       41.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.576ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.923ns  (logic 3.213ns (40.552%)  route 4.710ns (59.448%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 49.077 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.588    49.077    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.531 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.373    52.903    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    53.027 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.960    54.987    douta[3]
    SLICE_X48Y76         LUT5 (Prop_lut5_I3_O)        0.124    55.111 r  fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.000    55.111    keyboard0/state_reg[0]_1
    SLICE_X48Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    55.323 r  keyboard0/fb_a_dat_in_reg[3]_i_7/O
                         net (fo=1, routed)           1.378    56.701    ram0/state_reg[2]_1
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.299    57.000 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    57.000    ram0_n_74
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.429    98.433    clk_cpu
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.831    
                         clock uncertainty           -0.285    98.546    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)        0.029    98.575    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.575    
                         arrival time                         -57.000    
  -------------------------------------------------------------------
                         slack                                 41.576    

Slack (MET) :             42.622ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.924ns  (logic 2.826ns (40.817%)  route 4.098ns (59.183%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 49.077 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.588    49.077    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.531 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.513    53.044    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    53.168 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.515    54.683    douta[0]
    SLICE_X45Y73         LUT5 (Prop_lut5_I0_O)        0.124    54.807 r  fb_a_dat_in[0]_i_6/O
                         net (fo=1, routed)           1.069    55.876    ram0/state_reg[0]_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    56.000 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    56.000    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.428    98.432    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.830    
                         clock uncertainty           -0.285    98.545    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.077    98.622    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.622    
                         arrival time                         -56.000    
  -------------------------------------------------------------------
                         slack                                 42.622    

Slack (MET) :             42.691ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.808ns  (logic 2.826ns (41.508%)  route 3.982ns (58.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.907    52.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X8Y74          LUT6 (Prop_lut6_I4_O)        0.124    52.559 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.519    54.078    douta[6]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.124    54.202 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           1.556    55.758    keyboard0/state_reg[0]_8
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124    55.882 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    55.882    keyboard0_n_3
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.829    
                         clock uncertainty           -0.285    98.544    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.029    98.573    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                         -55.882    
  -------------------------------------------------------------------
                         slack                                 42.691    

Slack (MET) :             42.765ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.740ns  (logic 2.826ns (41.927%)  route 3.914ns (58.073%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.402    52.929    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124    53.053 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.135    54.188    douta[1]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    54.312 f  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           1.378    55.690    keyboard0/state_reg[1]_4
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    55.814 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    55.814    keyboard0_n_6
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.285    98.547    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.032    98.579    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.579    
                         arrival time                         -55.814    
  -------------------------------------------------------------------
                         slack                                 42.765    

Slack (MET) :             42.795ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.705ns  (logic 2.826ns (42.146%)  route 3.879ns (57.854%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.063    52.590    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.124    52.714 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.694    54.409    douta[5]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.124    54.533 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           1.122    55.655    keyboard0/state_reg[0]_7
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.124    55.779 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.779    keyboard0_n_4
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.285    98.542    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.031    98.573    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                         -55.779    
  -------------------------------------------------------------------
                         slack                                 42.795    

Slack (MET) :             42.879ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.619ns  (logic 3.054ns (46.141%)  route 3.565ns (53.859%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.186    52.714    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124    52.838 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.517    54.355    douta[4]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.150    54.505 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.862    55.366    keyboard0/state_reg[0]_6
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.326    55.692 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.692    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.285    98.542    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.029    98.571    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -55.692    
  -------------------------------------------------------------------
                         slack                                 42.879    

Slack (MET) :             42.974ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.533ns  (logic 2.826ns (43.259%)  route 3.707ns (56.741%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.581    49.070    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.524 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.151    52.675    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    52.799 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.528    54.327    douta[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124    54.451 f  fb_a_dat_in[2]_i_6/O
                         net (fo=1, routed)           1.028    55.478    ram0/state_reg[1]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    55.602 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    55.602    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.285    98.547    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.029    98.576    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                         -55.602    
  -------------------------------------------------------------------
                         slack                                 42.974    

Slack (MET) :             44.088ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.405ns  (logic 2.702ns (49.992%)  route 2.703ns (50.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 98.424 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.268    52.795    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[7]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.124    52.919 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.435    54.354    douta[7]
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.124    54.478 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.478    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.420    98.424    clk_cpu
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.822    
                         clock uncertainty           -0.285    98.537    
    SLICE_X36Y73         FDRE (Setup_fdre_C_D)        0.029    98.566    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.566    
                         arrival time                         -54.478    
  -------------------------------------------------------------------
                         slack                                 44.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.254ns (24.182%)  route 0.796ns (75.818%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.232    -0.234    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.564     0.375    douta[7]
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.420 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.420    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.814    -0.875    clk_cpu
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.285    -0.035    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.091     0.056    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.299ns (20.683%)  route 1.147ns (79.317%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.577     0.303    douta[0]
    SLICE_X45Y73         LUT5 (Prop_lut5_I0_O)        0.045     0.348 r  fb_a_dat_in[0]_i_6/O
                         net (fo=1, routed)           0.422     0.770    ram0/state_reg[0]_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.815 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.815    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.821    -0.868    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.028    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.120     0.092    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.299ns (19.385%)  route 1.243ns (80.615%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.276    -0.191    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.045    -0.146 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.439     0.293    douta[1]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.338 f  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.529     0.867    keyboard0/state_reg[1]_4
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.912 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.912    keyboard0_n_6
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.027    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.092     0.065    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.299ns (19.260%)  route 1.253ns (80.740%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.158    -0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.045    -0.263 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.653     0.390    douta[5]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.435 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.442     0.877    keyboard0/state_reg[0]_7
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.045     0.922 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.922    keyboard0_n_4
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.818    -0.871    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.285    -0.031    
    SLICE_X53Y75         FDRE (Hold_fdre_C_D)         0.092     0.061    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.299ns (19.094%)  route 1.267ns (80.906%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.280    -0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.045    -0.142 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.578     0.436    douta[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.481 f  fb_a_dat_in[2]_i_6/O
                         net (fo=1, routed)           0.410     0.891    ram0/state_reg[1]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.936 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.936    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.027    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.091     0.064    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.395ns (24.302%)  route 1.230ns (75.698%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.286    -0.196    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.098    -0.098 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.573     0.474    douta[4]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.042     0.516 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.372     0.888    keyboard0/state_reg[0]_6
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.107     0.995 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.995    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.818    -0.871    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.285    -0.031    
    SLICE_X55Y74         FDRE (Hold_fdre_C_D)         0.091     0.060    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.336ns (19.278%)  route 1.407ns (80.722%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.171    -0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.098    -0.213 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.599     0.386    douta[6]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.045     0.431 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.637     1.068    keyboard0/state_reg[0]_8
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.113    keyboard0_n_3
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.819    -0.870    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.285    -0.030    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.091     0.061    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.384ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.461ns (22.183%)  route 1.617ns (77.817%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.168    -0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I3_O)        0.098    -0.216 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.821     0.604    douta[3]
    SLICE_X48Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.649 r  fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.000     0.649    keyboard0/state_reg[0]_1
    SLICE_X48Y76         MUXF7 (Prop_muxf7_I0_O)      0.062     0.711 r  keyboard0/fb_a_dat_in_reg[3]_i_7/O
                         net (fo=1, routed)           0.629     1.340    ram0/state_reg[2]_1
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.108     1.448 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.448    ram0_n_74
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.868    clk_cpu
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.028    
    SLICE_X48Y71         FDRE (Hold_fdre_C_D)         0.091     0.063    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  1.384    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.969ns  (logic 6.385ns (39.984%)  route 9.584ns (60.016%))
  Logic Levels:           24  (CARRY4=10 LUT2=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 82.368 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.547    82.368    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    82.886 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          1.482    84.369    ram0/Q[5]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.124    84.493 r  ram0/fb_a_dat_in[2]_i_464/O
                         net (fo=1, routed)           0.000    84.493    ram0/fb_a_dat_in[2]_i_464_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.873 r  ram0/fb_a_dat_in_reg[2]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.873    ram0/fb_a_dat_in_reg[2]_i_439_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    85.188 r  ram0/fb_a_dat_in_reg[2]_i_370/O[3]
                         net (fo=12, routed)          1.012    86.200    ram0_n_40
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.307    86.507 r  fb_a_dat_in[2]_i_382/O
                         net (fo=1, routed)           0.000    86.507    fb_a_dat_in[2]_i_382_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.087 r  fb_a_dat_in_reg[2]_i_333/O[2]
                         net (fo=3, routed)           0.430    87.517    fb_a_dat_in_reg[2]_i_333_n_5
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.302    87.819 r  fb_a_dat_in[2]_i_376/O
                         net (fo=1, routed)           0.000    87.819    fb_a_dat_in[2]_i_376_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.066 r  fb_a_dat_in_reg[2]_i_332/O[0]
                         net (fo=1, routed)           0.646    88.712    ram0/dat_r_reg[15]_1[0]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299    89.011 r  ram0/fb_a_dat_in[2]_i_259/O
                         net (fo=1, routed)           0.000    89.011    ram0/fb_a_dat_in[2]_i_259_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    89.259 f  ram0/fb_a_dat_in_reg[2]_i_173/O[3]
                         net (fo=5, routed)           0.862    90.121    ram0_n_51
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.306    90.427 r  fb_a_dat_in[2]_i_171/O
                         net (fo=7, routed)           0.985    91.413    fb_a_dat_in[2]_i_171_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.124    91.537 r  fb_a_dat_in[2]_i_249/O
                         net (fo=1, routed)           0.519    92.056    fb_a_dat_in[2]_i_249_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.454 r  fb_a_dat_in_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.454    fb_a_dat_in_reg[2]_i_162_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.568 r  fb_a_dat_in_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in_reg[2]_i_86_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.807 r  fb_a_dat_in_reg[2]_i_45/O[2]
                         net (fo=11, routed)          0.669    93.476    fb_a_dat_in_reg[2]_i_45_n_5
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.298    93.774 r  fb_a_dat_in[2]_i_263/O
                         net (fo=2, routed)           0.690    94.464    fb_a_dat_in[2]_i_263_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.327    94.791 r  fb_a_dat_in[2]_i_266/O
                         net (fo=1, routed)           0.000    94.791    fb_a_dat_in[2]_i_266_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.192 r  fb_a_dat_in_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    95.192    fb_a_dat_in_reg[2]_i_175_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 f  fb_a_dat_in_reg[2]_i_91/CO[3]
                         net (fo=3, routed)           1.014    96.320    fb_a_dat_in_reg[2]_i_91_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    96.444 r  fb_a_dat_in[3]_i_112/O
                         net (fo=1, routed)           0.161    96.605    fb_a_dat_in[3]_i_112_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    96.729 r  fb_a_dat_in[3]_i_76/O
                         net (fo=1, routed)           0.302    97.032    ram0/cursor_reg[0]_rep_5
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    97.156 r  ram0/fb_a_dat_in[3]_i_41/O
                         net (fo=1, routed)           0.490    97.645    ram0/fb_a_dat_in[3]_i_41_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.124    97.769 f  ram0/fb_a_dat_in[3]_i_16/O
                         net (fo=1, routed)           0.158    97.928    ram0/fb_a_dat_in[3]_i_16_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.124    98.052 f  ram0/fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.162    98.213    ram0/fb_a_dat_in[3]_i_3_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    98.337 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.337    ram0_n_74
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.429    98.433    clk_cpu
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.831    
                         clock uncertainty           -0.285    98.546    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)        0.029    98.575    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.575    
                         arrival time                         -98.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.789ns  (logic 8.250ns (52.250%)  route 7.539ns (47.750%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 r  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.520    95.304    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.310    95.614 r  fb_a_dat_in[1]_i_131/O
                         net (fo=1, routed)           0.162    95.775    fb_a_dat_in[1]_i_131_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    95.899 r  fb_a_dat_in[1]_i_93/O
                         net (fo=1, routed)           0.298    96.198    ram0/instruction_raw_reg[4]
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.124    96.322 r  ram0/fb_a_dat_in[1]_i_50/O
                         net (fo=1, routed)           0.284    96.606    ram0/fb_a_dat_in[1]_i_50_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    96.730 r  ram0/fb_a_dat_in[1]_i_32/O
                         net (fo=1, routed)           0.590    97.320    ram0/fb_a_dat_in[1]_i_32_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I2_O)        0.124    97.444 r  ram0/fb_a_dat_in[1]_i_14/O
                         net (fo=1, routed)           0.171    97.615    ram0/fb_a_dat_in[1]_i_14_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    97.739 f  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.296    98.035    keyboard0/length_reg[1]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124    98.159 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.159    keyboard0_n_6
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.285    98.547    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.032    98.579    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.579    
                         arrival time                         -98.159    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.831ns  (logic 6.137ns (38.767%)  route 9.694ns (61.233%))
  Logic Levels:           22  (CARRY4=10 LUT2=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 82.368 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.547    82.368    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    82.886 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          1.482    84.369    ram0/Q[5]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.124    84.493 r  ram0/fb_a_dat_in[2]_i_464/O
                         net (fo=1, routed)           0.000    84.493    ram0/fb_a_dat_in[2]_i_464_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.873 r  ram0/fb_a_dat_in_reg[2]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.873    ram0/fb_a_dat_in_reg[2]_i_439_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    85.188 r  ram0/fb_a_dat_in_reg[2]_i_370/O[3]
                         net (fo=12, routed)          1.012    86.200    ram0_n_40
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.307    86.507 r  fb_a_dat_in[2]_i_382/O
                         net (fo=1, routed)           0.000    86.507    fb_a_dat_in[2]_i_382_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.087 r  fb_a_dat_in_reg[2]_i_333/O[2]
                         net (fo=3, routed)           0.430    87.517    fb_a_dat_in_reg[2]_i_333_n_5
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.302    87.819 r  fb_a_dat_in[2]_i_376/O
                         net (fo=1, routed)           0.000    87.819    fb_a_dat_in[2]_i_376_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.066 r  fb_a_dat_in_reg[2]_i_332/O[0]
                         net (fo=1, routed)           0.646    88.712    ram0/dat_r_reg[15]_1[0]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299    89.011 r  ram0/fb_a_dat_in[2]_i_259/O
                         net (fo=1, routed)           0.000    89.011    ram0/fb_a_dat_in[2]_i_259_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    89.259 f  ram0/fb_a_dat_in_reg[2]_i_173/O[3]
                         net (fo=5, routed)           0.862    90.121    ram0_n_51
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.306    90.427 r  fb_a_dat_in[2]_i_171/O
                         net (fo=7, routed)           0.985    91.413    fb_a_dat_in[2]_i_171_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.124    91.537 r  fb_a_dat_in[2]_i_249/O
                         net (fo=1, routed)           0.519    92.056    fb_a_dat_in[2]_i_249_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.454 r  fb_a_dat_in_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.454    fb_a_dat_in_reg[2]_i_162_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.568 r  fb_a_dat_in_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in_reg[2]_i_86_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.807 r  fb_a_dat_in_reg[2]_i_45/O[2]
                         net (fo=11, routed)          0.669    93.476    fb_a_dat_in_reg[2]_i_45_n_5
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.298    93.774 r  fb_a_dat_in[2]_i_263/O
                         net (fo=2, routed)           0.690    94.464    fb_a_dat_in[2]_i_263_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.327    94.791 r  fb_a_dat_in[2]_i_266/O
                         net (fo=1, routed)           0.000    94.791    fb_a_dat_in[2]_i_266_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.192 r  fb_a_dat_in_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    95.192    fb_a_dat_in_reg[2]_i_175_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  fb_a_dat_in_reg[2]_i_91/CO[3]
                         net (fo=3, routed)           1.017    96.323    fb_a_dat_in_reg[2]_i_91_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124    96.447 r  fb_a_dat_in[0]_i_32/O
                         net (fo=2, routed)           0.504    96.951    fb_a_dat_in[0]_i_32_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I1_O)        0.124    97.075 r  fb_a_dat_in[0]_i_13/O
                         net (fo=1, routed)           0.712    97.786    ram0/cursor_reg[0]_rep__0_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    97.910 r  ram0/fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.165    98.075    ram0/fb_a_dat_in[0]_i_3_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    98.199 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    98.199    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.428    98.432    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.830    
                         clock uncertainty           -0.285    98.545    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.077    98.622    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.622    
                         arrival time                         -98.199    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.776ns  (logic 8.002ns (50.722%)  route 7.774ns (49.278%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 r  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.607    95.390    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.310    95.700 f  fb_a_dat_in[4]_i_57/O
                         net (fo=2, routed)           0.456    96.156    ram0/cursor_reg[2]_rep__0_4
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.124    96.280 f  ram0/fb_a_dat_in[4]_i_40/O
                         net (fo=2, routed)           0.505    96.785    ram0/fb_a_dat_in[4]_i_40_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.124    96.909 r  ram0/fb_a_dat_in[4]_i_16/O
                         net (fo=1, routed)           0.556    97.465    ram0/fb_a_dat_in[4]_i_16_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124    97.589 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.433    98.022    keyboard0/objtab_reg[7]
    SLICE_X55Y74         LUT6 (Prop_lut6_I3_O)        0.124    98.146 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    98.146    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.285    98.542    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.029    98.571    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -98.146    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.660ns  (logic 8.126ns (51.891%)  route 7.534ns (48.109%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 r  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.607    95.390    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.310    95.700 f  fb_a_dat_in[4]_i_57/O
                         net (fo=2, routed)           0.456    96.156    ram0/cursor_reg[2]_rep__0_4
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.124    96.280 f  ram0/fb_a_dat_in[4]_i_40/O
                         net (fo=2, routed)           0.343    96.622    ram0/fb_a_dat_in[4]_i_40_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.124    96.746 f  ram0/fb_a_dat_in[5]_i_50/O
                         net (fo=1, routed)           0.161    96.907    ram0/fb_a_dat_in[5]_i_50_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.124    97.031 f  ram0/fb_a_dat_in[5]_i_16/O
                         net (fo=1, routed)           0.343    97.374    ram0/fb_a_dat_in[5]_i_16_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I3_O)        0.124    97.498 f  ram0/fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.407    97.905    keyboard0/objtab_reg[7]_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I3_O)        0.124    98.029 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    98.029    keyboard0_n_4
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.285    98.542    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.031    98.573    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                         -98.029    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.627ns  (logic 8.126ns (52.000%)  route 7.501ns (48.000%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 f  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.607    95.390    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.310    95.700 r  fb_a_dat_in[4]_i_57/O
                         net (fo=2, routed)           0.301    96.001    fb_a_dat_in[4]_i_57_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I4_O)        0.124    96.125 r  fb_a_dat_in[6]_i_67/O
                         net (fo=1, routed)           0.442    96.567    ram0/op0_reg[13]_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    96.691 r  ram0/fb_a_dat_in[6]_i_42/O
                         net (fo=1, routed)           0.338    97.029    ram0/fb_a_dat_in[6]_i_42_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124    97.153 r  ram0/fb_a_dat_in[6]_i_15/O
                         net (fo=1, routed)           0.441    97.594    ram0/fb_a_dat_in[6]_i_15_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    97.718 f  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.154    97.872    keyboard0/cursor_reg[0]
    SLICE_X55Y73         LUT6 (Prop_lut6_I3_O)        0.124    97.996 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    97.996    keyboard0_n_3
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.829    
                         clock uncertainty           -0.285    98.544    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.029    98.573    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                         -97.996    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.087ns  (logic 6.137ns (40.676%)  route 8.950ns (59.324%))
  Logic Levels:           22  (CARRY4=10 LUT2=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 82.368 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.547    82.368    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    82.886 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          1.482    84.369    ram0/Q[5]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.124    84.493 r  ram0/fb_a_dat_in[2]_i_464/O
                         net (fo=1, routed)           0.000    84.493    ram0/fb_a_dat_in[2]_i_464_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.873 r  ram0/fb_a_dat_in_reg[2]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.873    ram0/fb_a_dat_in_reg[2]_i_439_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    85.188 r  ram0/fb_a_dat_in_reg[2]_i_370/O[3]
                         net (fo=12, routed)          1.012    86.200    ram0_n_40
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.307    86.507 r  fb_a_dat_in[2]_i_382/O
                         net (fo=1, routed)           0.000    86.507    fb_a_dat_in[2]_i_382_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.087 r  fb_a_dat_in_reg[2]_i_333/O[2]
                         net (fo=3, routed)           0.430    87.517    fb_a_dat_in_reg[2]_i_333_n_5
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.302    87.819 r  fb_a_dat_in[2]_i_376/O
                         net (fo=1, routed)           0.000    87.819    fb_a_dat_in[2]_i_376_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.066 r  fb_a_dat_in_reg[2]_i_332/O[0]
                         net (fo=1, routed)           0.646    88.712    ram0/dat_r_reg[15]_1[0]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299    89.011 r  ram0/fb_a_dat_in[2]_i_259/O
                         net (fo=1, routed)           0.000    89.011    ram0/fb_a_dat_in[2]_i_259_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    89.259 f  ram0/fb_a_dat_in_reg[2]_i_173/O[3]
                         net (fo=5, routed)           0.862    90.121    ram0_n_51
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.306    90.427 r  fb_a_dat_in[2]_i_171/O
                         net (fo=7, routed)           0.985    91.413    fb_a_dat_in[2]_i_171_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.124    91.537 r  fb_a_dat_in[2]_i_249/O
                         net (fo=1, routed)           0.519    92.056    fb_a_dat_in[2]_i_249_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.454 r  fb_a_dat_in_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.454    fb_a_dat_in_reg[2]_i_162_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.568 r  fb_a_dat_in_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in_reg[2]_i_86_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.807 r  fb_a_dat_in_reg[2]_i_45/O[2]
                         net (fo=11, routed)          0.669    93.476    fb_a_dat_in_reg[2]_i_45_n_5
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.298    93.774 r  fb_a_dat_in[2]_i_263/O
                         net (fo=2, routed)           0.690    94.464    fb_a_dat_in[2]_i_263_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.327    94.791 r  fb_a_dat_in[2]_i_266/O
                         net (fo=1, routed)           0.000    94.791    fb_a_dat_in[2]_i_266_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.192 r  fb_a_dat_in_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    95.192    fb_a_dat_in_reg[2]_i_175_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  fb_a_dat_in_reg[2]_i_91/CO[3]
                         net (fo=3, routed)           0.912    96.218    fb_a_dat_in_reg[2]_i_91_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.124    96.342 r  fb_a_dat_in[2]_i_46/O
                         net (fo=1, routed)           0.439    96.781    ram0/dat_r_reg[9]_1
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    96.905 r  ram0/fb_a_dat_in[2]_i_18/O
                         net (fo=1, routed)           0.149    97.053    ram0/fb_a_dat_in[2]_i_18_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    97.177 r  ram0/fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.154    97.332    ram0/fb_a_dat_in[2]_i_4_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124    97.456 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    97.456    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.285    98.547    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.029    98.576    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                         -97.456    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.189ns  (logic 1.014ns (12.383%)  route 7.175ns (87.617%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 f  ram0/dat_r_reg[15]/Q
                         net (fo=68, routed)          3.350    86.238    ram0/Q[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.124    86.362 f  ram0/state[3]_i_14/O
                         net (fo=1, routed)           0.282    86.644    ram0/state[3]_i_14_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    86.768 f  ram0/state[3]_i_9/O
                         net (fo=1, routed)           1.321    88.089    ram0/state[3]_i_9_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    88.213 f  ram0/state[3]_i_5/O
                         net (fo=4, routed)           0.976    89.189    ram0/state[3]_i_5_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    89.313 r  ram0/message[9][4]_i_1/O
                         net (fo=29, routed)          1.245    90.558    ram0_n_149
    SLICE_X50Y83         FDRE                                         r  message_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.435    98.439    clk_cpu
    SLICE_X50Y83         FDRE                                         r  message_reg[7][3]/C
                         clock pessimism              0.398    98.837    
                         clock uncertainty           -0.285    98.552    
    SLICE_X50Y83         FDRE (Setup_fdre_C_CE)      -0.169    98.383    message_reg[7][3]
  -------------------------------------------------------------------
                         required time                         98.383    
                         arrival time                         -90.558    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.148ns  (logic 1.014ns (12.445%)  route 7.134ns (87.555%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 f  ram0/dat_r_reg[15]/Q
                         net (fo=68, routed)          3.350    86.238    ram0/Q[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.124    86.362 f  ram0/state[3]_i_14/O
                         net (fo=1, routed)           0.282    86.644    ram0/state[3]_i_14_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    86.768 f  ram0/state[3]_i_9/O
                         net (fo=1, routed)           1.321    88.089    ram0/state[3]_i_9_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    88.213 f  ram0/state[3]_i_5/O
                         net (fo=4, routed)           0.976    89.189    ram0/state[3]_i_5_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    89.313 r  ram0/message[9][4]_i_1/O
                         net (fo=29, routed)          1.204    90.517    ram0_n_149
    SLICE_X48Y83         FDRE                                         r  message_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.434    98.438    clk_cpu
    SLICE_X48Y83         FDRE                                         r  message_reg[10][4]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.285    98.551    
    SLICE_X48Y83         FDRE (Setup_fdre_C_CE)      -0.205    98.346    message_reg[10][4]
  -------------------------------------------------------------------
                         required time                         98.346    
                         arrival time                         -90.517    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.148ns  (logic 1.014ns (12.445%)  route 7.134ns (87.555%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 f  ram0/dat_r_reg[15]/Q
                         net (fo=68, routed)          3.350    86.238    ram0/Q[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.124    86.362 f  ram0/state[3]_i_14/O
                         net (fo=1, routed)           0.282    86.644    ram0/state[3]_i_14_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    86.768 f  ram0/state[3]_i_9/O
                         net (fo=1, routed)           1.321    88.089    ram0/state[3]_i_9_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    88.213 f  ram0/state[3]_i_5/O
                         net (fo=4, routed)           0.976    89.189    ram0/state[3]_i_5_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    89.313 r  ram0/message[9][4]_i_1/O
                         net (fo=29, routed)          1.204    90.517    ram0_n_149
    SLICE_X48Y83         FDRE                                         r  message_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.434    98.438    clk_cpu
    SLICE_X48Y83         FDRE                                         r  message_reg[2][3]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.285    98.551    
    SLICE_X48Y83         FDRE (Setup_fdre_C_CE)      -0.205    98.346    message_reg[2][3]
  -------------------------------------------------------------------
                         required time                         98.346    
                         arrival time                         -90.517    
  -------------------------------------------------------------------
                         slack                                  7.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.164ns (20.217%)  route 0.647ns (79.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          0.647     0.187    dat_r[5]
    SLICE_X50Y67         FDRE                                         r  length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.826    -0.863    clk_cpu
    SLICE_X50Y67         FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.285    -0.023    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.083     0.060    length_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.141ns (16.680%)  route 0.704ns (83.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X48Y66         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[6]/Q
                         net (fo=64, routed)          0.704     0.223    dat_r[6]
    SLICE_X50Y67         FDRE                                         r  length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.826    -0.863    clk_cpu
    SLICE_X50Y67         FDRE                                         r  length_reg[7]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.285    -0.023    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.088     0.065    length_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.039%)  route 0.698ns (78.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[1]/Q
                         net (fo=50, routed)          0.698     0.215    ram0/Q[1]
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.260 r  ram0/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.260    pc[1]
    SLICE_X39Y67         FDRE                                         r  pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.821    -0.868    clk_cpu
    SLICE_X39Y67         FDRE                                         r  pc_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.028    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.091     0.063    pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.231ns (25.983%)  route 0.658ns (74.017%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[1]/Q
                         net (fo=50, routed)          0.368    -0.115    ram0/Q[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I0_O)        0.045    -0.070 r  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.290     0.220    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.265    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.027    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.091     0.064    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.209ns (22.376%)  route 0.725ns (77.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X50Y69         FDRE                                         r  ram0/dat_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/dat_r_reg[13]/Q
                         net (fo=71, routed)          0.725     0.264    ram0/Q[13]
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  ram0/pc[13]_i_1/O
                         net (fo=1, routed)           0.000     0.309    pc[13]
    SLICE_X42Y71         FDRE                                         r  pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.819    -0.871    clk_cpu
    SLICE_X42Y71         FDRE                                         r  pc_reg[13]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.285    -0.031    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.121     0.090    pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.186ns (19.833%)  route 0.752ns (80.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y68         FDRE                                         r  ram0/dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[7]/Q
                         net (fo=63, routed)          0.752     0.269    ram0/Q[7]
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  ram0/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.314    pc[7]
    SLICE_X42Y68         FDRE                                         r  pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.868    clk_cpu
    SLICE_X42Y68         FDRE                                         r  pc_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.028    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.121     0.093    pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.209ns (22.331%)  route 0.727ns (77.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/dat_r_reg[2]/Q
                         net (fo=56, routed)          0.727     0.267    ram0/Q[2]
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  ram0/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.312    pc[2]
    SLICE_X41Y66         FDRE                                         r  pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.824    -0.866    clk_cpu
    SLICE_X41Y66         FDRE                                         r  pc_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.026    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.091     0.065    pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.015%)  route 0.740ns (77.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.740     0.280    ram0/Q[8]
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.325 r  ram0/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     0.325    pc[8]
    SLICE_X39Y68         FDRE                                         r  pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.820    -0.869    clk_cpu
    SLICE_X39Y68         FDRE                                         r  pc_reg[8]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.029    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091     0.062    pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            checksum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.164ns (17.185%)  route 0.790ns (82.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X50Y69         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/dat_r_reg[14]/Q
                         net (fo=70, routed)          0.790     0.329    dat_r[14]
    SLICE_X60Y73         FDRE                                         r  checksum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.846    -0.843    clk_cpu
    SLICE_X60Y73         FDRE                                         r  checksum_reg[14]/C
                         clock pessimism              0.555    -0.288    
                         clock uncertainty            0.285    -0.003    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.052     0.049    checksum_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fetch_string_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.532%)  route 0.818ns (81.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X51Y68         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[9]/Q
                         net (fo=69, routed)          0.818     0.334    ram0/Q[9]
    SLICE_X52Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.379 r  ram0/fetch_string_i_1/O
                         net (fo=1, routed)           0.000     0.379    ram0_n_147
    SLICE_X52Y80         FDRE                                         r  fetch_string_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.824    -0.865    clk_cpu
    SLICE_X52Y80         FDRE                                         r  fetch_string_reg/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.025    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.121     0.096    fetch_string_reg
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       74.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.103ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        25.728ns  (logic 8.934ns (34.725%)  route 16.794ns (65.275%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.947    21.402    cursor[13]_i_16_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.526 f  cursor[11]_i_10/O
                         net (fo=1, routed)           0.809    22.335    keyboard0/cursor_reg[13]_11
    SLICE_X42Y87         LUT6 (Prop_lut6_I2_O)        0.124    22.459 r  keyboard0/cursor[11]_i_6/O
                         net (fo=1, routed)           1.094    23.553    keyboard0/cursor[11]_i_6_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    23.677 r  keyboard0/cursor[11]_i_2/O
                         net (fo=1, routed)           0.954    24.631    keyboard0/cursor[11]_i_2_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.755 r  keyboard0/cursor[11]_i_1/O
                         net (fo=1, routed)           0.000    24.755    keyboard0_n_11
    SLICE_X44Y78         FDRE                                         r  cursor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.426    98.430    clk_cpu
    SLICE_X44Y78         FDRE                                         r  cursor_reg[11]/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.165    98.827    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)        0.031    98.858    cursor_reg[11]
  -------------------------------------------------------------------
                         required time                         98.858    
                         arrival time                         -24.755    
  -------------------------------------------------------------------
                         slack                                 74.103    

Slack (MET) :             74.108ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        25.788ns  (logic 9.058ns (35.124%)  route 16.730ns (64.876%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.601    21.056    keyboard0/cursor_reg[10]
    SLICE_X40Y85         LUT5 (Prop_lut5_I1_O)        0.124    21.180 r  keyboard0/cursor[9]_i_11/O
                         net (fo=1, routed)           0.715    21.896    keyboard0/cursor[9]_i_11_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.020 f  keyboard0/cursor[9]_i_10/O
                         net (fo=1, routed)           0.953    22.972    keyboard0/cursor[9]_i_10_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I2_O)        0.124    23.096 f  keyboard0/cursor[9]_i_4/O
                         net (fo=1, routed)           0.801    23.897    keyboard0/cursor[9]_i_4_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.021 r  keyboard0/cursor[9]_i_2/O
                         net (fo=1, routed)           0.670    24.691    keyboard0/cursor[9]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124    24.815 r  keyboard0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    24.815    keyboard0_n_13
    SLICE_X38Y82         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X38Y82         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.577    99.008    
                         clock uncertainty           -0.165    98.843    
    SLICE_X38Y82         FDRE (Setup_fdre_C_D)        0.081    98.924    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.924    
                         arrival time                         -24.815    
  -------------------------------------------------------------------
                         slack                                 74.108    

Slack (MET) :             74.250ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        25.576ns  (logic 9.058ns (35.416%)  route 16.518ns (64.584%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 98.427 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.686    21.141    keyboard0/cursor_reg[10]
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    21.265 r  keyboard0/cursor[3]_i_7/O
                         net (fo=1, routed)           0.919    22.184    keyboard0/cursor[3]_i_7_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.308 f  keyboard0/cursor[3]_i_5/O
                         net (fo=1, routed)           0.588    22.897    keyboard0/cursor[3]_i_5_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124    23.021 f  keyboard0/cursor[3]_i_4/O
                         net (fo=1, routed)           0.811    23.832    keyboard0/cursor[3]_i_4_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  keyboard0/cursor[3]_i_2/O
                         net (fo=1, routed)           0.523    24.479    keyboard0/cursor[3]_i_2_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.124    24.603 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    24.603    keyboard0_n_19
    SLICE_X40Y77         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.423    98.427    clk_cpu
    SLICE_X40Y77         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.562    98.989    
                         clock uncertainty           -0.165    98.824    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029    98.853    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.853    
                         arrival time                         -24.603    
  -------------------------------------------------------------------
                         slack                                 74.250    

Slack (MET) :             74.293ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        25.536ns  (logic 9.058ns (35.472%)  route 16.478ns (64.528%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.454    20.909    keyboard0/cursor_reg[10]
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.124    21.033 r  keyboard0/cursor[4]_i_29/O
                         net (fo=1, routed)           0.947    21.981    keyboard0/cursor[4]_i_29_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    22.105 f  keyboard0/cursor[4]_i_18/O
                         net (fo=1, routed)           0.813    22.918    keyboard0/cursor[4]_i_18_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.042 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.829    23.871    keyboard0/cursor[4]_i_6_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124    23.995 r  keyboard0/cursor[4]_i_2/O
                         net (fo=1, routed)           0.444    24.439    keyboard0/cursor[4]_i_2_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124    24.563 r  keyboard0/cursor[4]_i_1/O
                         net (fo=1, routed)           0.000    24.563    keyboard0_n_18
    SLICE_X40Y79         FDRE                                         r  cursor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.426    98.430    clk_cpu
    SLICE_X40Y79         FDRE                                         r  cursor_reg[4]/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.165    98.827    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.029    98.856    cursor_reg[4]
  -------------------------------------------------------------------
                         required time                         98.856    
                         arrival time                         -24.563    
  -------------------------------------------------------------------
                         slack                                 74.293    

Slack (MET) :             74.507ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        25.335ns  (logic 9.058ns (35.753%)  route 16.277ns (64.247%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=4 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 98.428 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.814    21.270    keyboard0/cursor_reg[10]
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124    21.394 r  keyboard0/cursor[7]_i_6/O
                         net (fo=1, routed)           0.975    22.368    keyboard0/cursor[7]_i_6_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I0_O)        0.124    22.492 f  keyboard0/cursor[7]_i_4/O
                         net (fo=1, routed)           0.724    23.216    keyboard0/cursor[7]_i_4_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    23.340 r  keyboard0/cursor[7]_i_3/O
                         net (fo=1, routed)           0.280    23.620    keyboard0/cursor[7]_i_3_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.744 f  keyboard0/cursor[7]_i_2/O
                         net (fo=1, routed)           0.494    24.238    keyboard0/cursor[7]_i_2_n_0
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.124    24.362 r  keyboard0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    24.362    keyboard0_n_15
    SLICE_X39Y80         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.424    98.428    clk_cpu
    SLICE_X39Y80         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.577    99.005    
                         clock uncertainty           -0.165    98.840    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.029    98.869    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.869    
                         arrival time                         -24.362    
  -------------------------------------------------------------------
                         slack                                 74.507    

Slack (MET) :             74.637ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        25.256ns  (logic 9.058ns (35.865%)  route 16.198ns (64.135%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.810    21.265    keyboard0/cursor_reg[10]
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124    21.389 r  keyboard0/cursor[8]_i_10/O
                         net (fo=1, routed)           0.625    22.014    keyboard0/cursor[8]_i_10_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.138 f  keyboard0/cursor[8]_i_9/O
                         net (fo=1, routed)           0.981    23.119    keyboard0/cursor[8]_i_9_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I2_O)        0.124    23.243 f  keyboard0/cursor[8]_i_4/O
                         net (fo=1, routed)           0.627    23.870    keyboard0/cursor[8]_i_4_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    23.994 r  keyboard0/cursor[8]_i_2/O
                         net (fo=1, routed)           0.165    24.159    keyboard0/cursor[8]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124    24.283 r  keyboard0/cursor[8]_i_1/O
                         net (fo=1, routed)           0.000    24.283    keyboard0_n_14
    SLICE_X38Y82         FDRE                                         r  cursor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X38Y82         FDRE                                         r  cursor_reg[8]/C
                         clock pessimism              0.577    99.008    
                         clock uncertainty           -0.165    98.843    
    SLICE_X38Y82         FDRE (Setup_fdre_C_D)        0.077    98.920    cursor_reg[8]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -24.283    
  -------------------------------------------------------------------
                         slack                                 74.637    

Slack (MET) :             74.986ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        24.892ns  (logic 8.934ns (35.891%)  route 15.958ns (64.109%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.538    20.994    keyboard0/cursor_reg[10]
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.124    21.118 r  keyboard0/cursor[6]_i_5/O
                         net (fo=1, routed)           0.843    21.960    keyboard0/cursor[6]_i_5_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124    22.084 f  keyboard0/cursor[6]_i_3/O
                         net (fo=1, routed)           1.005    23.089    keyboard0/cursor[6]_i_3_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.213 r  keyboard0/cursor[6]_i_2/O
                         net (fo=1, routed)           0.582    23.795    keyboard0/cursor[6]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    23.919 r  keyboard0/cursor[6]_i_1/O
                         net (fo=1, routed)           0.000    23.919    keyboard0_n_16
    SLICE_X42Y78         FDRE                                         r  cursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X42Y78         FDRE                                         r  cursor_reg[6]/C
                         clock pessimism              0.562    98.991    
                         clock uncertainty           -0.165    98.826    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)        0.079    98.905    cursor_reg[6]
  -------------------------------------------------------------------
                         required time                         98.905    
                         arrival time                         -23.919    
  -------------------------------------------------------------------
                         slack                                 74.986    

Slack (MET) :             75.255ns  (required time - arrival time)
  Source:                 length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        24.562ns  (logic 8.220ns (33.467%)  route 16.342ns (66.533%))
  Logic Levels:           28  (CARRY4=12 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.550    -0.962    clk_cpu
    SLICE_X51Y67         FDRE                                         r  length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  length_reg[9]/Q
                         net (fo=51, routed)          2.902     2.396    length_reg_n_0_[9]
    SLICE_X49Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.520 r  fb_a_dat_in[0]_i_416/O
                         net (fo=2, routed)           0.636     3.156    fb_a_dat_in[0]_i_416_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.552 r  fb_a_dat_in_reg[6]_i_238/CO[3]
                         net (fo=1, routed)           0.000     3.552    fb_a_dat_in_reg[6]_i_238_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.669 r  fb_a_dat_in_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000     3.669    fb_a_dat_in_reg[6]_i_228_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.908 r  fb_a_dat_in_reg[6]_i_213/O[2]
                         net (fo=10, routed)          1.091     4.998    fb_a_dat_in_reg[6]_i_213_n_5
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.301     5.299 r  fb_a_dat_in[6]_i_227/O
                         net (fo=1, routed)           0.000     5.299    fb_a_dat_in[6]_i_227_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.846 r  fb_a_dat_in_reg[6]_i_212/O[2]
                         net (fo=1, routed)           0.688     6.534    fb_a_dat_in_reg[6]_i_212_n_5
    SLICE_X54Y66         LUT2 (Prop_lut2_I1_O)        0.302     6.836 r  fb_a_dat_in[6]_i_216/O
                         net (fo=1, routed)           0.000     6.836    fb_a_dat_in[6]_i_216_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.414 r  fb_a_dat_in_reg[6]_i_176/O[2]
                         net (fo=1, routed)           0.812     8.225    fb_a_dat_in_reg[6]_i_176_n_5
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301     8.526 r  fb_a_dat_in[6]_i_145/O
                         net (fo=1, routed)           0.000     8.526    fb_a_dat_in[6]_i_145_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.924 r  fb_a_dat_in_reg[6]_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.924    fb_a_dat_in_reg[6]_i_121_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.258 f  fb_a_dat_in_reg[6]_i_111/O[1]
                         net (fo=1, routed)           0.964    10.222    fb_a_dat_in_reg[6]_i_111_n_6
    SLICE_X56Y68         LUT1 (Prop_lut1_I0_O)        0.303    10.525 r  fb_a_dat_in[6]_i_138/O
                         net (fo=1, routed)           0.000    10.525    fb_a_dat_in[6]_i_138_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    10.843 r  fb_a_dat_in_reg[6]_i_110/CO[2]
                         net (fo=54, routed)          2.007    12.850    fb_a_dat_in_reg[6]_i_110_n_1
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.310    13.160 r  fb_a_dat_in[6]_i_195/O
                         net (fo=1, routed)           0.472    13.632    fb_a_dat_in[6]_i_195_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.169 r  fb_a_dat_in_reg[6]_i_164/O[2]
                         net (fo=3, routed)           0.584    14.753    fb_a_dat_in_reg[6]_i_164_n_5
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.302    15.055 r  fb_a_dat_in[6]_i_166/O
                         net (fo=1, routed)           0.000    15.055    fb_a_dat_in[6]_i_166_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.303 r  fb_a_dat_in_reg[6]_i_130/O[2]
                         net (fo=2, routed)           1.056    16.358    fb_a_dat_in_reg[6]_i_130_n_5
    SLICE_X56Y65         LUT4 (Prop_lut4_I0_O)        0.302    16.660 r  fb_a_dat_in[6]_i_155/O
                         net (fo=2, routed)           0.633    17.294    fb_a_dat_in[6]_i_155_n_0
    SLICE_X57Y67         LUT5 (Prop_lut5_I0_O)        0.124    17.418 r  fb_a_dat_in[6]_i_159/O
                         net (fo=1, routed)           0.000    17.418    fb_a_dat_in[6]_i_159_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.816 r  fb_a_dat_in_reg[6]_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.816    fb_a_dat_in_reg[6]_i_123_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.044 r  fb_a_dat_in_reg[6]_i_107/CO[2]
                         net (fo=3, routed)           0.697    18.741    fb_a_dat_in_reg[6]_i_107_n_1
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.313    19.054 f  fb_a_dat_in[6]_i_82/O
                         net (fo=3, routed)           0.292    19.345    fb_a_dat_in[6]_i_82_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124    19.469 r  fb_a_dat_in[5]_i_58/O
                         net (fo=1, routed)           0.756    20.226    fb_a_dat_in[5]_i_58_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I4_O)        0.124    20.350 r  fb_a_dat_in[5]_i_34/O
                         net (fo=1, routed)           0.598    20.948    fb_a_dat_in[5]_i_34_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124    21.072 r  fb_a_dat_in[5]_i_14/O
                         net (fo=2, routed)           0.866    21.938    fb_a_dat_in[5]_i_14_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.062 r  fb_a_dat_in[4]_i_12/O
                         net (fo=1, routed)           0.857    22.919    ram0/cursor_reg[1]_rep__1_5
    SLICE_X55Y74         LUT6 (Prop_lut6_I1_O)        0.124    23.043 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.433    23.476    keyboard0/objtab_reg[7]
    SLICE_X55Y74         LUT6 (Prop_lut6_I3_O)        0.124    23.600 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    23.600    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.562    98.991    
                         clock uncertainty           -0.165    98.826    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.029    98.855    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.855    
                         arrival time                         -23.600    
  -------------------------------------------------------------------
                         slack                                 75.255    

Slack (MET) :             75.263ns  (required time - arrival time)
  Source:                 length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        24.618ns  (logic 8.096ns (32.886%)  route 16.522ns (67.114%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.550    -0.962    clk_cpu
    SLICE_X51Y67         FDRE                                         r  length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  length_reg[9]/Q
                         net (fo=51, routed)          2.902     2.396    length_reg_n_0_[9]
    SLICE_X49Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.520 r  fb_a_dat_in[0]_i_416/O
                         net (fo=2, routed)           0.636     3.156    fb_a_dat_in[0]_i_416_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.552 r  fb_a_dat_in_reg[6]_i_238/CO[3]
                         net (fo=1, routed)           0.000     3.552    fb_a_dat_in_reg[6]_i_238_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.669 r  fb_a_dat_in_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000     3.669    fb_a_dat_in_reg[6]_i_228_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.908 r  fb_a_dat_in_reg[6]_i_213/O[2]
                         net (fo=10, routed)          1.091     4.998    fb_a_dat_in_reg[6]_i_213_n_5
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.301     5.299 r  fb_a_dat_in[6]_i_227/O
                         net (fo=1, routed)           0.000     5.299    fb_a_dat_in[6]_i_227_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.846 r  fb_a_dat_in_reg[6]_i_212/O[2]
                         net (fo=1, routed)           0.688     6.534    fb_a_dat_in_reg[6]_i_212_n_5
    SLICE_X54Y66         LUT2 (Prop_lut2_I1_O)        0.302     6.836 r  fb_a_dat_in[6]_i_216/O
                         net (fo=1, routed)           0.000     6.836    fb_a_dat_in[6]_i_216_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.414 r  fb_a_dat_in_reg[6]_i_176/O[2]
                         net (fo=1, routed)           0.812     8.225    fb_a_dat_in_reg[6]_i_176_n_5
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301     8.526 r  fb_a_dat_in[6]_i_145/O
                         net (fo=1, routed)           0.000     8.526    fb_a_dat_in[6]_i_145_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.924 r  fb_a_dat_in_reg[6]_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.924    fb_a_dat_in_reg[6]_i_121_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.258 f  fb_a_dat_in_reg[6]_i_111/O[1]
                         net (fo=1, routed)           0.964    10.222    fb_a_dat_in_reg[6]_i_111_n_6
    SLICE_X56Y68         LUT1 (Prop_lut1_I0_O)        0.303    10.525 r  fb_a_dat_in[6]_i_138/O
                         net (fo=1, routed)           0.000    10.525    fb_a_dat_in[6]_i_138_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    10.843 r  fb_a_dat_in_reg[6]_i_110/CO[2]
                         net (fo=54, routed)          2.007    12.850    fb_a_dat_in_reg[6]_i_110_n_1
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.310    13.160 r  fb_a_dat_in[6]_i_195/O
                         net (fo=1, routed)           0.472    13.632    fb_a_dat_in[6]_i_195_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.169 r  fb_a_dat_in_reg[6]_i_164/O[2]
                         net (fo=3, routed)           0.584    14.753    fb_a_dat_in_reg[6]_i_164_n_5
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.302    15.055 r  fb_a_dat_in[6]_i_166/O
                         net (fo=1, routed)           0.000    15.055    fb_a_dat_in[6]_i_166_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.303 r  fb_a_dat_in_reg[6]_i_130/O[2]
                         net (fo=2, routed)           1.056    16.358    fb_a_dat_in_reg[6]_i_130_n_5
    SLICE_X56Y65         LUT4 (Prop_lut4_I0_O)        0.302    16.660 r  fb_a_dat_in[6]_i_155/O
                         net (fo=2, routed)           0.633    17.294    fb_a_dat_in[6]_i_155_n_0
    SLICE_X57Y67         LUT5 (Prop_lut5_I0_O)        0.124    17.418 r  fb_a_dat_in[6]_i_159/O
                         net (fo=1, routed)           0.000    17.418    fb_a_dat_in[6]_i_159_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.816 r  fb_a_dat_in_reg[6]_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.816    fb_a_dat_in_reg[6]_i_123_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.044 r  fb_a_dat_in_reg[6]_i_107/CO[2]
                         net (fo=3, routed)           0.830    18.873    fb_a_dat_in_reg[6]_i_107_n_1
    SLICE_X58Y69         LUT5 (Prop_lut5_I0_O)        0.313    19.186 r  fb_a_dat_in[2]_i_213/O
                         net (fo=2, routed)           0.955    20.142    fb_a_dat_in[2]_i_213_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.266 r  fb_a_dat_in[0]_i_88/O
                         net (fo=1, routed)           0.954    21.220    fb_a_dat_in[0]_i_88_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I5_O)        0.124    21.344 r  fb_a_dat_in[0]_i_44/O
                         net (fo=1, routed)           0.546    21.890    ram0/op1_type_reg[0]_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.124    22.014 r  ram0/fb_a_dat_in[0]_i_15/O
                         net (fo=1, routed)           1.230    23.244    ram0/fb_a_dat_in[0]_i_15_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    23.368 r  ram0/fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.165    23.533    ram0/fb_a_dat_in[0]_i_3_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    23.657 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    23.657    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.428    98.432    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.576    99.008    
                         clock uncertainty           -0.165    98.843    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.077    98.920    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -23.657    
  -------------------------------------------------------------------
                         slack                                 75.263    

Slack (MET) :             75.413ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        24.452ns  (logic 8.934ns (36.536%)  route 15.518ns (63.464%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 98.427 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.452    20.907    keyboard0/cursor_reg[10]
    SLICE_X40Y85         LUT5 (Prop_lut5_I1_O)        0.124    21.031 r  keyboard0/cursor[2]_i_16/O
                         net (fo=1, routed)           0.447    21.478    keyboard0/cursor[2]_i_16_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    21.602 f  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.444    22.046    keyboard0/cursor[2]_i_8_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.170 r  keyboard0/cursor[2]_i_3/O
                         net (fo=4, routed)           1.186    23.355    keyboard0/cursor[2]_i_3_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    23.479 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    23.479    keyboard0_n_43
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.423    98.427    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.600    99.027    
                         clock uncertainty           -0.165    98.862    
    SLICE_X39Y78         FDRE (Setup_fdre_C_D)        0.031    98.893    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.893    
                         arrival time                         -23.479    
  -------------------------------------------------------------------
                         slack                                 75.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.555    -0.626    clk_cpu
    SLICE_X45Y81         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  state_reg[2]/Q
                         net (fo=113, routed)         0.122    -0.363    ram0/state_reg[3]_2[2]
    SLICE_X44Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.318 r  ram0/state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.318    ram0_n_77
    SLICE_X44Y81         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X44Y81         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.165    -0.448    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.092    -0.356    state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.977%)  route 0.108ns (34.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X42Y71         FDRE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  pc_reg[16]/Q
                         net (fo=5, routed)           0.108    -0.358    ram0/pc_reg[16]_0[16]
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  ram0/ram_addr[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.313    ram_addr[16]
    SLICE_X43Y71         FDRE                                         r  ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.819    -0.871    clk_cpu
    SLICE_X43Y71         FDRE                                         r  ram_addr_reg[16]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.165    -0.452    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.091    -0.361    ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.252%)  route 0.133ns (41.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.560    -0.621    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y92         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/Q
                         net (fo=11, routed)          0.133    -0.347    keyboard0/ps2_keyboard_0/count_idle_reg__0[0]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    keyboard0/ps2_keyboard_0/p_0_in_0[5]
    SLICE_X28Y92         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.830    -0.860    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y92         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.165    -0.443    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.092    -0.351    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.957%)  route 0.166ns (54.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X31Y85         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.317    keyboard0/ascii_reg_n_0_[1]
    SLICE_X33Y84         FDRE                                         r  keyboard0/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.823    -0.866    keyboard0/clk_cpu
    SLICE_X33Y84         FDRE                                         r  keyboard0/ascii_code_reg[1]/C
                         clock pessimism              0.256    -0.610    
                         clock uncertainty            0.165    -0.445    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.066    -0.379    keyboard0/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.923%)  route 0.180ns (56.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X31Y86         FDRE                                         r  keyboard0/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[2]/Q
                         net (fo=4, routed)           0.180    -0.303    keyboard0/ascii_reg_n_0_[2]
    SLICE_X34Y85         FDRE                                         r  keyboard0/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.823    -0.866    keyboard0/clk_cpu
    SLICE_X34Y85         FDRE                                         r  keyboard0/ascii_code_reg[2]/C
                         clock pessimism              0.275    -0.591    
                         clock uncertainty            0.165    -0.426    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.059    -0.367    keyboard0/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.555    -0.626    clk_cpu
    SLICE_X44Y81         FDRE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  state_reg[3]/Q
                         net (fo=81, routed)          0.149    -0.336    ram0/state_reg[3]_2[3]
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  ram0/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    ram0_n_78
    SLICE_X45Y81         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X45Y81         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.165    -0.448    
    SLICE_X45Y81         FDRE (Hold_fdre_C_D)         0.091    -0.357    state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.318%)  route 0.132ns (38.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.554    -0.627    clk_cpu
    SLICE_X42Y68         FDRE                                         r  pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  pc_reg[7]/Q
                         net (fo=10, routed)          0.132    -0.331    ram0/pc_reg[16]_0[7]
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.286 r  ram0/ram_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    ram0_n_104
    SLICE_X43Y69         FDRE                                         r  ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.821    -0.869    clk_cpu
    SLICE_X43Y69         FDRE                                         r  ram_addr_reg[7]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.165    -0.449    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.092    -0.357    ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/state_reg[1]/Q
                         net (fo=14, routed)          0.146    -0.334    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X15Y84         LUT5 (Prop_lut5_I3_O)        0.045    -0.289 r  keyboard0/ps2_keyboard_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    keyboard0/ps2_keyboard_0_n_2
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/C
                         clock pessimism              0.241    -0.621    
                         clock uncertainty            0.165    -0.456    
    SLICE_X15Y84         FDRE (Hold_fdre_C_D)         0.092    -0.364    keyboard0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.823%)  route 0.147ns (44.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/state_reg[1]/Q
                         net (fo=14, routed)          0.147    -0.333    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  keyboard0/ps2_keyboard_0/shift_l_i_1/O
                         net (fo=1, routed)           0.000    -0.288    keyboard0/ps2_keyboard_0_n_13
    SLICE_X15Y84         FDRE                                         r  keyboard0/shift_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/shift_l_reg/C
                         clock pessimism              0.241    -0.621    
                         clock uncertainty            0.165    -0.456    
    SLICE_X15Y84         FDRE (Hold_fdre_C_D)         0.091    -0.365    keyboard0/shift_l_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/prev_ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.737%)  route 0.189ns (57.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X31Y85         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[1]/Q
                         net (fo=4, routed)           0.189    -0.294    keyboard0/ascii_reg_n_0_[1]
    SLICE_X34Y84         FDRE                                         r  keyboard0/prev_ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X34Y84         FDRE                                         r  keyboard0/prev_ascii_reg[1]/C
                         clock pessimism              0.275    -0.592    
                         clock uncertainty            0.165    -0.427    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.052    -0.375    keyboard0/prev_ascii_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider
  To Clock:  clk108M_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 2.477ns (30.066%)  route 5.761ns (69.934%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 7.695 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.695     2.035    vga0/v_count[10]_i_2_n_0
    SLICE_X32Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.159 r  vga0/g0_b0_i_2/O
                         net (fo=91, routed)          1.466     3.626    vga0/sel[1]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.750 f  vga0/g29_b6/O
                         net (fo=1, routed)           0.000     3.750    vga0/g29_b6_n_0
    SLICE_X33Y58         MUXF7 (Prop_muxf7_I1_O)      0.245     3.995 f  vga0/vgaRed_reg[0]_i_88/O
                         net (fo=1, routed)           0.000     3.995    vga0/vgaRed_reg[0]_i_88_n_0
    SLICE_X33Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     4.099 f  vga0/vgaRed_reg[0]_i_29/O
                         net (fo=1, routed)           0.950     5.049    vga0/vgaRed_reg[0]_i_29_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.316     5.365 f  vga0/vgaRed[0]_i_13/O
                         net (fo=1, routed)           0.804     6.169    vga0/vgaRed[0]_i_13_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.293 r  vga0/vgaRed[0]_i_6/O
                         net (fo=1, routed)           0.000     6.293    vga0/vgaRed[0]_i_6_n_0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.209     6.502 r  vga0/vgaRed_reg[0]_i_2/O
                         net (fo=1, routed)           0.474     6.976    vga0/vgaRed_reg[0]_i_2_n_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.297     7.273 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.273    vga0/vgaRed[0]_i_1_n_0
    SLICE_X33Y61         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.432     7.695    vga0/clk108M
    SLICE_X33Y61         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.491     8.186    
                         clock uncertainty           -0.116     8.070    
    SLICE_X33Y61         FDRE (Setup_fdre_C_D)        0.029     8.099    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 3.289ns (46.022%)  route 3.858ns (53.978%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.430 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.430    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.753 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.608     4.361    vga0/v_count_reg[6]_0[2]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.065 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.065    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.287 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.569     5.856    vga0/fbOutAddr0[13]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.325     6.181 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.181    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.075     8.140    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.140    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 3.009ns (43.173%)  route 3.961ns (56.827%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.744 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.744    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.966 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.713     5.679    vga0/fbOutAddr0[9]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.325     6.004 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     6.004    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.075     8.140    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.140    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 3.111ns (45.100%)  route 3.787ns (54.900%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.430 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.430    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.649 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.460     4.109    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     4.984 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.646     5.630    vga0/fbOutAddr0[11]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.302     5.932 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.932    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031     8.096    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 3.099ns (45.939%)  route 3.647ns (54.061%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.744 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.744    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.078 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.399     5.477    vga0/fbOutAddr0[10]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.303     5.780 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.780    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.029     8.094    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.094    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 3.081ns (45.697%)  route 3.661ns (54.303%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 7.691 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.744 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.744    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.057 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.413     5.470    vga0/fbOutAddr0[12]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.306     5.776 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.776    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.428     7.691    vga0/clk108M
    SLICE_X32Y66         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.491     8.182    
                         clock uncertainty           -0.116     8.066    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.029     8.095    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.637ns (40.265%)  route 3.912ns (59.735%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 7.692 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.475 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.567     4.042    vga0/S[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.591 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.664     5.255    vga0/fbOutAddr0[8]
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.328     5.583 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.583    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.429     7.692    vga0/clk108M
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.491     8.183    
                         clock uncertainty           -0.116     8.067    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.118     8.185    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 2.268ns (37.468%)  route 3.785ns (62.532%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 7.692 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.837     2.177    vga0/v_count[10]_i_2_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.472     2.773    vga0/v_count3_out[4]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.897    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.127 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.580     3.707    vga0/fbOutAddr1_0[7]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.306     4.013 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.013    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.261 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.524     4.785    vga0/fbOutAddr0[7]
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.302     5.087 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.087    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.429     7.692    vga0/clk108M
    SLICE_X30Y65         FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.491     8.183    
                         clock uncertainty           -0.116     8.067    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.077     8.144    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 2.135ns (38.242%)  route 3.448ns (61.758%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.763     2.104    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     2.228 r  vga0/fbOutAddr[9]_i_7/O
                         net (fo=1, routed)           0.000     2.228    vga0/fbOutAddr[9]_i_7_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.480 r  vga0/fbOutAddr_reg[9]_i_2/O[0]
                         net (fo=3, routed)           0.755     3.235    vga0/fbOutAddr1_0[6]
    SLICE_X31Y65         LUT4 (Prop_lut4_I0_O)        0.295     3.530 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.530    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.757 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.557     4.314    vga0/fbOutAddr0[6]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.303     4.617 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.617    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031     8.096    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.306ns (25.292%)  route 3.858ns (74.708%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 7.690 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.546    -0.966    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.866     0.356    vga0/v_count_reg_n_0_[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.152     0.508 r  vga0/v_count[4]_i_2/O
                         net (fo=5, routed)           0.506     1.014    vga0/v_count[4]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.326     1.340 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.892     2.233    vga0/v_count[10]_i_2_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I0_O)        0.124     2.357 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.440     2.797    vga0/v_count3_out[10]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.501     3.421    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.545 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.652     4.198    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.427     7.690    vga0/clk108M
    SLICE_X33Y67         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.491     8.181    
                         clock uncertainty           -0.116     8.065    
    SLICE_X33Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.860    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  3.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.556    -0.625    vga0/clk108M
    SLICE_X35Y65         FDRE                                         r  vga0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.145    -0.340    vga0/v_count_reg_n_0_[4]
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.295 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    vga0/v_count[5]_i_2_n_0
    SLICE_X34Y65         FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.822    -0.867    vga0/clk108M
    SLICE_X34Y65         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.116    -0.496    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.120    -0.376    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.486%)  route 0.155ns (45.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X31Y65         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.155    -0.328    vga0/h_count_reg_n_0_[9]
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.283 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.283    vga0/h_count[10]_i_2_n_0
    SLICE_X33Y65         FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.823    -0.866    vga0/clk108M
    SLICE_X33Y65         FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.256    -0.610    
                         clock uncertainty            0.116    -0.494    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.091    -0.403    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.122%)  route 0.158ns (45.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X37Y65         FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/v_count_reg[0]/Q
                         net (fo=19, routed)          0.158    -0.326    vga0/v_count_reg_n_0_[0]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.045    -0.281 r  vga0/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    vga0/v_count[1]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  vga0/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.823    -0.866    vga0/clk108M
    SLICE_X36Y65         FDRE                                         r  vga0/v_count_reg[1]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.116    -0.495    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.091    -0.404    vga0/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.943%)  route 0.364ns (72.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X29Y65         FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.364    -0.120    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.116    -0.430    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.247    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga0/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X30Y64         FDRE                                         r  vga0/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga0/char_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.297    vga0/char[4]
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.252 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.252    vga0/char[4]_i_1_n_0
    SLICE_X30Y64         FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.865    vga0/clk108M
    SLICE_X30Y64         FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.116    -0.508    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.120    -0.388    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.802%)  route 0.418ns (69.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X36Y64         FDRE                                         r  vga0/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/v_count_reg[3]/Q
                         net (fo=14, routed)          0.231    -0.253    vga0/v_count_reg_n_0_[3]
    SLICE_X36Y66         LUT5 (Prop_lut5_I2_O)        0.045    -0.208 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.187    -0.020    vga0/v_count3_out[4]
    SLICE_X35Y65         FDRE                                         r  vga0/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.822    -0.867    vga0/clk108M
    SLICE_X35Y65         FDRE                                         r  vga0/v_count_reg[4]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.116    -0.247    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.070    -0.177    vga0/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.468%)  route 0.199ns (58.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y67          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.199    -0.283    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X8Y67          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.864    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y67          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.116    -0.494    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.052    -0.442    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X32Y63         FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/h_count_reg[1]/Q
                         net (fo=28, routed)          0.208    -0.275    vga0/h_count_reg_n_0_[1]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.042    -0.233 r  vga0/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga0/h_count[1]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  vga0/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.865    vga0/clk108M
    SLICE_X32Y63         FDRE                                         r  vga0/h_count_reg[1]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.116    -0.508    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.105    -0.403    vga0/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga0/char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X29Y64         FDRE                                         r  vga0/char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/char_reg[2]/Q
                         net (fo=1, routed)           0.195    -0.288    vga0/char[2]
    SLICE_X29Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  vga0/char[2]_i_1/O
                         net (fo=111, routed)         0.000    -0.243    vga0/char[2]_i_1_n_0
    SLICE_X29Y64         FDRE                                         r  vga0/char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X29Y64         FDRE                                         r  vga0/char_reg[2]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.116    -0.508    
    SLICE_X29Y64         FDRE (Hold_fdre_C_D)         0.091    -0.417    vga0/char_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.852%)  route 0.211ns (53.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X36Y65         FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/v_count_reg[1]/Q
                         net (fo=17, routed)          0.211    -0.272    vga0/v_count_reg_n_0_[1]
    SLICE_X36Y64         LUT4 (Prop_lut4_I1_O)        0.045    -0.227 r  vga0/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga0/v_count[3]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  vga0/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.865    vga0/clk108M
    SLICE_X36Y64         FDRE                                         r  vga0/v_count_reg[3]/C
                         clock pessimism              0.256    -0.609    
                         clock uncertainty            0.116    -0.493    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.091    -0.402    vga0/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       48.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.613ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.642ns (48.705%)  route 0.676ns (51.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 48.427 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.537    -0.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518    -0.457 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.676     0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.124     0.343 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.423    48.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.598    49.025    
                         clock uncertainty           -0.150    48.875    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.081    48.956    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.956    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                 48.613    

Slack (MET) :             48.706ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.765ns (60.603%)  route 0.497ns (39.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 48.427 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.537    -0.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.478    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.497     0.000    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.287     0.287 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.287    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.423    48.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.598    49.025    
                         clock uncertainty           -0.150    48.875    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.118    48.993    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.993    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                 48.706    

Slack (MET) :             48.728ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.642ns (53.522%)  route 0.558ns (46.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 48.427 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.537    -0.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518    -0.457 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.558     0.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.124     0.225 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.225    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.423    48.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.598    49.025    
                         clock uncertainty           -0.150    48.875    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.077    48.952    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.952    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                 48.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.200    -0.267    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.045    -0.222 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.242    -0.630    
                         clock uncertainty            0.150    -0.481    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.120    -0.361    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.000%)  route 0.180ns (42.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.180    -0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.101    -0.201 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.242    -0.630    
                         clock uncertainty            0.150    -0.481    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.131    -0.350    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.123%)  route 0.244ns (53.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.244    -0.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.045    -0.177 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.242    -0.630    
                         clock uncertainty            0.150    -0.481    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.121    -0.360    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       45.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.058ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.456ns (12.104%)  route 3.311ns (87.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.311     2.794    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.285    48.590    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.853    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.853    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                 45.058    

Slack (MET) :             45.090ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.210%)  route 3.279ns (87.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 48.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.535    -0.977    clk_cpu
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           3.279     2.758    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.467    48.472    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.870    
                         clock uncertainty           -0.285    48.585    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    47.848    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.848    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                 45.090    

Slack (MET) :             45.119ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.456ns (12.319%)  route 3.246ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 48.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.246     2.729    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.467    48.472    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.870    
                         clock uncertainty           -0.285    48.585    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.848    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.848    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 45.119    

Slack (MET) :             45.356ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.456ns (13.148%)  route 3.012ns (86.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.541    -0.971    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.012     2.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.285    48.590    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.853    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.853    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 45.356    

Slack (MET) :             45.388ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.456ns (13.281%)  route 2.977ns (86.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.541    -0.971    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.977     2.463    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.470    48.475    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.873    
                         clock uncertainty           -0.285    48.588    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.851    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.851    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                 45.388    

Slack (MET) :             45.390ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.456ns (13.302%)  route 2.972ns (86.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.545    -0.967    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.972     2.461    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.470    48.475    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.873    
                         clock uncertainty           -0.285    48.588    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.851    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.851    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 45.390    

Slack (MET) :             45.496ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.456ns (13.718%)  route 2.868ns (86.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.545    -0.967    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.868     2.357    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.285    48.590    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.853    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.853    
                         arrival time                          -2.357    
  -------------------------------------------------------------------
                         slack                                 45.496    

Slack (MET) :             45.513ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.518ns (15.653%)  route 2.791ns (84.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  fb_a_dat_in_reg[0]/Q
                         net (fo=3, routed)           2.791     2.339    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.285    48.590    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    47.853    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.853    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                 45.513    

Slack (MET) :             45.594ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.580ns (16.435%)  route 2.949ns (83.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.536    -0.976    clk_cpu
    SLICE_X33Y77         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           2.228     1.708    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.832 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.721     2.553    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.285    48.590    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.147    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.147    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 45.594    

Slack (MET) :             45.664ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.456ns (13.655%)  route 2.883ns (86.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.532    -0.980    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           2.883     2.359    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.285    48.590    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    48.024    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.024    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                 45.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X36Y78         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.729     0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.045     0.285 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.285    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.285    -0.032    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.120     0.088    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.141ns (13.575%)  route 0.898ns (86.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           0.898     0.404    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.285     0.015    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.198    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.602%)  route 0.896ns (86.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.896     0.402    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.861    -0.828    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.285     0.012    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.195    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.496%)  route 0.904ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.904     0.410    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.867    -0.822    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.285     0.018    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.814%)  route 0.753ns (80.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X33Y77         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.753     0.263    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.045     0.308 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.285    -0.032    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.121     0.089    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.141ns (13.458%)  route 0.907ns (86.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X33Y77         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.907     0.417    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.285     0.015    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.198    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.141%)  route 1.020ns (87.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.020     0.531    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.285     0.015    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.311    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.164ns (15.600%)  route 0.887ns (84.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.549    -0.632    clk_cpu
    SLICE_X38Y76         FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.887     0.419    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.861    -0.828    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.285     0.012    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.195    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.164ns (15.516%)  route 0.893ns (84.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.549    -0.632    clk_cpu
    SLICE_X38Y76         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.893     0.425    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.861    -0.828    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.285     0.012    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.195    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.141ns (13.268%)  route 0.922ns (86.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.922     0.428    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.285     0.015    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.198    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       45.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.068ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.456ns (12.104%)  route 3.311ns (87.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.311     2.794    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.276    48.599    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.862    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                 45.068    

Slack (MET) :             45.100ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.210%)  route 3.279ns (87.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 48.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.535    -0.977    clk_cpu
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           3.279     2.758    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.467    48.472    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.870    
                         clock uncertainty           -0.276    48.594    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    47.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.857    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                 45.100    

Slack (MET) :             45.129ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.456ns (12.319%)  route 3.246ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 48.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.246     2.729    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.467    48.472    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.870    
                         clock uncertainty           -0.276    48.594    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.857    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 45.129    

Slack (MET) :             45.365ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.456ns (13.148%)  route 3.012ns (86.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.541    -0.971    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.012     2.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.276    48.599    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.862    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 45.365    

Slack (MET) :             45.398ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.456ns (13.281%)  route 2.977ns (86.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.541    -0.971    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.977     2.463    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.470    48.475    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.873    
                         clock uncertainty           -0.276    48.597    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.860    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.860    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                 45.398    

Slack (MET) :             45.399ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.456ns (13.302%)  route 2.972ns (86.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.545    -0.967    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.972     2.461    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.470    48.475    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.873    
                         clock uncertainty           -0.276    48.597    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.860    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.860    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 45.399    

Slack (MET) :             45.505ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.456ns (13.718%)  route 2.868ns (86.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.545    -0.967    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.868     2.357    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.276    48.599    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.862    
                         arrival time                          -2.357    
  -------------------------------------------------------------------
                         slack                                 45.505    

Slack (MET) :             45.523ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.518ns (15.653%)  route 2.791ns (84.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  fb_a_dat_in_reg[0]/Q
                         net (fo=3, routed)           2.791     2.339    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.276    48.599    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    47.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.862    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                 45.523    

Slack (MET) :             45.603ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.580ns (16.435%)  route 2.949ns (83.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.536    -0.976    clk_cpu
    SLICE_X33Y77         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           2.228     1.708    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.832 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.721     2.553    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.276    48.599    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.156    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.156    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 45.603    

Slack (MET) :             45.674ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.456ns (13.655%)  route 2.883ns (86.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.532    -0.980    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           2.883     2.359    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.472    48.477    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.875    
                         clock uncertainty           -0.276    48.599    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    48.033    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.033    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                 45.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X36Y78         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.729     0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.045     0.285 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.285    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.276    -0.041    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.120     0.079    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.141ns (13.575%)  route 0.898ns (86.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           0.898     0.404    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.276     0.005    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.602%)  route 0.896ns (86.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.896     0.402    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.861    -0.828    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.276     0.002    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.185    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.496%)  route 0.904ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.904     0.410    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.867    -0.822    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.276     0.008    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.191    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.814%)  route 0.753ns (80.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X33Y77         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.753     0.263    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.045     0.308 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.817    -0.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.276    -0.041    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.121     0.080    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.141ns (13.458%)  route 0.907ns (86.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X33Y77         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.907     0.417    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.276     0.005    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.141%)  route 1.020ns (87.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.020     0.531    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.276     0.005    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.301    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.164ns (15.600%)  route 0.887ns (84.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.549    -0.632    clk_cpu
    SLICE_X38Y76         FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.887     0.419    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.861    -0.828    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.276     0.002    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.185    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.164ns (15.516%)  route 0.893ns (84.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.549    -0.632    clk_cpu
    SLICE_X38Y76         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.893     0.425    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.861    -0.828    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.276     0.002    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.185    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.141ns (13.268%)  route 0.922ns (86.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.547    -0.634    clk_cpu
    SLICE_X35Y75         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.922     0.428    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.864    -0.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.276     0.005    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        7.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 3.123ns (34.843%)  route 5.840ns (65.157%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.609    -0.903    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.551 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.825     3.376    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     3.500 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.500    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     3.747 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.116     5.863    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.298     6.161 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.899     8.060    ram0/douta[4]
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)       -0.102    15.359    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 3.089ns (34.964%)  route 5.746ns (65.036%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.636     3.189    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[2]
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.313 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.313    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     3.525 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.858    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.299     6.157 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           1.776     7.934    ram0/douta[2]
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[2]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X46Y66         FDRE (Setup_fdre_C_D)       -0.056    15.405    ram0/dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 3.213ns (35.999%)  route 5.712ns (64.001%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.607    -0.905    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.729     3.278    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27[3]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.402    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     3.616 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.950    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.247 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.650     7.896    ram0/douta[3]
    SLICE_X49Y67         LUT4 (Prop_lut4_I0_O)        0.124     8.020 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.020    ram0/tmp[11]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.433    15.104    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.587    
                         clock uncertainty           -0.125    15.463    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.029    15.492    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 3.117ns (35.549%)  route 5.651ns (64.451%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.922     3.475    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[5]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.599 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.599    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I0_O)      0.241     3.840 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.204     6.044    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.298     6.342 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.525     7.867    ram0/douta[5]
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X46Y66         FDRE (Setup_fdre_C_D)       -0.061    15.400    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 3.241ns (36.753%)  route 5.577ns (63.247%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.922     3.475    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[5]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.599 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.599    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I0_O)      0.241     3.840 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.204     6.044    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.298     6.342 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.451     7.793    ram0/douta[5]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.917 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     7.917    ram0/tmp[13]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X52Y69         FDRE (Setup_fdre_C_D)        0.077    15.538    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.538    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  7.620    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 3.208ns (36.657%)  route 5.543ns (63.343%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.632     3.185    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.309 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.309    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I0_O)      0.209     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.980     5.498    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.297     5.795 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.931     7.726    ram0/douta[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.850 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     7.850    ram0/tmp[8]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.433    15.104    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.484    15.587    
                         clock uncertainty           -0.125    15.463    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.032    15.495    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 3.213ns (36.739%)  route 5.532ns (63.261%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 15.105 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.612    -0.900    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.554 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.591     3.145    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28[1]
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.269 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.269    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     3.483 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.816    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.113 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.608     7.721    ram0/douta[1]
    SLICE_X49Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.845 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     7.845    ram0/tmp[9]_i_1_n_0
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.105    ram0/CLK
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.588    
                         clock uncertainty           -0.125    15.464    
    SLICE_X49Y66         FDRE (Setup_fdre_C_D)        0.029    15.493    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 3.089ns (35.668%)  route 5.572ns (64.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.607    -0.905    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.729     3.278    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27[3]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.402    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     3.616 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     5.950    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.247 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.509     7.755    ram0/douta[3]
    SLICE_X46Y67         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.430    15.101    ram0/CLK
    SLICE_X46Y67         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.584    
                         clock uncertainty           -0.125    15.460    
    SLICE_X46Y67         FDRE (Setup_fdre_C_D)       -0.056    15.404    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 3.238ns (36.953%)  route 5.524ns (63.047%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.790     3.343    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[6]
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.467 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.467    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I0_O)      0.238     3.705 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           2.245     5.950    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.248 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.489     7.737    ram0/douta[6]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.861 r  ram0/tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     7.861    ram0/tmp[14]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.431    15.102    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[14]/C
                         clock pessimism              0.484    15.585    
                         clock uncertainty           -0.125    15.461    
    SLICE_X52Y69         FDRE (Setup_fdre_C_D)        0.081    15.542    ram0/tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         15.542    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 3.084ns (36.157%)  route 5.446ns (63.843%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.103 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.611    -0.901    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.553 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.632     3.185    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.309 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.309    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I0_O)      0.209     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.980     5.498    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.297     5.795 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.833     7.628    ram0/douta[0]
    SLICE_X47Y65         FDRE                                         r  ram0/dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.432    15.103    ram0/CLK
    SLICE_X47Y65         FDRE                                         r  ram0/dat_r_reg[0]/C
                         clock pessimism              0.484    15.586    
                         clock uncertainty           -0.125    15.462    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)       -0.067    15.395    ram0/dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  7.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.418%)  route 0.169ns (54.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[12]/Q
                         net (fo=2, routed)           0.169    -0.313    ram0/tmp_reg_n_0_[12]
    SLICE_X52Y67         FDRE                                         r  ram0/dat_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.863    ram0/CLK
    SLICE_X52Y67         FDRE                                         r  ram0/dat_r_reg[12]/C
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.125    -0.463    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.059    -0.404    ram0/dat_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.215%)  route 0.210ns (59.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.210    -0.273    ram0/tmp_reg_n_0_[8]
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
                         clock pessimism              0.275    -0.589    
                         clock uncertainty            0.125    -0.464    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.088    -0.376    ram0/dat_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (51.005%)  route 0.158ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X54Y80         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/FSM_onehot_state_reg[3]/Q
                         net (fo=35, routed)          0.158    -0.304    ram0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X54Y80         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.865    ram0/CLK
    SLICE_X54Y80         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.125    -0.500    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.083    -0.417    ram0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X43Y64         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.313    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X43Y64         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X43Y64         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.125    -0.499    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.066    -0.433    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.538%)  route 0.235ns (62.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.235    -0.248    ram0/tmp_reg_n_0_[11]
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[11]/C
                         clock pessimism              0.275    -0.589    
                         clock uncertainty            0.125    -0.464    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.090    -0.374    ram0/dat_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/tmp_reg[9]/Q
                         net (fo=2, routed)           0.168    -0.313    ram0/tmp_reg_n_0_[9]
    SLICE_X49Y66         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    ram0/tmp[9]_i_1_n_0
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.863    ram0/CLK
    SLICE_X49Y66         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.241    -0.622    
                         clock uncertainty            0.125    -0.497    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.091    -0.406    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.314    ram0/tmp_reg_n_0_[11]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.269 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    ram0/tmp[11]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.125    -0.498    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.091    -0.407    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.175    -0.286    ram0/tmp_reg_n_0_[13]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.045    -0.241 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    ram0/tmp[13]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.865    ram0/CLK
    SLICE_X52Y69         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.125    -0.500    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.120    -0.380    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.170    -0.312    ram0/tmp_reg_n_0_[8]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.267 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    ram0/tmp[8]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.864    ram0/CLK
    SLICE_X49Y67         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.125    -0.498    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.092    -0.406    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.448%)  route 0.392ns (73.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.552    -0.629    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram0/ram_addr_reg[11]/Q
                         net (fo=32, routed)          0.392    -0.096    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.867    -0.822    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.548    
                         clock uncertainty            0.125    -0.423    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.240    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       11.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.793ns (36.596%)  route 3.106ns (63.404%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.252 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.371     3.623    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X37Y69         LUT4 (Prop_lut4_I2_O)        0.306     3.929 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.929    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.285    15.208    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.032    15.240    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.440ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.923ns (40.349%)  route 2.843ns (59.651%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.389 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           1.108     3.497    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.299     3.796 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.796    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.285    15.207    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.029    15.236    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                 11.440    

Slack (MET) :             11.490ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.925ns (40.782%)  route 2.795ns (59.218%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.387 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           1.060     3.447    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X37Y70         LUT4 (Prop_lut4_I2_O)        0.303     3.750 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.750    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.285    15.208    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.032    15.240    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                 11.490    

Slack (MET) :             11.523ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 2.021ns (43.134%)  route 2.664ns (56.866%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.480 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.929     3.409    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.306     3.715 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.715    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.285    15.207    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.032    15.239    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                 11.523    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 1.695ns (36.942%)  route 2.893ns (63.058%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.161 r  ram0/ram_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.158     3.319    ram0/ram_addr_reg[8]_i_2_n_7
    SLICE_X37Y69         LUT4 (Prop_lut4_I2_O)        0.299     3.618 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.618    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.285    15.208    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.029    15.237    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.829ns (40.371%)  route 2.701ns (59.629%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.292 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.966     3.259    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X37Y70         LUT4 (Prop_lut4_I2_O)        0.302     3.561 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.561    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.285    15.208    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.029    15.237    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.680ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 2.039ns (45.032%)  route 2.489ns (54.968%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.501 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.754     3.255    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.303     3.558 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.558    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.285    15.207    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.031    15.238    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 11.680    

Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.943ns (43.376%)  route 2.536ns (56.624%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.406 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.801     3.208    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.302     3.510 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     3.510    ram0/ram_addr[15]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.285    15.207    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.031    15.238    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.733ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.491ns (33.304%)  route 2.986ns (66.696%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 15.096 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.954 r  ram0/ram_addr_reg[4]_i_2/O[2]
                         net (fo=1, routed)           1.251     3.205    ram0/ram_addr_reg[4]_i_2_n_5
    SLICE_X37Y68         LUT4 (Prop_lut4_I2_O)        0.302     3.507 r  ram0/ram_addr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.507    ram0/ram_addr[3]_i_1__0_n_0
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.425    15.096    ram0/CLK
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[3]/C
                         clock pessimism              0.398    15.494    
                         clock uncertainty           -0.285    15.209    
    SLICE_X37Y68         FDRE (Setup_fdre_C_D)        0.031    15.240    ram0/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                 11.733    

Slack (MET) :             11.804ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.809ns (41.069%)  route 2.596ns (58.931%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.275 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.861     3.136    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X37Y70         LUT4 (Prop_lut4_I2_O)        0.299     3.435 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.435    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.285    15.208    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.031    15.239    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                 11.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.209ns (25.063%)  route 0.625ns (74.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.553    -0.628    clk_cpu
    SLICE_X38Y69         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.625     0.161    ram0/addr[5]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.206 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.206    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.285    -0.030    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.091     0.061    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 flags1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.247ns (29.398%)  route 0.593ns (70.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    clk_cpu
    SLICE_X54Y81         FDRE                                         r  flags1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  flags1_reg[3]/Q
                         net (fo=2, routed)           0.593     0.117    ram0/flags1_reg[15][3]
    SLICE_X55Y83         LUT4 (Prop_lut4_I2_O)        0.099     0.216 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.216    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.862    ram0/CLK
    SLICE_X55Y83         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.022    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.091     0.069    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.209ns (24.939%)  route 0.629ns (75.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.553    -0.628    clk_cpu
    SLICE_X38Y69         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.629     0.165    ram0/addr[8]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.210 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.210    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.285    -0.030    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     0.062    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.552%)  route 0.642ns (75.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.552    -0.629    clk_cpu
    SLICE_X42Y70         FDRE                                         r  ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  ram_addr_reg[0]/Q
                         net (fo=2, routed)           0.642     0.177    ram0/addr[0]
    SLICE_X37Y67         LUT3 (Prop_lut3_I1_O)        0.045     0.222 r  ram0/ram_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.222    ram0/ram_addr[0]_i_1__0_n_0
    SLICE_X37Y67         FDRE                                         r  ram0/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.821    -0.868    ram0/CLK
    SLICE_X37Y67         FDRE                                         r  ram0/ram_addr_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.028    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.091     0.063    ram0/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 flags1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.247ns (27.955%)  route 0.637ns (72.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.558    -0.623    clk_cpu
    SLICE_X54Y82         FDRE                                         r  flags1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  flags1_reg[8]/Q
                         net (fo=2, routed)           0.637     0.161    ram0/flags1_reg[15][5]
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.099     0.260 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.861    ram0/CLK
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.021    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.121     0.100    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.537%)  route 0.643ns (75.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.554    -0.627    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[2]/Q
                         net (fo=2, routed)           0.643     0.180    ram0/addr[2]
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.225 r  ram0/ram_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    ram0/ram_addr[2]_i_1__0_n_0
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.820    -0.869    ram0/CLK
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.029    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.092     0.063    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 flags1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.620%)  route 0.676ns (76.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.558    -0.623    clk_cpu
    SLICE_X54Y82         FDRE                                         r  flags1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  flags1_reg[10]/Q
                         net (fo=2, routed)           0.676     0.217    ram0/flags1_reg[15][7]
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.262 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.262    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.861    ram0/CLK
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.021    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.121     0.100    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.678%)  route 0.672ns (78.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.553    -0.628    clk_cpu
    SLICE_X43Y69         FDRE                                         r  ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.672     0.185    ram0/addr[7]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.230 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.285    -0.030    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     0.062    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.363%)  route 0.649ns (75.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.554    -0.627    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           0.649     0.186    ram0/addr[1]
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.231 r  ram0/ram_addr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    ram0/ram_addr[1]_i_1__0_n_0
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.820    -0.869    ram0/CLK
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[1]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.029    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.091     0.062    ram0/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.631%)  route 0.674ns (78.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X41Y72         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.674     0.185    ram0/addr[13]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.045     0.230 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.285    -0.032    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.091     0.059    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       11.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.320ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.793ns (36.596%)  route 3.106ns (63.404%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.252 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.371     3.623    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X37Y69         LUT4 (Prop_lut4_I2_O)        0.306     3.929 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.929    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.276    15.217    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.032    15.249    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                 11.320    

Slack (MET) :             11.449ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.923ns (40.349%)  route 2.843ns (59.651%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.389 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           1.108     3.497    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.299     3.796 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.796    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.276    15.216    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.029    15.245    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                 11.449    

Slack (MET) :             11.499ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.925ns (40.782%)  route 2.795ns (59.218%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.387 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           1.060     3.447    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X37Y70         LUT4 (Prop_lut4_I2_O)        0.303     3.750 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.750    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.276    15.217    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.032    15.249    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                 11.499    

Slack (MET) :             11.533ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 2.021ns (43.134%)  route 2.664ns (56.866%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.480 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.929     3.409    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.306     3.715 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.715    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.276    15.216    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.032    15.248    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                 11.533    

Slack (MET) :             11.628ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 1.695ns (36.942%)  route 2.893ns (63.058%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.161 r  ram0/ram_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.158     3.319    ram0/ram_addr_reg[8]_i_2_n_7
    SLICE_X37Y69         LUT4 (Prop_lut4_I2_O)        0.299     3.618 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.618    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.276    15.217    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.029    15.246    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                 11.628    

Slack (MET) :             11.686ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.829ns (40.371%)  route 2.701ns (59.629%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.292 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.966     3.259    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X37Y70         LUT4 (Prop_lut4_I2_O)        0.302     3.561 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.561    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.276    15.217    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.029    15.246    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 11.686    

Slack (MET) :             11.689ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 2.039ns (45.032%)  route 2.489ns (54.968%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.501 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.754     3.255    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.303     3.558 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.558    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.276    15.216    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.031    15.247    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 11.689    

Slack (MET) :             11.738ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.943ns (43.376%)  route 2.536ns (56.624%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 15.094 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.167 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.406 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.801     3.208    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.302     3.510 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     3.510    ram0/ram_addr[15]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.423    15.094    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.492    
                         clock uncertainty           -0.276    15.216    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)        0.031    15.247    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                 11.738    

Slack (MET) :             11.742ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.491ns (33.304%)  route 2.986ns (66.696%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 15.096 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.954 r  ram0/ram_addr_reg[4]_i_2/O[2]
                         net (fo=1, routed)           1.251     3.205    ram0/ram_addr_reg[4]_i_2_n_5
    SLICE_X37Y68         LUT4 (Prop_lut4_I2_O)        0.302     3.507 r  ram0/ram_addr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.507    ram0/ram_addr[3]_i_1__0_n_0
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.425    15.096    ram0/CLK
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[3]/C
                         clock pessimism              0.398    15.494    
                         clock uncertainty           -0.276    15.218    
    SLICE_X37Y68         FDRE (Setup_fdre_C_D)        0.031    15.249    ram0/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                 11.742    

Slack (MET) :             11.814ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.809ns (41.069%)  route 2.596ns (58.931%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 15.095 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.542    -0.970    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.735     1.283    ram0/addr[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.939 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.939    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.275 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.861     3.136    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X37Y70         LUT4 (Prop_lut4_I2_O)        0.299     3.435 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.435    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.424    15.095    ram0/CLK
    SLICE_X37Y70         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398    15.493    
                         clock uncertainty           -0.276    15.217    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.031    15.248    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                 11.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.209ns (25.063%)  route 0.625ns (74.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.553    -0.628    clk_cpu
    SLICE_X38Y69         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.625     0.161    ram0/addr[5]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.206 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.206    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.091     0.052    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 flags1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.247ns (29.398%)  route 0.593ns (70.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    clk_cpu
    SLICE_X54Y81         FDRE                                         r  flags1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  flags1_reg[3]/Q
                         net (fo=2, routed)           0.593     0.117    ram0/flags1_reg[15][3]
    SLICE_X55Y83         LUT4 (Prop_lut4_I2_O)        0.099     0.216 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.216    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.862    ram0/CLK
    SLICE_X55Y83         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.091     0.060    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.209ns (24.939%)  route 0.629ns (75.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.553    -0.628    clk_cpu
    SLICE_X38Y69         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.629     0.165    ram0/addr[8]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.210 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.210    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     0.053    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.552%)  route 0.642ns (75.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.552    -0.629    clk_cpu
    SLICE_X42Y70         FDRE                                         r  ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  ram_addr_reg[0]/Q
                         net (fo=2, routed)           0.642     0.177    ram0/addr[0]
    SLICE_X37Y67         LUT3 (Prop_lut3_I1_O)        0.045     0.222 r  ram0/ram_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.222    ram0/ram_addr[0]_i_1__0_n_0
    SLICE_X37Y67         FDRE                                         r  ram0/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.821    -0.868    ram0/CLK
    SLICE_X37Y67         FDRE                                         r  ram0/ram_addr_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.091     0.054    ram0/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 flags1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.247ns (27.955%)  route 0.637ns (72.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.558    -0.623    clk_cpu
    SLICE_X54Y82         FDRE                                         r  flags1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  flags1_reg[8]/Q
                         net (fo=2, routed)           0.637     0.161    ram0/flags1_reg[15][5]
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.099     0.260 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.861    ram0/CLK
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.121     0.091    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.537%)  route 0.643ns (75.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.554    -0.627    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[2]/Q
                         net (fo=2, routed)           0.643     0.180    ram0/addr[2]
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.225 r  ram0/ram_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    ram0/ram_addr[2]_i_1__0_n_0
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.820    -0.869    ram0/CLK
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.092     0.054    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 flags1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.620%)  route 0.676ns (76.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.558    -0.623    clk_cpu
    SLICE_X54Y82         FDRE                                         r  flags1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  flags1_reg[10]/Q
                         net (fo=2, routed)           0.676     0.217    ram0/flags1_reg[15][7]
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.262 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.262    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.861    ram0/CLK
    SLICE_X54Y84         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.121     0.091    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.678%)  route 0.672ns (78.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.553    -0.628    clk_cpu
    SLICE_X43Y69         FDRE                                         r  ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.672     0.185    ram0/addr[7]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.230 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X37Y69         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     0.053    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.363%)  route 0.649ns (75.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.554    -0.627    clk_cpu
    SLICE_X38Y68         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           0.649     0.186    ram0/addr[1]
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.231 r  ram0/ram_addr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    ram0/ram_addr[1]_i_1__0_n_0
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.820    -0.869    ram0/CLK
    SLICE_X37Y68         FDRE                                         r  ram0/ram_addr_reg[1]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.091     0.053    ram0/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.631%)  route 0.674ns (78.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X41Y72         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.674     0.185    ram0/addr[13]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.045     0.230 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X37Y71         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.276    -0.041    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.091     0.050    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       41.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.585ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.923ns  (logic 3.213ns (40.552%)  route 4.710ns (59.448%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 49.077 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.588    49.077    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.531 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.373    52.903    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    53.027 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.960    54.987    douta[3]
    SLICE_X48Y76         LUT5 (Prop_lut5_I3_O)        0.124    55.111 r  fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.000    55.111    keyboard0/state_reg[0]_1
    SLICE_X48Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    55.323 r  keyboard0/fb_a_dat_in_reg[3]_i_7/O
                         net (fo=1, routed)           1.378    56.701    ram0/state_reg[2]_1
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.299    57.000 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    57.000    ram0_n_74
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.429    98.433    clk_cpu
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.831    
                         clock uncertainty           -0.276    98.556    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)        0.029    98.585    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.585    
                         arrival time                         -57.000    
  -------------------------------------------------------------------
                         slack                                 41.585    

Slack (MET) :             42.632ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.924ns  (logic 2.826ns (40.817%)  route 4.098ns (59.183%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 49.077 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.588    49.077    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.531 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.513    53.044    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    53.168 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.515    54.683    douta[0]
    SLICE_X45Y73         LUT5 (Prop_lut5_I0_O)        0.124    54.807 r  fb_a_dat_in[0]_i_6/O
                         net (fo=1, routed)           1.069    55.876    ram0/state_reg[0]_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    56.000 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    56.000    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.428    98.432    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.830    
                         clock uncertainty           -0.276    98.555    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.077    98.632    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.632    
                         arrival time                         -56.000    
  -------------------------------------------------------------------
                         slack                                 42.632    

Slack (MET) :             42.701ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.808ns  (logic 2.826ns (41.508%)  route 3.982ns (58.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.907    52.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X8Y74          LUT6 (Prop_lut6_I4_O)        0.124    52.559 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.519    54.078    douta[6]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.124    54.202 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           1.556    55.758    keyboard0/state_reg[0]_8
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124    55.882 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    55.882    keyboard0_n_3
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.829    
                         clock uncertainty           -0.276    98.554    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.029    98.583    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -55.882    
  -------------------------------------------------------------------
                         slack                                 42.701    

Slack (MET) :             42.775ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.740ns  (logic 2.826ns (41.927%)  route 3.914ns (58.073%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.402    52.929    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124    53.053 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.135    54.188    douta[1]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    54.312 f  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           1.378    55.690    keyboard0/state_reg[1]_4
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    55.814 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    55.814    keyboard0_n_6
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.276    98.557    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.032    98.589    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -55.814    
  -------------------------------------------------------------------
                         slack                                 42.775    

Slack (MET) :             42.804ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.705ns  (logic 2.826ns (42.146%)  route 3.879ns (57.854%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.063    52.590    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.124    52.714 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.694    54.409    douta[5]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.124    54.533 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           1.122    55.655    keyboard0/state_reg[0]_7
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.124    55.779 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.779    keyboard0_n_4
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.276    98.552    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.031    98.583    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -55.779    
  -------------------------------------------------------------------
                         slack                                 42.804    

Slack (MET) :             42.888ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.619ns  (logic 3.054ns (46.141%)  route 3.565ns (53.859%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.186    52.714    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124    52.838 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.517    54.355    douta[4]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.150    54.505 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.862    55.366    keyboard0/state_reg[0]_6
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.326    55.692 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.692    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.276    98.552    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.029    98.581    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -55.692    
  -------------------------------------------------------------------
                         slack                                 42.888    

Slack (MET) :             42.984ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.533ns  (logic 2.826ns (43.259%)  route 3.707ns (56.741%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.581    49.070    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.524 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.151    52.675    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    52.799 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.528    54.327    douta[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124    54.451 f  fb_a_dat_in[2]_i_6/O
                         net (fo=1, routed)           1.028    55.478    ram0/state_reg[1]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    55.602 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    55.602    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.276    98.557    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.029    98.586    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.586    
                         arrival time                         -55.602    
  -------------------------------------------------------------------
                         slack                                 42.984    

Slack (MET) :             44.097ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.405ns  (logic 2.702ns (49.992%)  route 2.703ns (50.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 98.424 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.268    52.795    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[7]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.124    52.919 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.435    54.354    douta[7]
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.124    54.478 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.478    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.420    98.424    clk_cpu
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.822    
                         clock uncertainty           -0.276    98.547    
    SLICE_X36Y73         FDRE (Setup_fdre_C_D)        0.029    98.576    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                         -54.478    
  -------------------------------------------------------------------
                         slack                                 44.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.254ns (24.182%)  route 0.796ns (75.818%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.232    -0.234    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.564     0.375    douta[7]
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.420 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.420    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.814    -0.875    clk_cpu
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.276    -0.044    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.091     0.047    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.299ns (20.683%)  route 1.147ns (79.317%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.577     0.303    douta[0]
    SLICE_X45Y73         LUT5 (Prop_lut5_I0_O)        0.045     0.348 r  fb_a_dat_in[0]_i_6/O
                         net (fo=1, routed)           0.422     0.770    ram0/state_reg[0]_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.815 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.815    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.821    -0.868    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.120     0.083    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.299ns (19.385%)  route 1.243ns (80.615%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.276    -0.191    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.045    -0.146 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.439     0.293    douta[1]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.338 f  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.529     0.867    keyboard0/state_reg[1]_4
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.912 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.912    keyboard0_n_6
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.092     0.056    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.299ns (19.260%)  route 1.253ns (80.740%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.158    -0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.045    -0.263 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.653     0.390    douta[5]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.435 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.442     0.877    keyboard0/state_reg[0]_7
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.045     0.922 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.922    keyboard0_n_4
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.818    -0.871    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.276    -0.040    
    SLICE_X53Y75         FDRE (Hold_fdre_C_D)         0.092     0.052    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.299ns (19.094%)  route 1.267ns (80.906%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.280    -0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.045    -0.142 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.578     0.436    douta[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.481 f  fb_a_dat_in[2]_i_6/O
                         net (fo=1, routed)           0.410     0.891    ram0/state_reg[1]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.936 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.936    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.091     0.055    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.395ns (24.302%)  route 1.230ns (75.698%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.286    -0.196    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.098    -0.098 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.573     0.474    douta[4]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.042     0.516 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.372     0.888    keyboard0/state_reg[0]_6
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.107     0.995 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.995    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.818    -0.871    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.276    -0.040    
    SLICE_X55Y74         FDRE (Hold_fdre_C_D)         0.091     0.051    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.336ns (19.278%)  route 1.407ns (80.722%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.171    -0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.098    -0.213 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.599     0.386    douta[6]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.045     0.431 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.637     1.068    keyboard0/state_reg[0]_8
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.113    keyboard0_n_3
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.819    -0.870    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.091     0.052    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.461ns (22.183%)  route 1.617ns (77.817%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.168    -0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I3_O)        0.098    -0.216 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.821     0.604    douta[3]
    SLICE_X48Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.649 r  fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.000     0.649    keyboard0/state_reg[0]_1
    SLICE_X48Y76         MUXF7 (Prop_muxf7_I0_O)      0.062     0.711 r  keyboard0/fb_a_dat_in_reg[3]_i_7/O
                         net (fo=1, routed)           0.629     1.340    ram0/state_reg[2]_1
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.108     1.448 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.448    ram0_n_74
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.868    clk_cpu
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X48Y71         FDRE (Hold_fdre_C_D)         0.091     0.054    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  1.394    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.969ns  (logic 6.385ns (39.984%)  route 9.584ns (60.016%))
  Logic Levels:           24  (CARRY4=10 LUT2=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 82.368 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.547    82.368    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    82.886 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          1.482    84.369    ram0/Q[5]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.124    84.493 r  ram0/fb_a_dat_in[2]_i_464/O
                         net (fo=1, routed)           0.000    84.493    ram0/fb_a_dat_in[2]_i_464_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.873 r  ram0/fb_a_dat_in_reg[2]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.873    ram0/fb_a_dat_in_reg[2]_i_439_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    85.188 r  ram0/fb_a_dat_in_reg[2]_i_370/O[3]
                         net (fo=12, routed)          1.012    86.200    ram0_n_40
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.307    86.507 r  fb_a_dat_in[2]_i_382/O
                         net (fo=1, routed)           0.000    86.507    fb_a_dat_in[2]_i_382_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.087 r  fb_a_dat_in_reg[2]_i_333/O[2]
                         net (fo=3, routed)           0.430    87.517    fb_a_dat_in_reg[2]_i_333_n_5
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.302    87.819 r  fb_a_dat_in[2]_i_376/O
                         net (fo=1, routed)           0.000    87.819    fb_a_dat_in[2]_i_376_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.066 r  fb_a_dat_in_reg[2]_i_332/O[0]
                         net (fo=1, routed)           0.646    88.712    ram0/dat_r_reg[15]_1[0]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299    89.011 r  ram0/fb_a_dat_in[2]_i_259/O
                         net (fo=1, routed)           0.000    89.011    ram0/fb_a_dat_in[2]_i_259_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    89.259 f  ram0/fb_a_dat_in_reg[2]_i_173/O[3]
                         net (fo=5, routed)           0.862    90.121    ram0_n_51
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.306    90.427 r  fb_a_dat_in[2]_i_171/O
                         net (fo=7, routed)           0.985    91.413    fb_a_dat_in[2]_i_171_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.124    91.537 r  fb_a_dat_in[2]_i_249/O
                         net (fo=1, routed)           0.519    92.056    fb_a_dat_in[2]_i_249_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.454 r  fb_a_dat_in_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.454    fb_a_dat_in_reg[2]_i_162_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.568 r  fb_a_dat_in_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in_reg[2]_i_86_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.807 r  fb_a_dat_in_reg[2]_i_45/O[2]
                         net (fo=11, routed)          0.669    93.476    fb_a_dat_in_reg[2]_i_45_n_5
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.298    93.774 r  fb_a_dat_in[2]_i_263/O
                         net (fo=2, routed)           0.690    94.464    fb_a_dat_in[2]_i_263_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.327    94.791 r  fb_a_dat_in[2]_i_266/O
                         net (fo=1, routed)           0.000    94.791    fb_a_dat_in[2]_i_266_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.192 r  fb_a_dat_in_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    95.192    fb_a_dat_in_reg[2]_i_175_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 f  fb_a_dat_in_reg[2]_i_91/CO[3]
                         net (fo=3, routed)           1.014    96.320    fb_a_dat_in_reg[2]_i_91_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    96.444 r  fb_a_dat_in[3]_i_112/O
                         net (fo=1, routed)           0.161    96.605    fb_a_dat_in[3]_i_112_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    96.729 r  fb_a_dat_in[3]_i_76/O
                         net (fo=1, routed)           0.302    97.032    ram0/cursor_reg[0]_rep_5
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    97.156 r  ram0/fb_a_dat_in[3]_i_41/O
                         net (fo=1, routed)           0.490    97.645    ram0/fb_a_dat_in[3]_i_41_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.124    97.769 f  ram0/fb_a_dat_in[3]_i_16/O
                         net (fo=1, routed)           0.158    97.928    ram0/fb_a_dat_in[3]_i_16_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.124    98.052 f  ram0/fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.162    98.213    ram0/fb_a_dat_in[3]_i_3_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    98.337 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.337    ram0_n_74
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.429    98.433    clk_cpu
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.831    
                         clock uncertainty           -0.276    98.556    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)        0.029    98.585    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.585    
                         arrival time                         -98.337    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.789ns  (logic 8.250ns (52.250%)  route 7.539ns (47.750%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 r  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.520    95.304    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.310    95.614 r  fb_a_dat_in[1]_i_131/O
                         net (fo=1, routed)           0.162    95.775    fb_a_dat_in[1]_i_131_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    95.899 r  fb_a_dat_in[1]_i_93/O
                         net (fo=1, routed)           0.298    96.198    ram0/instruction_raw_reg[4]
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.124    96.322 r  ram0/fb_a_dat_in[1]_i_50/O
                         net (fo=1, routed)           0.284    96.606    ram0/fb_a_dat_in[1]_i_50_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    96.730 r  ram0/fb_a_dat_in[1]_i_32/O
                         net (fo=1, routed)           0.590    97.320    ram0/fb_a_dat_in[1]_i_32_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I2_O)        0.124    97.444 r  ram0/fb_a_dat_in[1]_i_14/O
                         net (fo=1, routed)           0.171    97.615    ram0/fb_a_dat_in[1]_i_14_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    97.739 f  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.296    98.035    keyboard0/length_reg[1]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124    98.159 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.159    keyboard0_n_6
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.276    98.557    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.032    98.589    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -98.159    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.831ns  (logic 6.137ns (38.767%)  route 9.694ns (61.233%))
  Logic Levels:           22  (CARRY4=10 LUT2=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 82.368 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.547    82.368    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    82.886 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          1.482    84.369    ram0/Q[5]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.124    84.493 r  ram0/fb_a_dat_in[2]_i_464/O
                         net (fo=1, routed)           0.000    84.493    ram0/fb_a_dat_in[2]_i_464_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.873 r  ram0/fb_a_dat_in_reg[2]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.873    ram0/fb_a_dat_in_reg[2]_i_439_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    85.188 r  ram0/fb_a_dat_in_reg[2]_i_370/O[3]
                         net (fo=12, routed)          1.012    86.200    ram0_n_40
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.307    86.507 r  fb_a_dat_in[2]_i_382/O
                         net (fo=1, routed)           0.000    86.507    fb_a_dat_in[2]_i_382_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.087 r  fb_a_dat_in_reg[2]_i_333/O[2]
                         net (fo=3, routed)           0.430    87.517    fb_a_dat_in_reg[2]_i_333_n_5
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.302    87.819 r  fb_a_dat_in[2]_i_376/O
                         net (fo=1, routed)           0.000    87.819    fb_a_dat_in[2]_i_376_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.066 r  fb_a_dat_in_reg[2]_i_332/O[0]
                         net (fo=1, routed)           0.646    88.712    ram0/dat_r_reg[15]_1[0]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299    89.011 r  ram0/fb_a_dat_in[2]_i_259/O
                         net (fo=1, routed)           0.000    89.011    ram0/fb_a_dat_in[2]_i_259_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    89.259 f  ram0/fb_a_dat_in_reg[2]_i_173/O[3]
                         net (fo=5, routed)           0.862    90.121    ram0_n_51
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.306    90.427 r  fb_a_dat_in[2]_i_171/O
                         net (fo=7, routed)           0.985    91.413    fb_a_dat_in[2]_i_171_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.124    91.537 r  fb_a_dat_in[2]_i_249/O
                         net (fo=1, routed)           0.519    92.056    fb_a_dat_in[2]_i_249_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.454 r  fb_a_dat_in_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.454    fb_a_dat_in_reg[2]_i_162_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.568 r  fb_a_dat_in_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in_reg[2]_i_86_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.807 r  fb_a_dat_in_reg[2]_i_45/O[2]
                         net (fo=11, routed)          0.669    93.476    fb_a_dat_in_reg[2]_i_45_n_5
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.298    93.774 r  fb_a_dat_in[2]_i_263/O
                         net (fo=2, routed)           0.690    94.464    fb_a_dat_in[2]_i_263_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.327    94.791 r  fb_a_dat_in[2]_i_266/O
                         net (fo=1, routed)           0.000    94.791    fb_a_dat_in[2]_i_266_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.192 r  fb_a_dat_in_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    95.192    fb_a_dat_in_reg[2]_i_175_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  fb_a_dat_in_reg[2]_i_91/CO[3]
                         net (fo=3, routed)           1.017    96.323    fb_a_dat_in_reg[2]_i_91_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124    96.447 r  fb_a_dat_in[0]_i_32/O
                         net (fo=2, routed)           0.504    96.951    fb_a_dat_in[0]_i_32_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I1_O)        0.124    97.075 r  fb_a_dat_in[0]_i_13/O
                         net (fo=1, routed)           0.712    97.786    ram0/cursor_reg[0]_rep__0_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    97.910 r  ram0/fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.165    98.075    ram0/fb_a_dat_in[0]_i_3_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    98.199 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    98.199    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.428    98.432    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.830    
                         clock uncertainty           -0.276    98.555    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.077    98.632    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.632    
                         arrival time                         -98.199    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.776ns  (logic 8.002ns (50.722%)  route 7.774ns (49.278%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 r  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.607    95.390    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.310    95.700 f  fb_a_dat_in[4]_i_57/O
                         net (fo=2, routed)           0.456    96.156    ram0/cursor_reg[2]_rep__0_4
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.124    96.280 f  ram0/fb_a_dat_in[4]_i_40/O
                         net (fo=2, routed)           0.505    96.785    ram0/fb_a_dat_in[4]_i_40_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.124    96.909 r  ram0/fb_a_dat_in[4]_i_16/O
                         net (fo=1, routed)           0.556    97.465    ram0/fb_a_dat_in[4]_i_16_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124    97.589 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.433    98.022    keyboard0/objtab_reg[7]
    SLICE_X55Y74         LUT6 (Prop_lut6_I3_O)        0.124    98.146 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    98.146    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.276    98.552    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.029    98.581    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -98.146    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.660ns  (logic 8.126ns (51.891%)  route 7.534ns (48.109%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 r  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.607    95.390    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.310    95.700 f  fb_a_dat_in[4]_i_57/O
                         net (fo=2, routed)           0.456    96.156    ram0/cursor_reg[2]_rep__0_4
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.124    96.280 f  ram0/fb_a_dat_in[4]_i_40/O
                         net (fo=2, routed)           0.343    96.622    ram0/fb_a_dat_in[4]_i_40_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.124    96.746 f  ram0/fb_a_dat_in[5]_i_50/O
                         net (fo=1, routed)           0.161    96.907    ram0/fb_a_dat_in[5]_i_50_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.124    97.031 f  ram0/fb_a_dat_in[5]_i_16/O
                         net (fo=1, routed)           0.343    97.374    ram0/fb_a_dat_in[5]_i_16_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I3_O)        0.124    97.498 f  ram0/fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.407    97.905    keyboard0/objtab_reg[7]_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I3_O)        0.124    98.029 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    98.029    keyboard0_n_4
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.276    98.552    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.031    98.583    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -98.029    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.627ns  (logic 8.126ns (52.000%)  route 7.501ns (48.000%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 f  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.607    95.390    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.310    95.700 r  fb_a_dat_in[4]_i_57/O
                         net (fo=2, routed)           0.301    96.001    fb_a_dat_in[4]_i_57_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I4_O)        0.124    96.125 r  fb_a_dat_in[6]_i_67/O
                         net (fo=1, routed)           0.442    96.567    ram0/op0_reg[13]_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    96.691 r  ram0/fb_a_dat_in[6]_i_42/O
                         net (fo=1, routed)           0.338    97.029    ram0/fb_a_dat_in[6]_i_42_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124    97.153 r  ram0/fb_a_dat_in[6]_i_15/O
                         net (fo=1, routed)           0.441    97.594    ram0/fb_a_dat_in[6]_i_15_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    97.718 f  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.154    97.872    keyboard0/cursor_reg[0]
    SLICE_X55Y73         LUT6 (Prop_lut6_I3_O)        0.124    97.996 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    97.996    keyboard0_n_3
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.829    
                         clock uncertainty           -0.276    98.554    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.029    98.583    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -97.996    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.087ns  (logic 6.137ns (40.676%)  route 8.950ns (59.324%))
  Logic Levels:           22  (CARRY4=10 LUT2=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 82.368 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.547    82.368    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    82.886 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          1.482    84.369    ram0/Q[5]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.124    84.493 r  ram0/fb_a_dat_in[2]_i_464/O
                         net (fo=1, routed)           0.000    84.493    ram0/fb_a_dat_in[2]_i_464_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.873 r  ram0/fb_a_dat_in_reg[2]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.873    ram0/fb_a_dat_in_reg[2]_i_439_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    85.188 r  ram0/fb_a_dat_in_reg[2]_i_370/O[3]
                         net (fo=12, routed)          1.012    86.200    ram0_n_40
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.307    86.507 r  fb_a_dat_in[2]_i_382/O
                         net (fo=1, routed)           0.000    86.507    fb_a_dat_in[2]_i_382_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.087 r  fb_a_dat_in_reg[2]_i_333/O[2]
                         net (fo=3, routed)           0.430    87.517    fb_a_dat_in_reg[2]_i_333_n_5
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.302    87.819 r  fb_a_dat_in[2]_i_376/O
                         net (fo=1, routed)           0.000    87.819    fb_a_dat_in[2]_i_376_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.066 r  fb_a_dat_in_reg[2]_i_332/O[0]
                         net (fo=1, routed)           0.646    88.712    ram0/dat_r_reg[15]_1[0]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299    89.011 r  ram0/fb_a_dat_in[2]_i_259/O
                         net (fo=1, routed)           0.000    89.011    ram0/fb_a_dat_in[2]_i_259_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    89.259 f  ram0/fb_a_dat_in_reg[2]_i_173/O[3]
                         net (fo=5, routed)           0.862    90.121    ram0_n_51
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.306    90.427 r  fb_a_dat_in[2]_i_171/O
                         net (fo=7, routed)           0.985    91.413    fb_a_dat_in[2]_i_171_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.124    91.537 r  fb_a_dat_in[2]_i_249/O
                         net (fo=1, routed)           0.519    92.056    fb_a_dat_in[2]_i_249_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.454 r  fb_a_dat_in_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.454    fb_a_dat_in_reg[2]_i_162_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.568 r  fb_a_dat_in_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in_reg[2]_i_86_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.807 r  fb_a_dat_in_reg[2]_i_45/O[2]
                         net (fo=11, routed)          0.669    93.476    fb_a_dat_in_reg[2]_i_45_n_5
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.298    93.774 r  fb_a_dat_in[2]_i_263/O
                         net (fo=2, routed)           0.690    94.464    fb_a_dat_in[2]_i_263_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.327    94.791 r  fb_a_dat_in[2]_i_266/O
                         net (fo=1, routed)           0.000    94.791    fb_a_dat_in[2]_i_266_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.192 r  fb_a_dat_in_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    95.192    fb_a_dat_in_reg[2]_i_175_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  fb_a_dat_in_reg[2]_i_91/CO[3]
                         net (fo=3, routed)           0.912    96.218    fb_a_dat_in_reg[2]_i_91_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.124    96.342 r  fb_a_dat_in[2]_i_46/O
                         net (fo=1, routed)           0.439    96.781    ram0/dat_r_reg[9]_1
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    96.905 r  ram0/fb_a_dat_in[2]_i_18/O
                         net (fo=1, routed)           0.149    97.053    ram0/fb_a_dat_in[2]_i_18_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    97.177 r  ram0/fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.154    97.332    ram0/fb_a_dat_in[2]_i_4_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124    97.456 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    97.456    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.276    98.557    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.029    98.586    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.586    
                         arrival time                         -97.456    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.189ns  (logic 1.014ns (12.383%)  route 7.175ns (87.617%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 f  ram0/dat_r_reg[15]/Q
                         net (fo=68, routed)          3.350    86.238    ram0/Q[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.124    86.362 f  ram0/state[3]_i_14/O
                         net (fo=1, routed)           0.282    86.644    ram0/state[3]_i_14_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    86.768 f  ram0/state[3]_i_9/O
                         net (fo=1, routed)           1.321    88.089    ram0/state[3]_i_9_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    88.213 f  ram0/state[3]_i_5/O
                         net (fo=4, routed)           0.976    89.189    ram0/state[3]_i_5_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    89.313 r  ram0/message[9][4]_i_1/O
                         net (fo=29, routed)          1.245    90.558    ram0_n_149
    SLICE_X50Y83         FDRE                                         r  message_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.435    98.439    clk_cpu
    SLICE_X50Y83         FDRE                                         r  message_reg[7][3]/C
                         clock pessimism              0.398    98.837    
                         clock uncertainty           -0.276    98.562    
    SLICE_X50Y83         FDRE (Setup_fdre_C_CE)      -0.169    98.393    message_reg[7][3]
  -------------------------------------------------------------------
                         required time                         98.393    
                         arrival time                         -90.558    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.148ns  (logic 1.014ns (12.445%)  route 7.134ns (87.555%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 f  ram0/dat_r_reg[15]/Q
                         net (fo=68, routed)          3.350    86.238    ram0/Q[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.124    86.362 f  ram0/state[3]_i_14/O
                         net (fo=1, routed)           0.282    86.644    ram0/state[3]_i_14_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    86.768 f  ram0/state[3]_i_9/O
                         net (fo=1, routed)           1.321    88.089    ram0/state[3]_i_9_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    88.213 f  ram0/state[3]_i_5/O
                         net (fo=4, routed)           0.976    89.189    ram0/state[3]_i_5_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    89.313 r  ram0/message[9][4]_i_1/O
                         net (fo=29, routed)          1.204    90.517    ram0_n_149
    SLICE_X48Y83         FDRE                                         r  message_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.434    98.438    clk_cpu
    SLICE_X48Y83         FDRE                                         r  message_reg[10][4]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.276    98.561    
    SLICE_X48Y83         FDRE (Setup_fdre_C_CE)      -0.205    98.356    message_reg[10][4]
  -------------------------------------------------------------------
                         required time                         98.356    
                         arrival time                         -90.517    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.148ns  (logic 1.014ns (12.445%)  route 7.134ns (87.555%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 f  ram0/dat_r_reg[15]/Q
                         net (fo=68, routed)          3.350    86.238    ram0/Q[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.124    86.362 f  ram0/state[3]_i_14/O
                         net (fo=1, routed)           0.282    86.644    ram0/state[3]_i_14_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    86.768 f  ram0/state[3]_i_9/O
                         net (fo=1, routed)           1.321    88.089    ram0/state[3]_i_9_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    88.213 f  ram0/state[3]_i_5/O
                         net (fo=4, routed)           0.976    89.189    ram0/state[3]_i_5_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    89.313 r  ram0/message[9][4]_i_1/O
                         net (fo=29, routed)          1.204    90.517    ram0_n_149
    SLICE_X48Y83         FDRE                                         r  message_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.434    98.438    clk_cpu
    SLICE_X48Y83         FDRE                                         r  message_reg[2][3]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.276    98.561    
    SLICE_X48Y83         FDRE (Setup_fdre_C_CE)      -0.205    98.356    message_reg[2][3]
  -------------------------------------------------------------------
                         required time                         98.356    
                         arrival time                         -90.517    
  -------------------------------------------------------------------
                         slack                                  7.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.164ns (20.217%)  route 0.647ns (79.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          0.647     0.187    dat_r[5]
    SLICE_X50Y67         FDRE                                         r  length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.826    -0.863    clk_cpu
    SLICE_X50Y67         FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.083     0.051    length_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.141ns (16.680%)  route 0.704ns (83.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X48Y66         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[6]/Q
                         net (fo=64, routed)          0.704     0.223    dat_r[6]
    SLICE_X50Y67         FDRE                                         r  length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.826    -0.863    clk_cpu
    SLICE_X50Y67         FDRE                                         r  length_reg[7]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.088     0.056    length_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.039%)  route 0.698ns (78.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[1]/Q
                         net (fo=50, routed)          0.698     0.215    ram0/Q[1]
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.260 r  ram0/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.260    pc[1]
    SLICE_X39Y67         FDRE                                         r  pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.821    -0.868    clk_cpu
    SLICE_X39Y67         FDRE                                         r  pc_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.091     0.054    pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.231ns (25.983%)  route 0.658ns (74.017%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[1]/Q
                         net (fo=50, routed)          0.368    -0.115    ram0/Q[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I0_O)        0.045    -0.070 r  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.290     0.220    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.265    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.091     0.055    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.209ns (22.376%)  route 0.725ns (77.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X50Y69         FDRE                                         r  ram0/dat_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/dat_r_reg[13]/Q
                         net (fo=71, routed)          0.725     0.264    ram0/Q[13]
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  ram0/pc[13]_i_1/O
                         net (fo=1, routed)           0.000     0.309    pc[13]
    SLICE_X42Y71         FDRE                                         r  pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.819    -0.871    clk_cpu
    SLICE_X42Y71         FDRE                                         r  pc_reg[13]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.276    -0.040    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.121     0.081    pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.186ns (19.833%)  route 0.752ns (80.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y68         FDRE                                         r  ram0/dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[7]/Q
                         net (fo=63, routed)          0.752     0.269    ram0/Q[7]
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  ram0/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.314    pc[7]
    SLICE_X42Y68         FDRE                                         r  pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.868    clk_cpu
    SLICE_X42Y68         FDRE                                         r  pc_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.121     0.084    pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.209ns (22.331%)  route 0.727ns (77.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/dat_r_reg[2]/Q
                         net (fo=56, routed)          0.727     0.267    ram0/Q[2]
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  ram0/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.312    pc[2]
    SLICE_X41Y66         FDRE                                         r  pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.824    -0.866    clk_cpu
    SLICE_X41Y66         FDRE                                         r  pc_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.091     0.056    pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.015%)  route 0.740ns (77.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.740     0.280    ram0/Q[8]
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.325 r  ram0/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     0.325    pc[8]
    SLICE_X39Y68         FDRE                                         r  pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.820    -0.869    clk_cpu
    SLICE_X39Y68         FDRE                                         r  pc_reg[8]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091     0.053    pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            checksum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.164ns (17.185%)  route 0.790ns (82.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X50Y69         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/dat_r_reg[14]/Q
                         net (fo=70, routed)          0.790     0.329    dat_r[14]
    SLICE_X60Y73         FDRE                                         r  checksum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.846    -0.843    clk_cpu
    SLICE_X60Y73         FDRE                                         r  checksum_reg[14]/C
                         clock pessimism              0.555    -0.288    
                         clock uncertainty            0.276    -0.012    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.052     0.040    checksum_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fetch_string_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.532%)  route 0.818ns (81.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X51Y68         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[9]/Q
                         net (fo=69, routed)          0.818     0.334    ram0/Q[9]
    SLICE_X52Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.379 r  ram0/fetch_string_i_1/O
                         net (fo=1, routed)           0.000     0.379    ram0_n_147
    SLICE_X52Y80         FDRE                                         r  fetch_string_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.824    -0.865    clk_cpu
    SLICE_X52Y80         FDRE                                         r  fetch_string_reg/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.121     0.087    fetch_string_reg
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       74.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.103ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        25.728ns  (logic 8.934ns (34.725%)  route 16.794ns (65.275%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.947    21.402    cursor[13]_i_16_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.526 f  cursor[11]_i_10/O
                         net (fo=1, routed)           0.809    22.335    keyboard0/cursor_reg[13]_11
    SLICE_X42Y87         LUT6 (Prop_lut6_I2_O)        0.124    22.459 r  keyboard0/cursor[11]_i_6/O
                         net (fo=1, routed)           1.094    23.553    keyboard0/cursor[11]_i_6_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    23.677 r  keyboard0/cursor[11]_i_2/O
                         net (fo=1, routed)           0.954    24.631    keyboard0/cursor[11]_i_2_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.755 r  keyboard0/cursor[11]_i_1/O
                         net (fo=1, routed)           0.000    24.755    keyboard0_n_11
    SLICE_X44Y78         FDRE                                         r  cursor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.426    98.430    clk_cpu
    SLICE_X44Y78         FDRE                                         r  cursor_reg[11]/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.165    98.827    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)        0.031    98.858    cursor_reg[11]
  -------------------------------------------------------------------
                         required time                         98.858    
                         arrival time                         -24.755    
  -------------------------------------------------------------------
                         slack                                 74.103    

Slack (MET) :             74.108ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        25.788ns  (logic 9.058ns (35.124%)  route 16.730ns (64.876%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.601    21.056    keyboard0/cursor_reg[10]
    SLICE_X40Y85         LUT5 (Prop_lut5_I1_O)        0.124    21.180 r  keyboard0/cursor[9]_i_11/O
                         net (fo=1, routed)           0.715    21.896    keyboard0/cursor[9]_i_11_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.020 f  keyboard0/cursor[9]_i_10/O
                         net (fo=1, routed)           0.953    22.972    keyboard0/cursor[9]_i_10_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I2_O)        0.124    23.096 f  keyboard0/cursor[9]_i_4/O
                         net (fo=1, routed)           0.801    23.897    keyboard0/cursor[9]_i_4_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.021 r  keyboard0/cursor[9]_i_2/O
                         net (fo=1, routed)           0.670    24.691    keyboard0/cursor[9]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124    24.815 r  keyboard0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    24.815    keyboard0_n_13
    SLICE_X38Y82         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X38Y82         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.577    99.008    
                         clock uncertainty           -0.165    98.843    
    SLICE_X38Y82         FDRE (Setup_fdre_C_D)        0.081    98.924    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.924    
                         arrival time                         -24.815    
  -------------------------------------------------------------------
                         slack                                 74.108    

Slack (MET) :             74.250ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        25.576ns  (logic 9.058ns (35.416%)  route 16.518ns (64.584%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 98.427 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.686    21.141    keyboard0/cursor_reg[10]
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    21.265 r  keyboard0/cursor[3]_i_7/O
                         net (fo=1, routed)           0.919    22.184    keyboard0/cursor[3]_i_7_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.308 f  keyboard0/cursor[3]_i_5/O
                         net (fo=1, routed)           0.588    22.897    keyboard0/cursor[3]_i_5_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124    23.021 f  keyboard0/cursor[3]_i_4/O
                         net (fo=1, routed)           0.811    23.832    keyboard0/cursor[3]_i_4_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  keyboard0/cursor[3]_i_2/O
                         net (fo=1, routed)           0.523    24.479    keyboard0/cursor[3]_i_2_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.124    24.603 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    24.603    keyboard0_n_19
    SLICE_X40Y77         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.423    98.427    clk_cpu
    SLICE_X40Y77         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.562    98.989    
                         clock uncertainty           -0.165    98.824    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029    98.853    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.853    
                         arrival time                         -24.603    
  -------------------------------------------------------------------
                         slack                                 74.250    

Slack (MET) :             74.293ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        25.536ns  (logic 9.058ns (35.472%)  route 16.478ns (64.528%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.454    20.909    keyboard0/cursor_reg[10]
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.124    21.033 r  keyboard0/cursor[4]_i_29/O
                         net (fo=1, routed)           0.947    21.981    keyboard0/cursor[4]_i_29_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    22.105 f  keyboard0/cursor[4]_i_18/O
                         net (fo=1, routed)           0.813    22.918    keyboard0/cursor[4]_i_18_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.042 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.829    23.871    keyboard0/cursor[4]_i_6_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124    23.995 r  keyboard0/cursor[4]_i_2/O
                         net (fo=1, routed)           0.444    24.439    keyboard0/cursor[4]_i_2_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124    24.563 r  keyboard0/cursor[4]_i_1/O
                         net (fo=1, routed)           0.000    24.563    keyboard0_n_18
    SLICE_X40Y79         FDRE                                         r  cursor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.426    98.430    clk_cpu
    SLICE_X40Y79         FDRE                                         r  cursor_reg[4]/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.165    98.827    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.029    98.856    cursor_reg[4]
  -------------------------------------------------------------------
                         required time                         98.856    
                         arrival time                         -24.563    
  -------------------------------------------------------------------
                         slack                                 74.293    

Slack (MET) :             74.507ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        25.335ns  (logic 9.058ns (35.753%)  route 16.277ns (64.247%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=4 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 98.428 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.814    21.270    keyboard0/cursor_reg[10]
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124    21.394 r  keyboard0/cursor[7]_i_6/O
                         net (fo=1, routed)           0.975    22.368    keyboard0/cursor[7]_i_6_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I0_O)        0.124    22.492 f  keyboard0/cursor[7]_i_4/O
                         net (fo=1, routed)           0.724    23.216    keyboard0/cursor[7]_i_4_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    23.340 r  keyboard0/cursor[7]_i_3/O
                         net (fo=1, routed)           0.280    23.620    keyboard0/cursor[7]_i_3_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.744 f  keyboard0/cursor[7]_i_2/O
                         net (fo=1, routed)           0.494    24.238    keyboard0/cursor[7]_i_2_n_0
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.124    24.362 r  keyboard0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    24.362    keyboard0_n_15
    SLICE_X39Y80         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.424    98.428    clk_cpu
    SLICE_X39Y80         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.577    99.005    
                         clock uncertainty           -0.165    98.840    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.029    98.869    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.869    
                         arrival time                         -24.362    
  -------------------------------------------------------------------
                         slack                                 74.507    

Slack (MET) :             74.637ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        25.256ns  (logic 9.058ns (35.865%)  route 16.198ns (64.135%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.810    21.265    keyboard0/cursor_reg[10]
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124    21.389 r  keyboard0/cursor[8]_i_10/O
                         net (fo=1, routed)           0.625    22.014    keyboard0/cursor[8]_i_10_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.138 f  keyboard0/cursor[8]_i_9/O
                         net (fo=1, routed)           0.981    23.119    keyboard0/cursor[8]_i_9_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I2_O)        0.124    23.243 f  keyboard0/cursor[8]_i_4/O
                         net (fo=1, routed)           0.627    23.870    keyboard0/cursor[8]_i_4_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    23.994 r  keyboard0/cursor[8]_i_2/O
                         net (fo=1, routed)           0.165    24.159    keyboard0/cursor[8]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124    24.283 r  keyboard0/cursor[8]_i_1/O
                         net (fo=1, routed)           0.000    24.283    keyboard0_n_14
    SLICE_X38Y82         FDRE                                         r  cursor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X38Y82         FDRE                                         r  cursor_reg[8]/C
                         clock pessimism              0.577    99.008    
                         clock uncertainty           -0.165    98.843    
    SLICE_X38Y82         FDRE (Setup_fdre_C_D)        0.077    98.920    cursor_reg[8]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -24.283    
  -------------------------------------------------------------------
                         slack                                 74.637    

Slack (MET) :             74.986ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        24.892ns  (logic 8.934ns (35.891%)  route 15.958ns (64.109%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.538    20.994    keyboard0/cursor_reg[10]
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.124    21.118 r  keyboard0/cursor[6]_i_5/O
                         net (fo=1, routed)           0.843    21.960    keyboard0/cursor[6]_i_5_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124    22.084 f  keyboard0/cursor[6]_i_3/O
                         net (fo=1, routed)           1.005    23.089    keyboard0/cursor[6]_i_3_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.213 r  keyboard0/cursor[6]_i_2/O
                         net (fo=1, routed)           0.582    23.795    keyboard0/cursor[6]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    23.919 r  keyboard0/cursor[6]_i_1/O
                         net (fo=1, routed)           0.000    23.919    keyboard0_n_16
    SLICE_X42Y78         FDRE                                         r  cursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X42Y78         FDRE                                         r  cursor_reg[6]/C
                         clock pessimism              0.562    98.991    
                         clock uncertainty           -0.165    98.826    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)        0.079    98.905    cursor_reg[6]
  -------------------------------------------------------------------
                         required time                         98.905    
                         arrival time                         -23.919    
  -------------------------------------------------------------------
                         slack                                 74.986    

Slack (MET) :             75.255ns  (required time - arrival time)
  Source:                 length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        24.562ns  (logic 8.220ns (33.467%)  route 16.342ns (66.533%))
  Logic Levels:           28  (CARRY4=12 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.550    -0.962    clk_cpu
    SLICE_X51Y67         FDRE                                         r  length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  length_reg[9]/Q
                         net (fo=51, routed)          2.902     2.396    length_reg_n_0_[9]
    SLICE_X49Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.520 r  fb_a_dat_in[0]_i_416/O
                         net (fo=2, routed)           0.636     3.156    fb_a_dat_in[0]_i_416_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.552 r  fb_a_dat_in_reg[6]_i_238/CO[3]
                         net (fo=1, routed)           0.000     3.552    fb_a_dat_in_reg[6]_i_238_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.669 r  fb_a_dat_in_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000     3.669    fb_a_dat_in_reg[6]_i_228_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.908 r  fb_a_dat_in_reg[6]_i_213/O[2]
                         net (fo=10, routed)          1.091     4.998    fb_a_dat_in_reg[6]_i_213_n_5
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.301     5.299 r  fb_a_dat_in[6]_i_227/O
                         net (fo=1, routed)           0.000     5.299    fb_a_dat_in[6]_i_227_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.846 r  fb_a_dat_in_reg[6]_i_212/O[2]
                         net (fo=1, routed)           0.688     6.534    fb_a_dat_in_reg[6]_i_212_n_5
    SLICE_X54Y66         LUT2 (Prop_lut2_I1_O)        0.302     6.836 r  fb_a_dat_in[6]_i_216/O
                         net (fo=1, routed)           0.000     6.836    fb_a_dat_in[6]_i_216_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.414 r  fb_a_dat_in_reg[6]_i_176/O[2]
                         net (fo=1, routed)           0.812     8.225    fb_a_dat_in_reg[6]_i_176_n_5
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301     8.526 r  fb_a_dat_in[6]_i_145/O
                         net (fo=1, routed)           0.000     8.526    fb_a_dat_in[6]_i_145_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.924 r  fb_a_dat_in_reg[6]_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.924    fb_a_dat_in_reg[6]_i_121_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.258 f  fb_a_dat_in_reg[6]_i_111/O[1]
                         net (fo=1, routed)           0.964    10.222    fb_a_dat_in_reg[6]_i_111_n_6
    SLICE_X56Y68         LUT1 (Prop_lut1_I0_O)        0.303    10.525 r  fb_a_dat_in[6]_i_138/O
                         net (fo=1, routed)           0.000    10.525    fb_a_dat_in[6]_i_138_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    10.843 r  fb_a_dat_in_reg[6]_i_110/CO[2]
                         net (fo=54, routed)          2.007    12.850    fb_a_dat_in_reg[6]_i_110_n_1
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.310    13.160 r  fb_a_dat_in[6]_i_195/O
                         net (fo=1, routed)           0.472    13.632    fb_a_dat_in[6]_i_195_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.169 r  fb_a_dat_in_reg[6]_i_164/O[2]
                         net (fo=3, routed)           0.584    14.753    fb_a_dat_in_reg[6]_i_164_n_5
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.302    15.055 r  fb_a_dat_in[6]_i_166/O
                         net (fo=1, routed)           0.000    15.055    fb_a_dat_in[6]_i_166_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.303 r  fb_a_dat_in_reg[6]_i_130/O[2]
                         net (fo=2, routed)           1.056    16.358    fb_a_dat_in_reg[6]_i_130_n_5
    SLICE_X56Y65         LUT4 (Prop_lut4_I0_O)        0.302    16.660 r  fb_a_dat_in[6]_i_155/O
                         net (fo=2, routed)           0.633    17.294    fb_a_dat_in[6]_i_155_n_0
    SLICE_X57Y67         LUT5 (Prop_lut5_I0_O)        0.124    17.418 r  fb_a_dat_in[6]_i_159/O
                         net (fo=1, routed)           0.000    17.418    fb_a_dat_in[6]_i_159_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.816 r  fb_a_dat_in_reg[6]_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.816    fb_a_dat_in_reg[6]_i_123_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.044 r  fb_a_dat_in_reg[6]_i_107/CO[2]
                         net (fo=3, routed)           0.697    18.741    fb_a_dat_in_reg[6]_i_107_n_1
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.313    19.054 f  fb_a_dat_in[6]_i_82/O
                         net (fo=3, routed)           0.292    19.345    fb_a_dat_in[6]_i_82_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124    19.469 r  fb_a_dat_in[5]_i_58/O
                         net (fo=1, routed)           0.756    20.226    fb_a_dat_in[5]_i_58_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I4_O)        0.124    20.350 r  fb_a_dat_in[5]_i_34/O
                         net (fo=1, routed)           0.598    20.948    fb_a_dat_in[5]_i_34_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124    21.072 r  fb_a_dat_in[5]_i_14/O
                         net (fo=2, routed)           0.866    21.938    fb_a_dat_in[5]_i_14_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.062 r  fb_a_dat_in[4]_i_12/O
                         net (fo=1, routed)           0.857    22.919    ram0/cursor_reg[1]_rep__1_5
    SLICE_X55Y74         LUT6 (Prop_lut6_I1_O)        0.124    23.043 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.433    23.476    keyboard0/objtab_reg[7]
    SLICE_X55Y74         LUT6 (Prop_lut6_I3_O)        0.124    23.600 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    23.600    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.562    98.991    
                         clock uncertainty           -0.165    98.826    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.029    98.855    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.855    
                         arrival time                         -23.600    
  -------------------------------------------------------------------
                         slack                                 75.255    

Slack (MET) :             75.263ns  (required time - arrival time)
  Source:                 length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        24.618ns  (logic 8.096ns (32.886%)  route 16.522ns (67.114%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.550    -0.962    clk_cpu
    SLICE_X51Y67         FDRE                                         r  length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  length_reg[9]/Q
                         net (fo=51, routed)          2.902     2.396    length_reg_n_0_[9]
    SLICE_X49Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.520 r  fb_a_dat_in[0]_i_416/O
                         net (fo=2, routed)           0.636     3.156    fb_a_dat_in[0]_i_416_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.552 r  fb_a_dat_in_reg[6]_i_238/CO[3]
                         net (fo=1, routed)           0.000     3.552    fb_a_dat_in_reg[6]_i_238_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.669 r  fb_a_dat_in_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000     3.669    fb_a_dat_in_reg[6]_i_228_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.908 r  fb_a_dat_in_reg[6]_i_213/O[2]
                         net (fo=10, routed)          1.091     4.998    fb_a_dat_in_reg[6]_i_213_n_5
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.301     5.299 r  fb_a_dat_in[6]_i_227/O
                         net (fo=1, routed)           0.000     5.299    fb_a_dat_in[6]_i_227_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.846 r  fb_a_dat_in_reg[6]_i_212/O[2]
                         net (fo=1, routed)           0.688     6.534    fb_a_dat_in_reg[6]_i_212_n_5
    SLICE_X54Y66         LUT2 (Prop_lut2_I1_O)        0.302     6.836 r  fb_a_dat_in[6]_i_216/O
                         net (fo=1, routed)           0.000     6.836    fb_a_dat_in[6]_i_216_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.414 r  fb_a_dat_in_reg[6]_i_176/O[2]
                         net (fo=1, routed)           0.812     8.225    fb_a_dat_in_reg[6]_i_176_n_5
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301     8.526 r  fb_a_dat_in[6]_i_145/O
                         net (fo=1, routed)           0.000     8.526    fb_a_dat_in[6]_i_145_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.924 r  fb_a_dat_in_reg[6]_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.924    fb_a_dat_in_reg[6]_i_121_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.258 f  fb_a_dat_in_reg[6]_i_111/O[1]
                         net (fo=1, routed)           0.964    10.222    fb_a_dat_in_reg[6]_i_111_n_6
    SLICE_X56Y68         LUT1 (Prop_lut1_I0_O)        0.303    10.525 r  fb_a_dat_in[6]_i_138/O
                         net (fo=1, routed)           0.000    10.525    fb_a_dat_in[6]_i_138_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    10.843 r  fb_a_dat_in_reg[6]_i_110/CO[2]
                         net (fo=54, routed)          2.007    12.850    fb_a_dat_in_reg[6]_i_110_n_1
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.310    13.160 r  fb_a_dat_in[6]_i_195/O
                         net (fo=1, routed)           0.472    13.632    fb_a_dat_in[6]_i_195_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.169 r  fb_a_dat_in_reg[6]_i_164/O[2]
                         net (fo=3, routed)           0.584    14.753    fb_a_dat_in_reg[6]_i_164_n_5
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.302    15.055 r  fb_a_dat_in[6]_i_166/O
                         net (fo=1, routed)           0.000    15.055    fb_a_dat_in[6]_i_166_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.303 r  fb_a_dat_in_reg[6]_i_130/O[2]
                         net (fo=2, routed)           1.056    16.358    fb_a_dat_in_reg[6]_i_130_n_5
    SLICE_X56Y65         LUT4 (Prop_lut4_I0_O)        0.302    16.660 r  fb_a_dat_in[6]_i_155/O
                         net (fo=2, routed)           0.633    17.294    fb_a_dat_in[6]_i_155_n_0
    SLICE_X57Y67         LUT5 (Prop_lut5_I0_O)        0.124    17.418 r  fb_a_dat_in[6]_i_159/O
                         net (fo=1, routed)           0.000    17.418    fb_a_dat_in[6]_i_159_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.816 r  fb_a_dat_in_reg[6]_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.816    fb_a_dat_in_reg[6]_i_123_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.044 r  fb_a_dat_in_reg[6]_i_107/CO[2]
                         net (fo=3, routed)           0.830    18.873    fb_a_dat_in_reg[6]_i_107_n_1
    SLICE_X58Y69         LUT5 (Prop_lut5_I0_O)        0.313    19.186 r  fb_a_dat_in[2]_i_213/O
                         net (fo=2, routed)           0.955    20.142    fb_a_dat_in[2]_i_213_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.266 r  fb_a_dat_in[0]_i_88/O
                         net (fo=1, routed)           0.954    21.220    fb_a_dat_in[0]_i_88_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I5_O)        0.124    21.344 r  fb_a_dat_in[0]_i_44/O
                         net (fo=1, routed)           0.546    21.890    ram0/op1_type_reg[0]_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.124    22.014 r  ram0/fb_a_dat_in[0]_i_15/O
                         net (fo=1, routed)           1.230    23.244    ram0/fb_a_dat_in[0]_i_15_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    23.368 r  ram0/fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.165    23.533    ram0/fb_a_dat_in[0]_i_3_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    23.657 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    23.657    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.428    98.432    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.576    99.008    
                         clock uncertainty           -0.165    98.843    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.077    98.920    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -23.657    
  -------------------------------------------------------------------
                         slack                                 75.263    

Slack (MET) :             75.413ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        24.452ns  (logic 8.934ns (36.536%)  route 15.518ns (63.464%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 98.427 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.539    -0.973    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  cursor_reg[2]_rep/Q
                         net (fo=88, routed)          2.658     2.141    cursor_reg[2]_rep_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I0_O)        0.152     2.293 r  next_state[2]_i_78/O
                         net (fo=3, routed)           1.147     3.440    next_state[2]_i_78_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.348     3.788 r  next_state[2]_i_38/O
                         net (fo=4, routed)           0.759     4.546    next_state[2]_i_38_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.944 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.944    cursor_reg[13]_i_57_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.278 r  cursor_reg[13]_i_53/O[1]
                         net (fo=2, routed)           0.662     5.941    cursor_reg[13]_i_53_n_6
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.303     6.244 r  cursor[13]_i_55/O
                         net (fo=1, routed)           0.000     6.244    cursor[13]_i_55_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.471 r  cursor_reg[13]_i_52/O[1]
                         net (fo=1, routed)           0.730     7.201    cursor_reg[13]_i_52_n_6
    SLICE_X41Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.504 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.000     7.504    cursor[13]_i_47_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.905 r  cursor_reg[13]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.905    cursor_reg[13]_i_44_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.127 f  cursor_reg[13]_i_45/O[0]
                         net (fo=7, routed)           0.970     9.097    cursor_reg[13]_i_45_n_7
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.299     9.396 r  cursor[13]_i_38/O
                         net (fo=1, routed)           0.635    10.031    cursor[13]_i_38_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.557 r  cursor_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.557    cursor_reg[13]_i_31_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 f  cursor_reg[13]_i_17/O[3]
                         net (fo=14, routed)          0.897    11.767    cursor_reg[13]_i_17_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.306    12.073 r  cursor[6]_i_30/O
                         net (fo=1, routed)           0.000    12.073    cursor[6]_i_30_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.449 r  cursor_reg[6]_i_12/CO[3]
                         net (fo=51, routed)          1.343    13.792    cursor_reg[6]_i_12_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.916 r  cursor[11]_i_65/O
                         net (fo=1, routed)           0.000    13.916    cursor[11]_i_65_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.466 r  cursor_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.466    cursor_reg[11]_i_52_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  cursor_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.580    cursor_reg[11]_i_42_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  cursor_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.694    cursor_reg[11]_i_33_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.933 r  cursor_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.595    15.528    cursor_reg[11]_i_27_n_5
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.302    15.830 r  cursor[11]_i_20/O
                         net (fo=1, routed)           0.000    15.830    cursor[11]_i_20_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.408 f  cursor_reg[11]_i_12/O[2]
                         net (fo=4, routed)           0.839    17.247    cursor_reg[11]_i_12_n_5
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.301    17.548 r  cursor[11]_i_24/O
                         net (fo=1, routed)           0.000    17.548    cursor[11]_i_24_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.098 r  cursor_reg[11]_i_13/CO[3]
                         net (fo=9, routed)           1.010    19.108    cursor_reg[11]_i_13_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.152    19.260 r  cursor[13]_i_18/O
                         net (fo=2, routed)           0.449    19.710    cursor[13]_i_18_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.326    20.036 r  cursor[13]_i_30/O
                         net (fo=1, routed)           0.296    20.331    cursor[13]_i_30_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.455 f  cursor[13]_i_16/O
                         net (fo=12, routed)          0.452    20.907    keyboard0/cursor_reg[10]
    SLICE_X40Y85         LUT5 (Prop_lut5_I1_O)        0.124    21.031 r  keyboard0/cursor[2]_i_16/O
                         net (fo=1, routed)           0.447    21.478    keyboard0/cursor[2]_i_16_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    21.602 f  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.444    22.046    keyboard0/cursor[2]_i_8_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.170 r  keyboard0/cursor[2]_i_3/O
                         net (fo=4, routed)           1.186    23.355    keyboard0/cursor[2]_i_3_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    23.479 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    23.479    keyboard0_n_43
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.423    98.427    clk_cpu
    SLICE_X39Y78         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.600    99.027    
                         clock uncertainty           -0.165    98.862    
    SLICE_X39Y78         FDRE (Setup_fdre_C_D)        0.031    98.893    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.893    
                         arrival time                         -23.479    
  -------------------------------------------------------------------
                         slack                                 75.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.555    -0.626    clk_cpu
    SLICE_X45Y81         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  state_reg[2]/Q
                         net (fo=113, routed)         0.122    -0.363    ram0/state_reg[3]_2[2]
    SLICE_X44Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.318 r  ram0/state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.318    ram0_n_77
    SLICE_X44Y81         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X44Y81         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.165    -0.448    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.092    -0.356    state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.977%)  route 0.108ns (34.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.551    -0.630    clk_cpu
    SLICE_X42Y71         FDRE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  pc_reg[16]/Q
                         net (fo=5, routed)           0.108    -0.358    ram0/pc_reg[16]_0[16]
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  ram0/ram_addr[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.313    ram_addr[16]
    SLICE_X43Y71         FDRE                                         r  ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.819    -0.871    clk_cpu
    SLICE_X43Y71         FDRE                                         r  ram_addr_reg[16]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.165    -0.452    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.091    -0.361    ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.252%)  route 0.133ns (41.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.560    -0.621    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y92         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/Q
                         net (fo=11, routed)          0.133    -0.347    keyboard0/ps2_keyboard_0/count_idle_reg__0[0]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    keyboard0/ps2_keyboard_0/p_0_in_0[5]
    SLICE_X28Y92         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.830    -0.860    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y92         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.165    -0.443    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.092    -0.351    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.957%)  route 0.166ns (54.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X31Y85         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.317    keyboard0/ascii_reg_n_0_[1]
    SLICE_X33Y84         FDRE                                         r  keyboard0/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.823    -0.866    keyboard0/clk_cpu
    SLICE_X33Y84         FDRE                                         r  keyboard0/ascii_code_reg[1]/C
                         clock pessimism              0.256    -0.610    
                         clock uncertainty            0.165    -0.445    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.066    -0.379    keyboard0/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.923%)  route 0.180ns (56.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X31Y86         FDRE                                         r  keyboard0/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[2]/Q
                         net (fo=4, routed)           0.180    -0.303    keyboard0/ascii_reg_n_0_[2]
    SLICE_X34Y85         FDRE                                         r  keyboard0/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.823    -0.866    keyboard0/clk_cpu
    SLICE_X34Y85         FDRE                                         r  keyboard0/ascii_code_reg[2]/C
                         clock pessimism              0.275    -0.591    
                         clock uncertainty            0.165    -0.426    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.059    -0.367    keyboard0/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.555    -0.626    clk_cpu
    SLICE_X44Y81         FDRE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  state_reg[3]/Q
                         net (fo=81, routed)          0.149    -0.336    ram0/state_reg[3]_2[3]
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  ram0/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    ram0_n_78
    SLICE_X45Y81         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X45Y81         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.165    -0.448    
    SLICE_X45Y81         FDRE (Hold_fdre_C_D)         0.091    -0.357    state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.318%)  route 0.132ns (38.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.554    -0.627    clk_cpu
    SLICE_X42Y68         FDRE                                         r  pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  pc_reg[7]/Q
                         net (fo=10, routed)          0.132    -0.331    ram0/pc_reg[16]_0[7]
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.286 r  ram0/ram_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    ram0_n_104
    SLICE_X43Y69         FDRE                                         r  ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.821    -0.869    clk_cpu
    SLICE_X43Y69         FDRE                                         r  ram_addr_reg[7]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.165    -0.449    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.092    -0.357    ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/state_reg[1]/Q
                         net (fo=14, routed)          0.146    -0.334    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X15Y84         LUT5 (Prop_lut5_I3_O)        0.045    -0.289 r  keyboard0/ps2_keyboard_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    keyboard0/ps2_keyboard_0_n_2
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/C
                         clock pessimism              0.241    -0.621    
                         clock uncertainty            0.165    -0.456    
    SLICE_X15Y84         FDRE (Hold_fdre_C_D)         0.092    -0.364    keyboard0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.823%)  route 0.147ns (44.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/state_reg[1]/Q
                         net (fo=14, routed)          0.147    -0.333    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  keyboard0/ps2_keyboard_0/shift_l_i_1/O
                         net (fo=1, routed)           0.000    -0.288    keyboard0/ps2_keyboard_0_n_13
    SLICE_X15Y84         FDRE                                         r  keyboard0/shift_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X15Y84         FDRE                                         r  keyboard0/shift_l_reg/C
                         clock pessimism              0.241    -0.621    
                         clock uncertainty            0.165    -0.456    
    SLICE_X15Y84         FDRE (Hold_fdre_C_D)         0.091    -0.365    keyboard0/shift_l_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/prev_ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.737%)  route 0.189ns (57.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X31Y85         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[1]/Q
                         net (fo=4, routed)           0.189    -0.294    keyboard0/ascii_reg_n_0_[1]
    SLICE_X34Y84         FDRE                                         r  keyboard0/prev_ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X34Y84         FDRE                                         r  keyboard0/prev_ascii_reg[1]/C
                         clock pessimism              0.275    -0.592    
                         clock uncertainty            0.165    -0.427    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.052    -0.375    keyboard0/prev_ascii_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       41.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.585ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.923ns  (logic 3.213ns (40.552%)  route 4.710ns (59.448%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 49.077 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.588    49.077    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.531 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.373    52.903    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    53.027 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.960    54.987    douta[3]
    SLICE_X48Y76         LUT5 (Prop_lut5_I3_O)        0.124    55.111 r  fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.000    55.111    keyboard0/state_reg[0]_1
    SLICE_X48Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    55.323 r  keyboard0/fb_a_dat_in_reg[3]_i_7/O
                         net (fo=1, routed)           1.378    56.701    ram0/state_reg[2]_1
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.299    57.000 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    57.000    ram0_n_74
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.429    98.433    clk_cpu
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.831    
                         clock uncertainty           -0.276    98.556    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)        0.029    98.585    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.585    
                         arrival time                         -57.000    
  -------------------------------------------------------------------
                         slack                                 41.585    

Slack (MET) :             42.632ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.924ns  (logic 2.826ns (40.817%)  route 4.098ns (59.183%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 49.077 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.588    49.077    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.531 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.513    53.044    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    53.168 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.515    54.683    douta[0]
    SLICE_X45Y73         LUT5 (Prop_lut5_I0_O)        0.124    54.807 r  fb_a_dat_in[0]_i_6/O
                         net (fo=1, routed)           1.069    55.876    ram0/state_reg[0]_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    56.000 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    56.000    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.428    98.432    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.830    
                         clock uncertainty           -0.276    98.555    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.077    98.632    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.632    
                         arrival time                         -56.000    
  -------------------------------------------------------------------
                         slack                                 42.632    

Slack (MET) :             42.701ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.808ns  (logic 2.826ns (41.508%)  route 3.982ns (58.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.907    52.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X8Y74          LUT6 (Prop_lut6_I4_O)        0.124    52.559 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.519    54.078    douta[6]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.124    54.202 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           1.556    55.758    keyboard0/state_reg[0]_8
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124    55.882 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    55.882    keyboard0_n_3
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.829    
                         clock uncertainty           -0.276    98.554    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.029    98.583    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -55.882    
  -------------------------------------------------------------------
                         slack                                 42.701    

Slack (MET) :             42.775ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.740ns  (logic 2.826ns (41.927%)  route 3.914ns (58.073%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.402    52.929    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124    53.053 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.135    54.188    douta[1]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    54.312 f  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           1.378    55.690    keyboard0/state_reg[1]_4
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    55.814 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    55.814    keyboard0_n_6
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.276    98.557    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.032    98.589    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -55.814    
  -------------------------------------------------------------------
                         slack                                 42.775    

Slack (MET) :             42.804ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.705ns  (logic 2.826ns (42.146%)  route 3.879ns (57.854%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.063    52.590    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.124    52.714 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.694    54.409    douta[5]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.124    54.533 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           1.122    55.655    keyboard0/state_reg[0]_7
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.124    55.779 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.779    keyboard0_n_4
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.276    98.552    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.031    98.583    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -55.779    
  -------------------------------------------------------------------
                         slack                                 42.804    

Slack (MET) :             42.888ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.619ns  (logic 3.054ns (46.141%)  route 3.565ns (53.859%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.186    52.714    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124    52.838 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.517    54.355    douta[4]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.150    54.505 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.862    55.366    keyboard0/state_reg[0]_6
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.326    55.692 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.692    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.276    98.552    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.029    98.581    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -55.692    
  -------------------------------------------------------------------
                         slack                                 42.888    

Slack (MET) :             42.984ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.533ns  (logic 2.826ns (43.259%)  route 3.707ns (56.741%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.581    49.070    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.524 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.151    52.675    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    52.799 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.528    54.327    douta[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124    54.451 f  fb_a_dat_in[2]_i_6/O
                         net (fo=1, routed)           1.028    55.478    ram0/state_reg[1]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    55.602 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    55.602    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.276    98.557    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.029    98.586    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.586    
                         arrival time                         -55.602    
  -------------------------------------------------------------------
                         slack                                 42.984    

Slack (MET) :             44.097ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.405ns  (logic 2.702ns (49.992%)  route 2.703ns (50.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 98.424 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.585    49.074    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.268    52.795    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[7]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.124    52.919 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.435    54.354    douta[7]
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.124    54.478 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.478    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.420    98.424    clk_cpu
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.822    
                         clock uncertainty           -0.276    98.547    
    SLICE_X36Y73         FDRE (Setup_fdre_C_D)        0.029    98.576    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                         -54.478    
  -------------------------------------------------------------------
                         slack                                 44.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.254ns (24.182%)  route 0.796ns (75.818%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.232    -0.234    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.564     0.375    douta[7]
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.420 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.420    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.814    -0.875    clk_cpu
    SLICE_X36Y73         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.276    -0.044    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.091     0.047    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.299ns (20.683%)  route 1.147ns (79.317%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.577     0.303    douta[0]
    SLICE_X45Y73         LUT5 (Prop_lut5_I0_O)        0.045     0.348 r  fb_a_dat_in[0]_i_6/O
                         net (fo=1, routed)           0.422     0.770    ram0/state_reg[0]_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.815 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.815    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.821    -0.868    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.120     0.083    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.299ns (19.385%)  route 1.243ns (80.615%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.276    -0.191    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.045    -0.146 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.439     0.293    douta[1]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.338 f  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.529     0.867    keyboard0/state_reg[1]_4
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.912 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.912    keyboard0_n_6
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.092     0.056    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.299ns (19.260%)  route 1.253ns (80.740%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.158    -0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.045    -0.263 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.653     0.390    douta[5]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.435 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.442     0.877    keyboard0/state_reg[0]_7
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.045     0.922 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.922    keyboard0_n_4
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.818    -0.871    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.276    -0.040    
    SLICE_X53Y75         FDRE (Hold_fdre_C_D)         0.092     0.052    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.299ns (19.094%)  route 1.267ns (80.906%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.280    -0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.045    -0.142 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.578     0.436    douta[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.481 f  fb_a_dat_in[2]_i_6/O
                         net (fo=1, routed)           0.410     0.891    ram0/state_reg[1]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.936 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.936    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.091     0.055    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.395ns (24.302%)  route 1.230ns (75.698%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.286    -0.196    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.098    -0.098 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.573     0.474    douta[4]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.042     0.516 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.372     0.888    keyboard0/state_reg[0]_6
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.107     0.995 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.995    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.818    -0.871    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.276    -0.040    
    SLICE_X55Y74         FDRE (Hold_fdre_C_D)         0.091     0.051    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.336ns (19.278%)  route 1.407ns (80.722%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.171    -0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.098    -0.213 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.599     0.386    douta[6]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.045     0.431 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.637     1.068    keyboard0/state_reg[0]_8
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.113    keyboard0_n_3
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.819    -0.870    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.091     0.052    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.461ns (22.183%)  route 1.617ns (77.817%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.551    -0.630    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y74          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.168    -0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I3_O)        0.098    -0.216 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.821     0.604    douta[3]
    SLICE_X48Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.649 r  fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.000     0.649    keyboard0/state_reg[0]_1
    SLICE_X48Y76         MUXF7 (Prop_muxf7_I0_O)      0.062     0.711 r  keyboard0/fb_a_dat_in_reg[3]_i_7/O
                         net (fo=1, routed)           0.629     1.340    ram0/state_reg[2]_1
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.108     1.448 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.448    ram0_n_74
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.868    clk_cpu
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X48Y71         FDRE (Hold_fdre_C_D)         0.091     0.054    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  1.394    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.969ns  (logic 6.385ns (39.984%)  route 9.584ns (60.016%))
  Logic Levels:           24  (CARRY4=10 LUT2=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 82.368 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.547    82.368    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    82.886 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          1.482    84.369    ram0/Q[5]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.124    84.493 r  ram0/fb_a_dat_in[2]_i_464/O
                         net (fo=1, routed)           0.000    84.493    ram0/fb_a_dat_in[2]_i_464_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.873 r  ram0/fb_a_dat_in_reg[2]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.873    ram0/fb_a_dat_in_reg[2]_i_439_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    85.188 r  ram0/fb_a_dat_in_reg[2]_i_370/O[3]
                         net (fo=12, routed)          1.012    86.200    ram0_n_40
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.307    86.507 r  fb_a_dat_in[2]_i_382/O
                         net (fo=1, routed)           0.000    86.507    fb_a_dat_in[2]_i_382_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.087 r  fb_a_dat_in_reg[2]_i_333/O[2]
                         net (fo=3, routed)           0.430    87.517    fb_a_dat_in_reg[2]_i_333_n_5
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.302    87.819 r  fb_a_dat_in[2]_i_376/O
                         net (fo=1, routed)           0.000    87.819    fb_a_dat_in[2]_i_376_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.066 r  fb_a_dat_in_reg[2]_i_332/O[0]
                         net (fo=1, routed)           0.646    88.712    ram0/dat_r_reg[15]_1[0]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299    89.011 r  ram0/fb_a_dat_in[2]_i_259/O
                         net (fo=1, routed)           0.000    89.011    ram0/fb_a_dat_in[2]_i_259_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    89.259 f  ram0/fb_a_dat_in_reg[2]_i_173/O[3]
                         net (fo=5, routed)           0.862    90.121    ram0_n_51
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.306    90.427 r  fb_a_dat_in[2]_i_171/O
                         net (fo=7, routed)           0.985    91.413    fb_a_dat_in[2]_i_171_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.124    91.537 r  fb_a_dat_in[2]_i_249/O
                         net (fo=1, routed)           0.519    92.056    fb_a_dat_in[2]_i_249_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.454 r  fb_a_dat_in_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.454    fb_a_dat_in_reg[2]_i_162_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.568 r  fb_a_dat_in_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in_reg[2]_i_86_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.807 r  fb_a_dat_in_reg[2]_i_45/O[2]
                         net (fo=11, routed)          0.669    93.476    fb_a_dat_in_reg[2]_i_45_n_5
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.298    93.774 r  fb_a_dat_in[2]_i_263/O
                         net (fo=2, routed)           0.690    94.464    fb_a_dat_in[2]_i_263_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.327    94.791 r  fb_a_dat_in[2]_i_266/O
                         net (fo=1, routed)           0.000    94.791    fb_a_dat_in[2]_i_266_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.192 r  fb_a_dat_in_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    95.192    fb_a_dat_in_reg[2]_i_175_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 f  fb_a_dat_in_reg[2]_i_91/CO[3]
                         net (fo=3, routed)           1.014    96.320    fb_a_dat_in_reg[2]_i_91_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    96.444 r  fb_a_dat_in[3]_i_112/O
                         net (fo=1, routed)           0.161    96.605    fb_a_dat_in[3]_i_112_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    96.729 r  fb_a_dat_in[3]_i_76/O
                         net (fo=1, routed)           0.302    97.032    ram0/cursor_reg[0]_rep_5
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    97.156 r  ram0/fb_a_dat_in[3]_i_41/O
                         net (fo=1, routed)           0.490    97.645    ram0/fb_a_dat_in[3]_i_41_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.124    97.769 f  ram0/fb_a_dat_in[3]_i_16/O
                         net (fo=1, routed)           0.158    97.928    ram0/fb_a_dat_in[3]_i_16_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.124    98.052 f  ram0/fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.162    98.213    ram0/fb_a_dat_in[3]_i_3_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    98.337 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.337    ram0_n_74
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.429    98.433    clk_cpu
    SLICE_X48Y71         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.831    
                         clock uncertainty           -0.276    98.556    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)        0.029    98.585    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.585    
                         arrival time                         -98.337    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.789ns  (logic 8.250ns (52.250%)  route 7.539ns (47.750%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 r  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.520    95.304    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.310    95.614 r  fb_a_dat_in[1]_i_131/O
                         net (fo=1, routed)           0.162    95.775    fb_a_dat_in[1]_i_131_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    95.899 r  fb_a_dat_in[1]_i_93/O
                         net (fo=1, routed)           0.298    96.198    ram0/instruction_raw_reg[4]
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.124    96.322 r  ram0/fb_a_dat_in[1]_i_50/O
                         net (fo=1, routed)           0.284    96.606    ram0/fb_a_dat_in[1]_i_50_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    96.730 r  ram0/fb_a_dat_in[1]_i_32/O
                         net (fo=1, routed)           0.590    97.320    ram0/fb_a_dat_in[1]_i_32_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I2_O)        0.124    97.444 r  ram0/fb_a_dat_in[1]_i_14/O
                         net (fo=1, routed)           0.171    97.615    ram0/fb_a_dat_in[1]_i_14_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    97.739 f  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.296    98.035    keyboard0/length_reg[1]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124    98.159 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.159    keyboard0_n_6
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.276    98.557    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.032    98.589    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -98.159    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.831ns  (logic 6.137ns (38.767%)  route 9.694ns (61.233%))
  Logic Levels:           22  (CARRY4=10 LUT2=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 82.368 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.547    82.368    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    82.886 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          1.482    84.369    ram0/Q[5]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.124    84.493 r  ram0/fb_a_dat_in[2]_i_464/O
                         net (fo=1, routed)           0.000    84.493    ram0/fb_a_dat_in[2]_i_464_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.873 r  ram0/fb_a_dat_in_reg[2]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.873    ram0/fb_a_dat_in_reg[2]_i_439_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    85.188 r  ram0/fb_a_dat_in_reg[2]_i_370/O[3]
                         net (fo=12, routed)          1.012    86.200    ram0_n_40
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.307    86.507 r  fb_a_dat_in[2]_i_382/O
                         net (fo=1, routed)           0.000    86.507    fb_a_dat_in[2]_i_382_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.087 r  fb_a_dat_in_reg[2]_i_333/O[2]
                         net (fo=3, routed)           0.430    87.517    fb_a_dat_in_reg[2]_i_333_n_5
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.302    87.819 r  fb_a_dat_in[2]_i_376/O
                         net (fo=1, routed)           0.000    87.819    fb_a_dat_in[2]_i_376_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.066 r  fb_a_dat_in_reg[2]_i_332/O[0]
                         net (fo=1, routed)           0.646    88.712    ram0/dat_r_reg[15]_1[0]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299    89.011 r  ram0/fb_a_dat_in[2]_i_259/O
                         net (fo=1, routed)           0.000    89.011    ram0/fb_a_dat_in[2]_i_259_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    89.259 f  ram0/fb_a_dat_in_reg[2]_i_173/O[3]
                         net (fo=5, routed)           0.862    90.121    ram0_n_51
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.306    90.427 r  fb_a_dat_in[2]_i_171/O
                         net (fo=7, routed)           0.985    91.413    fb_a_dat_in[2]_i_171_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.124    91.537 r  fb_a_dat_in[2]_i_249/O
                         net (fo=1, routed)           0.519    92.056    fb_a_dat_in[2]_i_249_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.454 r  fb_a_dat_in_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.454    fb_a_dat_in_reg[2]_i_162_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.568 r  fb_a_dat_in_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in_reg[2]_i_86_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.807 r  fb_a_dat_in_reg[2]_i_45/O[2]
                         net (fo=11, routed)          0.669    93.476    fb_a_dat_in_reg[2]_i_45_n_5
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.298    93.774 r  fb_a_dat_in[2]_i_263/O
                         net (fo=2, routed)           0.690    94.464    fb_a_dat_in[2]_i_263_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.327    94.791 r  fb_a_dat_in[2]_i_266/O
                         net (fo=1, routed)           0.000    94.791    fb_a_dat_in[2]_i_266_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.192 r  fb_a_dat_in_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    95.192    fb_a_dat_in_reg[2]_i_175_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  fb_a_dat_in_reg[2]_i_91/CO[3]
                         net (fo=3, routed)           1.017    96.323    fb_a_dat_in_reg[2]_i_91_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124    96.447 r  fb_a_dat_in[0]_i_32/O
                         net (fo=2, routed)           0.504    96.951    fb_a_dat_in[0]_i_32_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I1_O)        0.124    97.075 r  fb_a_dat_in[0]_i_13/O
                         net (fo=1, routed)           0.712    97.786    ram0/cursor_reg[0]_rep__0_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    97.910 r  ram0/fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.165    98.075    ram0/fb_a_dat_in[0]_i_3_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    98.199 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    98.199    ram0_n_76
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.428    98.432    clk_cpu
    SLICE_X52Y72         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.830    
                         clock uncertainty           -0.276    98.555    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.077    98.632    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.632    
                         arrival time                         -98.199    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.776ns  (logic 8.002ns (50.722%)  route 7.774ns (49.278%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 r  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.607    95.390    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.310    95.700 f  fb_a_dat_in[4]_i_57/O
                         net (fo=2, routed)           0.456    96.156    ram0/cursor_reg[2]_rep__0_4
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.124    96.280 f  ram0/fb_a_dat_in[4]_i_40/O
                         net (fo=2, routed)           0.505    96.785    ram0/fb_a_dat_in[4]_i_40_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.124    96.909 r  ram0/fb_a_dat_in[4]_i_16/O
                         net (fo=1, routed)           0.556    97.465    ram0/fb_a_dat_in[4]_i_16_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124    97.589 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.433    98.022    keyboard0/objtab_reg[7]
    SLICE_X55Y74         LUT6 (Prop_lut6_I3_O)        0.124    98.146 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    98.146    keyboard0_n_5
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X55Y74         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.276    98.552    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.029    98.581    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -98.146    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.660ns  (logic 8.126ns (51.891%)  route 7.534ns (48.109%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 98.429 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 r  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.607    95.390    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.310    95.700 f  fb_a_dat_in[4]_i_57/O
                         net (fo=2, routed)           0.456    96.156    ram0/cursor_reg[2]_rep__0_4
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.124    96.280 f  ram0/fb_a_dat_in[4]_i_40/O
                         net (fo=2, routed)           0.343    96.622    ram0/fb_a_dat_in[4]_i_40_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.124    96.746 f  ram0/fb_a_dat_in[5]_i_50/O
                         net (fo=1, routed)           0.161    96.907    ram0/fb_a_dat_in[5]_i_50_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.124    97.031 f  ram0/fb_a_dat_in[5]_i_16/O
                         net (fo=1, routed)           0.343    97.374    ram0/fb_a_dat_in[5]_i_16_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I3_O)        0.124    97.498 f  ram0/fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.407    97.905    keyboard0/objtab_reg[7]_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I3_O)        0.124    98.029 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    98.029    keyboard0_n_4
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.425    98.429    clk_cpu
    SLICE_X53Y75         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.827    
                         clock uncertainty           -0.276    98.552    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.031    98.583    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -98.029    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.627ns  (logic 8.126ns (52.000%)  route 7.501ns (48.000%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.767    83.654    ram0/Q[8]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    83.778 r  ram0/fb_a_dat_in[0]_i_392/O
                         net (fo=1, routed)           0.000    83.778    ram0/fb_a_dat_in[0]_i_392_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.291 r  ram0/fb_a_dat_in_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.291    ram0/fb_a_dat_in_reg[0]_i_311_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ram0/fb_a_dat_in_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[0]_i_246_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    84.731 r  ram0/fb_a_dat_in_reg[0]_i_247/O[1]
                         net (fo=7, routed)           0.648    85.379    ram0_n_26
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.306    85.685 r  fb_a_dat_in[0]_i_306/O
                         net (fo=1, routed)           0.000    85.685    fb_a_dat_in[0]_i_306_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.112 r  fb_a_dat_in_reg[0]_i_236/O[1]
                         net (fo=1, routed)           0.407    86.519    ram0/dat_r_reg[14]_2[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.306    86.825 r  ram0/fb_a_dat_in[0]_i_182/O
                         net (fo=1, routed)           0.000    86.825    ram0/fb_a_dat_in[0]_i_182_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.226 r  ram0/fb_a_dat_in_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    87.226    ram0/fb_a_dat_in_reg[0]_i_137_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.560 r  ram0/fb_a_dat_in_reg[0]_i_135/O[1]
                         net (fo=14, routed)          0.517    88.076    ram0_n_38
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    88.949 r  fb_a_dat_in_reg[0]_i_134/CO[2]
                         net (fo=53, routed)          0.952    89.901    fb_a_dat_in_reg[0]_i_134_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I1_O)        0.313    90.214 r  fb_a_dat_in[0]_i_99/O
                         net (fo=11, routed)          0.375    90.589    fb_a_dat_in[0]_i_99_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    90.713 r  fb_a_dat_in[2]_i_419/O
                         net (fo=1, routed)           0.000    90.713    fb_a_dat_in[2]_i_419_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    91.353 r  fb_a_dat_in_reg[2]_i_343/O[3]
                         net (fo=3, routed)           0.650    92.004    fb_a_dat_in_reg[2]_i_343_n_4
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.306    92.310 r  fb_a_dat_in[2]_i_344/O
                         net (fo=1, routed)           0.000    92.310    fb_a_dat_in[2]_i_344_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.711 r  fb_a_dat_in_reg[2]_i_295/CO[3]
                         net (fo=1, routed)           0.000    92.711    fb_a_dat_in_reg[2]_i_295_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.045 r  fb_a_dat_in_reg[2]_i_209/O[1]
                         net (fo=3, routed)           0.424    93.468    fb_a_dat_in_reg[2]_i_209_n_6
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.303    93.771 r  fb_a_dat_in[5]_i_125/O
                         net (fo=1, routed)           0.479    94.250    fb_a_dat_in[5]_i_125_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    94.783 f  fb_a_dat_in_reg[5]_i_112/CO[2]
                         net (fo=6, routed)           0.607    95.390    fb_a_dat_in_reg[5]_i_112_n_1
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.310    95.700 r  fb_a_dat_in[4]_i_57/O
                         net (fo=2, routed)           0.301    96.001    fb_a_dat_in[4]_i_57_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I4_O)        0.124    96.125 r  fb_a_dat_in[6]_i_67/O
                         net (fo=1, routed)           0.442    96.567    ram0/op0_reg[13]_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    96.691 r  ram0/fb_a_dat_in[6]_i_42/O
                         net (fo=1, routed)           0.338    97.029    ram0/fb_a_dat_in[6]_i_42_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124    97.153 r  ram0/fb_a_dat_in[6]_i_15/O
                         net (fo=1, routed)           0.441    97.594    ram0/fb_a_dat_in[6]_i_15_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    97.718 f  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.154    97.872    keyboard0/cursor_reg[0]
    SLICE_X55Y73         LUT6 (Prop_lut6_I3_O)        0.124    97.996 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    97.996    keyboard0_n_3
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.427    98.431    clk_cpu
    SLICE_X55Y73         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.829    
                         clock uncertainty           -0.276    98.554    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.029    98.583    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -97.996    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.087ns  (logic 6.137ns (40.676%)  route 8.950ns (59.324%))
  Logic Levels:           22  (CARRY4=10 LUT2=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 82.368 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.547    82.368    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    82.886 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          1.482    84.369    ram0/Q[5]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.124    84.493 r  ram0/fb_a_dat_in[2]_i_464/O
                         net (fo=1, routed)           0.000    84.493    ram0/fb_a_dat_in[2]_i_464_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.873 r  ram0/fb_a_dat_in_reg[2]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.873    ram0/fb_a_dat_in_reg[2]_i_439_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    85.188 r  ram0/fb_a_dat_in_reg[2]_i_370/O[3]
                         net (fo=12, routed)          1.012    86.200    ram0_n_40
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.307    86.507 r  fb_a_dat_in[2]_i_382/O
                         net (fo=1, routed)           0.000    86.507    fb_a_dat_in[2]_i_382_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.087 r  fb_a_dat_in_reg[2]_i_333/O[2]
                         net (fo=3, routed)           0.430    87.517    fb_a_dat_in_reg[2]_i_333_n_5
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.302    87.819 r  fb_a_dat_in[2]_i_376/O
                         net (fo=1, routed)           0.000    87.819    fb_a_dat_in[2]_i_376_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.066 r  fb_a_dat_in_reg[2]_i_332/O[0]
                         net (fo=1, routed)           0.646    88.712    ram0/dat_r_reg[15]_1[0]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299    89.011 r  ram0/fb_a_dat_in[2]_i_259/O
                         net (fo=1, routed)           0.000    89.011    ram0/fb_a_dat_in[2]_i_259_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    89.259 f  ram0/fb_a_dat_in_reg[2]_i_173/O[3]
                         net (fo=5, routed)           0.862    90.121    ram0_n_51
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.306    90.427 r  fb_a_dat_in[2]_i_171/O
                         net (fo=7, routed)           0.985    91.413    fb_a_dat_in[2]_i_171_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.124    91.537 r  fb_a_dat_in[2]_i_249/O
                         net (fo=1, routed)           0.519    92.056    fb_a_dat_in[2]_i_249_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.454 r  fb_a_dat_in_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.454    fb_a_dat_in_reg[2]_i_162_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.568 r  fb_a_dat_in_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in_reg[2]_i_86_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.807 r  fb_a_dat_in_reg[2]_i_45/O[2]
                         net (fo=11, routed)          0.669    93.476    fb_a_dat_in_reg[2]_i_45_n_5
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.298    93.774 r  fb_a_dat_in[2]_i_263/O
                         net (fo=2, routed)           0.690    94.464    fb_a_dat_in[2]_i_263_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.327    94.791 r  fb_a_dat_in[2]_i_266/O
                         net (fo=1, routed)           0.000    94.791    fb_a_dat_in[2]_i_266_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.192 r  fb_a_dat_in_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    95.192    fb_a_dat_in_reg[2]_i_175_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  fb_a_dat_in_reg[2]_i_91/CO[3]
                         net (fo=3, routed)           0.912    96.218    fb_a_dat_in_reg[2]_i_91_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.124    96.342 r  fb_a_dat_in[2]_i_46/O
                         net (fo=1, routed)           0.439    96.781    ram0/dat_r_reg[9]_1
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    96.905 r  ram0/fb_a_dat_in[2]_i_18/O
                         net (fo=1, routed)           0.149    97.053    ram0/fb_a_dat_in[2]_i_18_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    97.177 r  ram0/fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.154    97.332    ram0/fb_a_dat_in[2]_i_4_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124    97.456 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    97.456    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.430    98.434    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.832    
                         clock uncertainty           -0.276    98.557    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.029    98.586    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.586    
                         arrival time                         -97.456    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.189ns  (logic 1.014ns (12.383%)  route 7.175ns (87.617%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 f  ram0/dat_r_reg[15]/Q
                         net (fo=68, routed)          3.350    86.238    ram0/Q[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.124    86.362 f  ram0/state[3]_i_14/O
                         net (fo=1, routed)           0.282    86.644    ram0/state[3]_i_14_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    86.768 f  ram0/state[3]_i_9/O
                         net (fo=1, routed)           1.321    88.089    ram0/state[3]_i_9_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    88.213 f  ram0/state[3]_i_5/O
                         net (fo=4, routed)           0.976    89.189    ram0/state[3]_i_5_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    89.313 r  ram0/message[9][4]_i_1/O
                         net (fo=29, routed)          1.245    90.558    ram0_n_149
    SLICE_X50Y83         FDRE                                         r  message_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.435    98.439    clk_cpu
    SLICE_X50Y83         FDRE                                         r  message_reg[7][3]/C
                         clock pessimism              0.398    98.837    
                         clock uncertainty           -0.276    98.562    
    SLICE_X50Y83         FDRE (Setup_fdre_C_CE)      -0.169    98.393    message_reg[7][3]
  -------------------------------------------------------------------
                         required time                         98.393    
                         arrival time                         -90.558    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.148ns  (logic 1.014ns (12.445%)  route 7.134ns (87.555%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 f  ram0/dat_r_reg[15]/Q
                         net (fo=68, routed)          3.350    86.238    ram0/Q[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.124    86.362 f  ram0/state[3]_i_14/O
                         net (fo=1, routed)           0.282    86.644    ram0/state[3]_i_14_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    86.768 f  ram0/state[3]_i_9/O
                         net (fo=1, routed)           1.321    88.089    ram0/state[3]_i_9_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    88.213 f  ram0/state[3]_i_5/O
                         net (fo=4, routed)           0.976    89.189    ram0/state[3]_i_5_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    89.313 r  ram0/message[9][4]_i_1/O
                         net (fo=29, routed)          1.204    90.517    ram0_n_149
    SLICE_X48Y83         FDRE                                         r  message_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.434    98.438    clk_cpu
    SLICE_X48Y83         FDRE                                         r  message_reg[10][4]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.276    98.561    
    SLICE_X48Y83         FDRE (Setup_fdre_C_CE)      -0.205    98.356    message_reg[10][4]
  -------------------------------------------------------------------
                         required time                         98.356    
                         arrival time                         -90.517    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.148ns  (logic 1.014ns (12.445%)  route 7.134ns (87.555%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 82.369 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.548    82.369    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    82.887 f  ram0/dat_r_reg[15]/Q
                         net (fo=68, routed)          3.350    86.238    ram0/Q[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.124    86.362 f  ram0/state[3]_i_14/O
                         net (fo=1, routed)           0.282    86.644    ram0/state[3]_i_14_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    86.768 f  ram0/state[3]_i_9/O
                         net (fo=1, routed)           1.321    88.089    ram0/state[3]_i_9_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    88.213 f  ram0/state[3]_i_5/O
                         net (fo=4, routed)           0.976    89.189    ram0/state[3]_i_5_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    89.313 r  ram0/message[9][4]_i_1/O
                         net (fo=29, routed)          1.204    90.517    ram0_n_149
    SLICE_X48Y83         FDRE                                         r  message_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         1.434    98.438    clk_cpu
    SLICE_X48Y83         FDRE                                         r  message_reg[2][3]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.276    98.561    
    SLICE_X48Y83         FDRE (Setup_fdre_C_CE)      -0.205    98.356    message_reg[2][3]
  -------------------------------------------------------------------
                         required time                         98.356    
                         arrival time                         -90.517    
  -------------------------------------------------------------------
                         slack                                  7.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.164ns (20.217%)  route 0.647ns (79.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/dat_r_reg[5]/Q
                         net (fo=63, routed)          0.647     0.187    dat_r[5]
    SLICE_X50Y67         FDRE                                         r  length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.826    -0.863    clk_cpu
    SLICE_X50Y67         FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.083     0.051    length_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.141ns (16.680%)  route 0.704ns (83.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X48Y66         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[6]/Q
                         net (fo=64, routed)          0.704     0.223    dat_r[6]
    SLICE_X50Y67         FDRE                                         r  length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.826    -0.863    clk_cpu
    SLICE_X50Y67         FDRE                                         r  length_reg[7]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.088     0.056    length_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.039%)  route 0.698ns (78.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[1]/Q
                         net (fo=50, routed)          0.698     0.215    ram0/Q[1]
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.260 r  ram0/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.260    pc[1]
    SLICE_X39Y67         FDRE                                         r  pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.821    -0.868    clk_cpu
    SLICE_X39Y67         FDRE                                         r  pc_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.091     0.054    pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.231ns (25.983%)  route 0.658ns (74.017%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X47Y66         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[1]/Q
                         net (fo=50, routed)          0.368    -0.115    ram0/Q[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I0_O)        0.045    -0.070 r  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.290     0.220    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.265    ram0_n_75
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.867    clk_cpu
    SLICE_X53Y71         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.091     0.055    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.209ns (22.376%)  route 0.725ns (77.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X50Y69         FDRE                                         r  ram0/dat_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/dat_r_reg[13]/Q
                         net (fo=71, routed)          0.725     0.264    ram0/Q[13]
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  ram0/pc[13]_i_1/O
                         net (fo=1, routed)           0.000     0.309    pc[13]
    SLICE_X42Y71         FDRE                                         r  pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.819    -0.871    clk_cpu
    SLICE_X42Y71         FDRE                                         r  pc_reg[13]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.276    -0.040    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.121     0.081    pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.186ns (19.833%)  route 0.752ns (80.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y68         FDRE                                         r  ram0/dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[7]/Q
                         net (fo=63, routed)          0.752     0.269    ram0/Q[7]
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  ram0/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.314    pc[7]
    SLICE_X42Y68         FDRE                                         r  pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.822    -0.868    clk_cpu
    SLICE_X42Y68         FDRE                                         r  pc_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.121     0.084    pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.209ns (22.331%)  route 0.727ns (77.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y66         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/dat_r_reg[2]/Q
                         net (fo=56, routed)          0.727     0.267    ram0/Q[2]
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  ram0/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.312    pc[2]
    SLICE_X41Y66         FDRE                                         r  pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.824    -0.866    clk_cpu
    SLICE_X41Y66         FDRE                                         r  pc_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.091     0.056    pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.015%)  route 0.740ns (77.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X50Y68         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.740     0.280    ram0/Q[8]
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.325 r  ram0/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     0.325    pc[8]
    SLICE_X39Y68         FDRE                                         r  pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.820    -0.869    clk_cpu
    SLICE_X39Y68         FDRE                                         r  pc_reg[8]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091     0.053    pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            checksum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.164ns (17.185%)  route 0.790ns (82.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X50Y69         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/dat_r_reg[14]/Q
                         net (fo=70, routed)          0.790     0.329    dat_r[14]
    SLICE_X60Y73         FDRE                                         r  checksum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.846    -0.843    clk_cpu
    SLICE_X60Y73         FDRE                                         r  checksum_reg[14]/C
                         clock pessimism              0.555    -0.288    
                         clock uncertainty            0.276    -0.012    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.052     0.040    checksum_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fetch_string_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.532%)  route 0.818ns (81.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X51Y68         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[9]/Q
                         net (fo=69, routed)          0.818     0.334    ram0/Q[9]
    SLICE_X52Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.379 r  ram0/fetch_string_i_1/O
                         net (fo=1, routed)           0.000     0.379    ram0_n_147
    SLICE_X52Y80         FDRE                                         r  fetch_string_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=407, routed)         0.824    -0.865    clk_cpu
    SLICE_X52Y80         FDRE                                         r  fetch_string_reg/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.121     0.087    fetch_string_reg
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.292    





