;buildInfoPackage: chisel3, version: 3.0.2, scalaVersion: 2.11.11, sbtVersion: 0.13.16, builtAtString: 2018-02-05 23:25:31.873, builtAtMillis: 1517873131873
circuit dAlu_r : 
  module dAlu_r : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip data_rs1 : UInt<32>, flip data_rs2 : UInt<32>, flip ctrl_signal : UInt<2>, out_8bit1_rs1 : UInt<8>, out_8bit1_rs2 : UInt<8>, out_8bit2_rs1 : UInt<8>, out_8bit2_rs2 : UInt<8>, out_16bit_rs1 : UInt<16>, out_16bit_rs2 : UInt<16>, out_32bit_rs1 : UInt<32>, out_32bit_rs2 : UInt<32>}
    
    io.out_8bit1_rs1 <= UInt<8>("h00") @[dAlu_r.scala 26:25]
    io.out_8bit1_rs2 <= UInt<8>("h00") @[dAlu_r.scala 27:25]
    io.out_8bit2_rs1 <= UInt<8>("h00") @[dAlu_r.scala 28:25]
    io.out_8bit2_rs2 <= UInt<8>("h00") @[dAlu_r.scala 29:25]
    io.out_16bit_rs1 <= UInt<16>("h00") @[dAlu_r.scala 30:25]
    io.out_16bit_rs2 <= UInt<16>("h00") @[dAlu_r.scala 31:25]
    io.out_32bit_rs1 <= UInt<32>("h00") @[dAlu_r.scala 32:25]
    io.out_32bit_rs2 <= UInt<32>("h00") @[dAlu_r.scala 33:25]
    node _T_26 = eq(io.ctrl_signal, UInt<2>("h01")) @[dAlu_r.scala 34:29]
    when _T_26 : @[dAlu_r.scala 34:41]
      node _T_27 = bits(io.data_rs1, 7, 0) @[dAlu_r.scala 35:38]
      io.out_8bit1_rs1 <= _T_27 @[dAlu_r.scala 35:25]
      node _T_28 = bits(io.data_rs2, 7, 0) @[dAlu_r.scala 36:38]
      io.out_8bit1_rs2 <= _T_28 @[dAlu_r.scala 36:25]
      node _T_29 = bits(io.data_rs1, 15, 8) @[dAlu_r.scala 37:38]
      io.out_8bit2_rs1 <= _T_29 @[dAlu_r.scala 37:25]
      node _T_30 = bits(io.data_rs2, 15, 8) @[dAlu_r.scala 38:38]
      io.out_8bit2_rs2 <= _T_30 @[dAlu_r.scala 38:25]
      node _T_31 = bits(io.data_rs1, 23, 16) @[dAlu_r.scala 39:42]
      node _T_33 = cat(_T_31, UInt<8>("h00")) @[Cat.scala 30:58]
      io.out_16bit_rs1 <= _T_33 @[dAlu_r.scala 39:25]
      node _T_34 = bits(io.data_rs2, 23, 16) @[dAlu_r.scala 40:42]
      node _T_36 = cat(_T_34, UInt<8>("h00")) @[Cat.scala 30:58]
      io.out_16bit_rs2 <= _T_36 @[dAlu_r.scala 40:25]
      node _T_37 = bits(io.data_rs1, 31, 24) @[dAlu_r.scala 41:42]
      node _T_39 = cat(_T_37, UInt<24>("h00")) @[Cat.scala 30:58]
      io.out_32bit_rs1 <= _T_39 @[dAlu_r.scala 41:25]
      node _T_40 = bits(io.data_rs2, 31, 24) @[dAlu_r.scala 42:42]
      node _T_42 = cat(_T_40, UInt<24>("h00")) @[Cat.scala 30:58]
      io.out_32bit_rs2 <= _T_42 @[dAlu_r.scala 42:25]
      skip @[dAlu_r.scala 34:41]
    node _T_43 = eq(io.ctrl_signal, UInt<2>("h02")) @[dAlu_r.scala 44:29]
    when _T_43 : @[dAlu_r.scala 44:42]
      node _T_44 = bits(io.data_rs1, 15, 0) @[dAlu_r.scala 45:38]
      io.out_16bit_rs1 <= _T_44 @[dAlu_r.scala 45:25]
      node _T_45 = bits(io.data_rs2, 15, 0) @[dAlu_r.scala 46:38]
      io.out_16bit_rs2 <= _T_45 @[dAlu_r.scala 46:25]
      node _T_46 = bits(io.data_rs1, 31, 16) @[dAlu_r.scala 47:42]
      node _T_48 = cat(_T_46, UInt<16>("h00")) @[Cat.scala 30:58]
      io.out_32bit_rs1 <= _T_48 @[dAlu_r.scala 47:25]
      node _T_49 = bits(io.data_rs2, 31, 16) @[dAlu_r.scala 48:42]
      node _T_51 = cat(_T_49, UInt<16>("h00")) @[Cat.scala 30:58]
      io.out_32bit_rs2 <= _T_51 @[dAlu_r.scala 48:25]
      skip @[dAlu_r.scala 44:42]
    node _T_52 = eq(io.ctrl_signal, UInt<2>("h03")) @[dAlu_r.scala 50:29]
    when _T_52 : @[dAlu_r.scala 50:42]
      io.out_32bit_rs1 <= io.data_rs1 @[dAlu_r.scala 51:25]
      io.out_32bit_rs2 <= io.data_rs1 @[dAlu_r.scala 52:25]
      skip @[dAlu_r.scala 50:42]
    
