[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32radianCaclulatorV2",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32radianCaclulatorV2:FP32radianCaclulatorV2",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32radianCaclulatorV2_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32radianCaclulatorV2_1:FP32radianCaclulatorV2",
    "index":0.0125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|decoder",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2:dualPortIndexCalculatorV2/decoder:decoder",
    "index":0.025
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|dualPortIndexCalculatorV2",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2:dualPortIndexCalculatorV2",
    "index":0.0375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|decoder_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2_1:dualPortIndexCalculatorV2/decoder:decoder",
    "index":0.05
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|dualPortIndexCalculatorV2_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2_1:dualPortIndexCalculatorV2",
    "index":0.0625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|encoder",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/SinCosLut:multiPortSinCosModuleV2/encoder:encoder",
    "index":0.0875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|encoder_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/SinCosLut:multiPortSinCosModuleV2/encoder_1:encoder",
    "index":0.1
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulFullRawFN",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult0:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN/mulFullRaw:MulFullRawFN",
    "index":0.125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRawFN",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult0:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN",
    "index":0.1375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult0:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "index":0.15
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundRawFNToRecFN_e8_s24",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult0:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24",
    "index":0.1625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRecFN",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult0:FP32Multiplier/mulRecFN:MulRecFN",
    "index":0.175
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32Multiplier",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult0:FP32Multiplier",
    "index":0.1875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulFullRawFN_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult1:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN/mulFullRaw:MulFullRawFN",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRawFN_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult1:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN",
    "index":0.2125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundAnyRawFNToRecFN_ie8_is26_oe8_os24_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult1:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "index":0.225
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundRawFNToRecFN_e8_s24_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult1:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24",
    "index":0.2375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRecFN_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult1:FP32Multiplier/mulRecFN:MulRecFN",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32Multiplier_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult1:FP32Multiplier",
    "index":0.2625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulFullRawFN_2",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult2:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN/mulFullRaw:MulFullRawFN",
    "index":0.275
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRawFN_2",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult2:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN",
    "index":0.2875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundAnyRawFNToRecFN_ie8_is26_oe8_os24_2",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult2:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "index":0.3
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundRawFNToRecFN_e8_s24_2",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult2:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24",
    "index":0.3125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRecFN_2",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult2:FP32Multiplier/mulRecFN:MulRecFN",
    "index":0.325
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32Multiplier_2",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult2:FP32Multiplier",
    "index":0.3375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulFullRawFN_3",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult3:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN/mulFullRaw:MulFullRawFN",
    "index":0.35
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRawFN_3",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult3:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN",
    "index":0.3625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundAnyRawFNToRecFN_ie8_is26_oe8_os24_3",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult3:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "index":0.375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundRawFNToRecFN_e8_s24_3",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult3:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24",
    "index":0.3875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRecFN_3",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult3:FP32Multiplier/mulRecFN:MulRecFN",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32Multiplier_3",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Mult3:FP32Multiplier",
    "index":0.4125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|AddRawFN",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Sub:FP32Sub/adder:AddRecFN/addRawFN_:AddRawFN",
    "index":0.425
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundAnyRawFNToRecFN_ie8_is26_oe8_os24_4",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Sub:FP32Sub/adder:AddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "index":0.4375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundRawFNToRecFN_e8_s24_4",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Sub:FP32Sub/adder:AddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24",
    "index":0.45
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|AddRecFN",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Sub:FP32Sub/adder:AddRecFN",
    "index":0.4625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32Sub",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32Sub:FP32Sub",
    "index":0.475
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|AddRawFN_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32add:FP32Adder/adder:AddRecFN/addRawFN_:AddRawFN",
    "index":0.4875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundAnyRawFNToRecFN_ie8_is26_oe8_os24_5",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32add:FP32Adder/adder:AddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundRawFNToRecFN_e8_s24_5",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32add:FP32Adder/adder:AddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24",
    "index":0.5125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|AddRecFN_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32add:FP32Adder/adder:AddRecFN",
    "index":0.525
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32Adder",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore/FP32add:FP32Adder",
    "index":0.5375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32RoPEcore",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore:FP32RoPEcore",
    "index":0.55
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulFullRawFN_4",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult0:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN/mulFullRaw:MulFullRawFN",
    "index":0.5625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRawFN_4",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult0:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN",
    "index":0.575
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundAnyRawFNToRecFN_ie8_is26_oe8_os24_6",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult0:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "index":0.5875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundRawFNToRecFN_e8_s24_6",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult0:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24",
    "index":0.6
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRecFN_4",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult0:FP32Multiplier/mulRecFN:MulRecFN",
    "index":0.6125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32Multiplier_4",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult0:FP32Multiplier",
    "index":0.625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulFullRawFN_5",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult1:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN/mulFullRaw:MulFullRawFN",
    "index":0.6375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRawFN_5",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult1:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN",
    "index":0.65
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundAnyRawFNToRecFN_ie8_is26_oe8_os24_7",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult1:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "index":0.6625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundRawFNToRecFN_e8_s24_7",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult1:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24",
    "index":0.675
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRecFN_5",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult1:FP32Multiplier/mulRecFN:MulRecFN",
    "index":0.6875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32Multiplier_5",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult1:FP32Multiplier",
    "index":0.7
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulFullRawFN_6",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult2:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN/mulFullRaw:MulFullRawFN",
    "index":0.7125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRawFN_6",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult2:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN",
    "index":0.725
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundAnyRawFNToRecFN_ie8_is26_oe8_os24_8",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult2:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "index":0.7375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundRawFNToRecFN_e8_s24_8",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult2:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24",
    "index":0.75
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRecFN_6",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult2:FP32Multiplier/mulRecFN:MulRecFN",
    "index":0.7625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32Multiplier_6",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult2:FP32Multiplier",
    "index":0.775
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulFullRawFN_7",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult3:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN/mulFullRaw:MulFullRawFN",
    "index":0.7875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRawFN_7",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult3:FP32Multiplier/mulRecFN:MulRecFN/mulRawFN_:MulRawFN",
    "index":0.8
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundAnyRawFNToRecFN_ie8_is26_oe8_os24_9",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult3:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "index":0.8125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundRawFNToRecFN_e8_s24_9",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult3:FP32Multiplier/mulRecFN:MulRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24",
    "index":0.825
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|MulRecFN_7",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult3:FP32Multiplier/mulRecFN:MulRecFN",
    "index":0.8375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32Multiplier_7",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Mult3:FP32Multiplier",
    "index":0.85
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|AddRawFN_2",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Sub:FP32Sub/adder:AddRecFN/addRawFN_:AddRawFN",
    "index":0.8625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundAnyRawFNToRecFN_ie8_is26_oe8_os24_10",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Sub:FP32Sub/adder:AddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "index":0.875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundRawFNToRecFN_e8_s24_10",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Sub:FP32Sub/adder:AddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24",
    "index":0.8875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|AddRecFN_2",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Sub:FP32Sub/adder:AddRecFN",
    "index":0.9
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32Sub_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32Sub:FP32Sub",
    "index":0.9125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|AddRawFN_3",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32add:FP32Adder/adder:AddRecFN/addRawFN_:AddRawFN",
    "index":0.925
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundAnyRawFNToRecFN_ie8_is26_oe8_os24_11",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32add:FP32Adder/adder:AddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_ie8_is26_oe8_os24",
    "index":0.9375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|RoundRawFNToRecFN_e8_s24_11",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32add:FP32Adder/adder:AddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN_e8_s24",
    "index":0.95
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|AddRecFN_3",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32add:FP32Adder/adder:AddRecFN",
    "index":0.9625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32Adder_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore/FP32add:FP32Adder",
    "index":0.975
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmoduleV2|FP32RoPEcore_1",
    "duplicate":"~multiLaneRoPEmoduleV2|multiLaneRoPEmoduleV2/FP32RoPEcore_1:FP32RoPEcore",
    "index":0.9875
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]