Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: led.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "led.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "led"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : led
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../quadDec/Binary_to_BCD.v" in library work
Compiling verilog file "led.v" in library work
Module <Binary_to_BCD> compiled
Module <led> compiled
No errors in compilation
Analysis of file <"led.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <led> in library <work> with parameters.
	button0 = "111110"
	button1 = "111101"
	button2 = "111011"
	s_Idle = "00"
	s_Segment1 = "01"
	s_Segment2 = "10"
	s_Segment3 = "11"

Analyzing hierarchy for module <Binary_to_BCD> in library <work> with parameters.
	DECIMAL_DIGITS = "00000000000000000000000000000100"
	INPUT_WIDTH = "00000000000000000000000000001101"
	s_ADD = "011"
	s_BCD_DONE = "101"
	s_CHECK_DIGIT_INDEX = "100"
	s_CHECK_SHIFT_INDEX = "010"
	s_IDLE = "000"
	s_SHIFT = "001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <led>.
	button0 = 6'b111110
	button1 = 6'b111101
	button2 = 6'b111011
	s_Idle = 2'b00
	s_Segment1 = 2'b01
	s_Segment2 = 2'b10
	s_Segment3 = 2'b11
Module <led> is correct for synthesis.
 
Analyzing module <Binary_to_BCD> in library <work>.
	DECIMAL_DIGITS = 32'b00000000000000000000000000000100
	INPUT_WIDTH = 32'b00000000000000000000000000001101
	s_ADD = 3'b011
	s_BCD_DONE = 3'b101
	s_CHECK_DIGIT_INDEX = 3'b100
	s_CHECK_SHIFT_INDEX = 3'b010
	s_IDLE = 3'b000
	s_SHIFT = 3'b001
WARNING:Xst:790 - "../../quadDec/Binary_to_BCD.v" line 163: Index value(s) does not match array range, simulation mismatch.
Module <Binary_to_BCD> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Binary_to_BCD>.
    Related source file is "../../quadDec/Binary_to_BCD.v".
WARNING:Xst:646 - Signal <r_Digit_Index_Origin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <r_Digit_Index_Offset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1872 - Variable <i> is used but never assigned.
    Found finite state machine <FSM_0> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clock                   (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder carry out for signal <add0000$addsub0000> created at line 121.
    Found 16-bit register for signal <r_BCD>.
    Found 4-bit comparator greater for signal <r_BCD_15$cmp_gt0000> created at line 118.
    Found 13-bit register for signal <r_Binary>.
    Found 4-bit up counter for signal <r_Digit_Index>.
    Found 1-bit register for signal <r_DV>.
    Found 8-bit up counter for signal <r_Loop_Count>.
    Found 4-bit 4-to-1 multiplexer for signal <w_BCD_Digit>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Binary_to_BCD> synthesized.


Synthesizing Unit <led>.
    Related source file is "led.v".
WARNING:Xst:647 - Input <Switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r_displayValue<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <s_Main>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | o_Clk_5                   (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Clk_23>.
    Found 1-bit register for signal <Clk_5>.
    Found 24-bit up counter for signal <counter>.
    Found 16-bit register for signal <r_displayValue>.
    Found 3-bit register for signal <r_Enable>.
    Found 8-bit register for signal <r_SevenSegment>.
    Found 13-bit up counter for signal <value>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  29 D-type flip-flop(s).
Unit <led> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder carry out                                 : 1
# Counters                                             : 4
 13-bit up counter                                     : 1
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 23
 1-bit register                                        : 19
 13-bit register                                       : 1
 16-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <s_Main/FSM> on signal <s_Main[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0100
 10    | 0010
 11    | 1000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <converter/r_SM_Main/FSM> on signal <r_SM_Main[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 010000
 100   | 100000
 101   | 001000
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch FFd4 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <r_displayValue_12> of sequential type is unconnected in block <led>.
WARNING:Xst:2677 - Node <r_displayValue_13> of sequential type is unconnected in block <led>.
WARNING:Xst:2677 - Node <r_displayValue_14> of sequential type is unconnected in block <led>.
WARNING:Xst:2677 - Node <r_displayValue_15> of sequential type is unconnected in block <led>.
WARNING:Xst:2677 - Node <r_displayValue_12> of sequential type is unconnected in block <led>.
WARNING:Xst:2677 - Node <r_displayValue_13> of sequential type is unconnected in block <led>.
WARNING:Xst:2677 - Node <r_displayValue_14> of sequential type is unconnected in block <led>.
WARNING:Xst:2677 - Node <r_displayValue_15> of sequential type is unconnected in block <led>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 1
 4-bit adder carry out                                 : 1
# Counters                                             : 4
 13-bit up counter                                     : 1
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 55
 Flip-Flops                                            : 55
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd4 hinder the constant cleaning in the block FSM_1-parent.
   You should achieve better results by setting this init to 0.

Optimizing unit <led> ...

Optimizing unit <Binary_to_BCD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block led, actual ratio is 15.
FlipFlop converter/r_Digit_Index_0 has been replicated 2 time(s)
FlipFlop converter/r_Digit_Index_1 has been replicated 1 time(s)
FlipFlop converter/r_SM_Main_FSM_FFd5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : led.ngr
Top Level Output File Name         : led
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 333
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 42
#      LUT2                        : 8
#      LUT2_D                      : 3
#      LUT3                        : 53
#      LUT3_D                      : 7
#      LUT3_L                      : 2
#      LUT4                        : 78
#      LUT4_D                      : 6
#      LUT4_L                      : 18
#      MUXCY                       : 42
#      MUXF5                       : 23
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 118
#      FD                          : 72
#      FDRE                        : 15
#      FDS                         : 30
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                      115  out of    704    16%  
 Number of Slice Flip Flops:            118  out of   1408     8%  
 Number of 4 input LUTs:                221  out of   1408    15%  
 Number of IOs:                          18
 Number of bonded IOBs:                  12  out of    108    11%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 78    |
converter/r_DV                     | NONE(r_displayValue_0) | 12    |
Clk_5                              | NONE(s_Main_FSM_FFd4)  | 15    |
Clk_23                             | NONE(value_0)          | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.890ns (Maximum Frequency: 145.138MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 6.890ns (frequency: 145.138MHz)
  Total number of paths / destination ports: 1943 / 127
-------------------------------------------------------------------------
Delay:               6.890ns (Levels of Logic = 4)
  Source:            converter/r_BCD_4 (FF)
  Destination:       converter/r_BCD_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: converter/r_BCD_4 to converter/r_BCD_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              5   0.591   0.776  converter/r_BCD_4 (converter/r_BCD_4)
     LUT3:I0->O            1   0.648   0.000  converter/Mmux_w_BCD_Digit_4 (converter/Mmux_w_BCD_Digit_4)
     MUXF5:I0->O          11   0.276   0.965  converter/Mmux_w_BCD_Digit_2_f5 (converter/Madd_add0000_addsub0000_cy<0>)
     LUT3_D:I2->O         15   0.648   1.049  converter/r_BCD_13_mux000011_SW1 (N66)
     LUT4:I2->O            1   0.648   0.420  converter/r_BCD_15_mux0000_SW0 (N82)
     FDS:S                     0.869          converter/r_BCD_15
    ----------------------------------------
    Total                      6.890ns (3.680ns logic, 3.210ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_5'
  Clock period: 6.044ns (frequency: 165.453MHz)
  Total number of paths / destination ports: 98 / 26
-------------------------------------------------------------------------
Delay:               6.044ns (Levels of Logic = 4)
  Source:            s_Main_FSM_FFd2 (FF)
  Destination:       r_SevenSegment_4 (FF)
  Source Clock:      Clk_5 rising
  Destination Clock: Clk_5 rising

  Data Path: s_Main_FSM_FFd2 to r_SevenSegment_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             18   0.591   1.071  s_Main_FSM_FFd2 (s_Main_FSM_FFd2)
     LUT4:I3->O            1   0.648   0.423  r_SevenSegment_mux0000<3>224 (r_SevenSegment_mux0000<3>224)
     LUT4:I3->O            5   0.648   0.636  r_SevenSegment_mux0000<3>227 (N11)
     LUT4:I3->O            2   0.648   0.479  r_SevenSegment_mux0000<3>369 (N2)
     LUT3:I2->O            1   0.648   0.000  r_SevenSegment_mux0000<3>201 (r_SevenSegment_mux0000<3>20)
     FDS:D                     0.252          r_SevenSegment_4
    ----------------------------------------
    Total                      6.044ns (3.435ns logic, 2.609ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_23'
  Clock period: 4.207ns (frequency: 237.699MHz)
  Total number of paths / destination ports: 91 / 13
-------------------------------------------------------------------------
Delay:               4.207ns (Levels of Logic = 13)
  Source:            value_1 (FF)
  Destination:       value_12 (FF)
  Source Clock:      Clk_23 rising
  Destination Clock: Clk_23 rising

  Data Path: value_1 to value_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.590  value_1 (value_1)
     LUT1:I0->O            1   0.648   0.000  Mcount_value_cy<1>_rt (Mcount_value_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  Mcount_value_cy<1> (Mcount_value_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_value_cy<2> (Mcount_value_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_value_cy<3> (Mcount_value_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_value_cy<4> (Mcount_value_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_value_cy<5> (Mcount_value_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_value_cy<6> (Mcount_value_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_value_cy<7> (Mcount_value_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_value_cy<8> (Mcount_value_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_value_cy<9> (Mcount_value_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_value_cy<10> (Mcount_value_cy<10>)
     MUXCY:CI->O           0   0.065   0.000  Mcount_value_cy<11> (Mcount_value_cy<11>)
     XORCY:CI->O           1   0.844   0.000  Mcount_value_xor<12> (Result<12>)
     FD:D                      0.252          value_12
    ----------------------------------------
    Total                      4.207ns (3.617ns logic, 0.590ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_5'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            r_SevenSegment_7 (FF)
  Destination:       SevenSegment<7> (PAD)
  Source Clock:      Clk_5 rising

  Data Path: r_SevenSegment_7 to SevenSegment<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  r_SevenSegment_7 (r_SevenSegment_7)
     OBUF:I->O                 4.520          SevenSegment_7_OBUF (SevenSegment<7>)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.90 secs
 
--> 


Total memory usage is 532220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    1 (   0 filtered)

