{
  "comments": [
    {
      "key": {
        "uuid": "9e66f5d1_7002f026",
        "filename": "src/cmd/compile/internal/ssa/gen/RISCV64.rules",
        "patchSetId": 1
      },
      "lineNbr": 417,
      "author": {
        "id": 5200
      },
      "writtenOn": "2020-04-27T17:43:21Z",
      "side": 1,
      "message": "These also suffer from the high-order-bits-are-not-zero problem.\nFor instance, on amd64 a bool in a register has a low byte of 0 or 1. The other bytes in the register are junk.\n\nWe can make a different choice for RISCV64, of course. But we need to do it explicitly and check that all the boolean rules then generate full-register values.",
      "revId": "ecf46a5bbac6f6c2d21383ba2dcb5ea2a7981805",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705",
      "unresolved": true
    }
  ]
}