var group__STM32L1xx__rcc__defines =
[
    [ "clock_scale_t", "structclock__scale__t.html", null ],
    [ "RCC_AHBENR enable values", "group__rcc__ahbenr__en.html", "group__rcc__ahbenr__en" ],
    [ "RCC_APB2ENR enable values", "group__rcc__apb2enr__en.html", "group__rcc__apb2enr__en" ],
    [ "RCC_APB1ENR enable values", "group__rcc__apb1enr__en.html", "group__rcc__apb1enr__en" ],
    [ "RCC_AHBENR", "group__STM32L1xx__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f", null ],
    [ "RCC_AHBLPENR", "group__STM32L1xx__rcc__defines.html#ga18dba38c801832f4ec54a44baa3bc70f", null ],
    [ "RCC_AHBLPENR_CRCLPEN", "group__STM32L1xx__rcc__defines.html#ga24b72821d1df0037ffad16d4e7aefc48", null ],
    [ "RCC_AHBLPENR_DMA1LPEN", "group__STM32L1xx__rcc__defines.html#ga8053aa13396d01a92ab6668dc18024b1", null ],
    [ "RCC_AHBLPENR_FLITFLPEN", "group__STM32L1xx__rcc__defines.html#ga216c6dc7dadf00b88d1b0585b68e23f0", null ],
    [ "RCC_AHBLPENR_GPIOALPEN", "group__STM32L1xx__rcc__defines.html#ga8fdb2dae547fe9b89381c894ae21e08a", null ],
    [ "RCC_AHBLPENR_GPIOBLPEN", "group__STM32L1xx__rcc__defines.html#ga1943c1a7faf87f869a4a381bb17fb0ea", null ],
    [ "RCC_AHBLPENR_GPIOCLPEN", "group__STM32L1xx__rcc__defines.html#ga31961dd470a5be30373cd496ae6da055", null ],
    [ "RCC_AHBLPENR_GPIODLPEN", "group__STM32L1xx__rcc__defines.html#ga25cad84f367cbe2ecdbea5a5b3f0d605", null ],
    [ "RCC_AHBLPENR_GPIOELPEN", "group__STM32L1xx__rcc__defines.html#ga8ac3d2e5547dc444ed2f7c9341a2f169", null ],
    [ "RCC_AHBLPENR_GPIOHLPEN", "group__STM32L1xx__rcc__defines.html#ga13b804e2e8ae7920a8db3a1828ff3b42", null ],
    [ "RCC_AHBLPENR_SRAMLPEN", "group__STM32L1xx__rcc__defines.html#gaed1d1c5701ec18542e7a22c429a1cee8", null ],
    [ "RCC_AHBRSTR", "group__STM32L1xx__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e", null ],
    [ "RCC_AHBRSTR_CRCRST", "group__STM32L1xx__rcc__defines.html#ga6e955ed3881dfd4a3a97b1bb13da0dde", null ],
    [ "RCC_AHBRSTR_DMA1RST", "group__STM32L1xx__rcc__defines.html#ga97c9487ca04b0a1a992d0f2e00df739c", null ],
    [ "RCC_AHBRSTR_FLITFRST", "group__STM32L1xx__rcc__defines.html#ga14792d6944967d58822d13c720f83ee8", null ],
    [ "RCC_AHBRSTR_GPIOARST", "group__STM32L1xx__rcc__defines.html#ga327f966b6e8dc82dc0ac950539ce0407", null ],
    [ "RCC_AHBRSTR_GPIOBRST", "group__STM32L1xx__rcc__defines.html#gab07dc17b79c908bdbf9cf196947d0035", null ],
    [ "RCC_AHBRSTR_GPIOCRST", "group__STM32L1xx__rcc__defines.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa", null ],
    [ "RCC_AHBRSTR_GPIODRST", "group__STM32L1xx__rcc__defines.html#ga9054c3b77b70344f0edb27e3397fee77", null ],
    [ "RCC_AHBRSTR_GPIOERST", "group__STM32L1xx__rcc__defines.html#gaf573d4f175347ee5083f8b790695f611", null ],
    [ "RCC_AHBRSTR_GPIOHRST", "group__STM32L1xx__rcc__defines.html#ga4641a35381254234afb284547689e43c", null ],
    [ "RCC_APB1ENR", "group__STM32L1xx__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40", null ],
    [ "RCC_APB1LPENR", "group__STM32L1xx__rcc__defines.html#ga3cdab24cef8523735eb7f941909a017f", null ],
    [ "RCC_APB1LPENR_COMPLPEN", "group__STM32L1xx__rcc__defines.html#gae6751f8c4511c642d6086b356f325a63", null ],
    [ "RCC_APB1LPENR_DACLPEN", "group__STM32L1xx__rcc__defines.html#gaf36a11e89644548702385d548f3f9ec4", null ],
    [ "RCC_APB1LPENR_I2C1LPEN", "group__STM32L1xx__rcc__defines.html#ga33286469d0a9b9fedbc2b60aa6cd7da7", null ],
    [ "RCC_APB1LPENR_I2C2LPEN", "group__STM32L1xx__rcc__defines.html#gaf6a53d37df11a56412ae06f73626f637", null ],
    [ "RCC_APB1LPENR_LCDLPEN", "group__STM32L1xx__rcc__defines.html#gaf15ead8015b411490cdf8fb7a2355716", null ],
    [ "RCC_APB1LPENR_PWRLPEN", "group__STM32L1xx__rcc__defines.html#ga274fa282ad1ff40b747644bf9360feb4", null ],
    [ "RCC_APB1LPENR_SPI2LPEN", "group__STM32L1xx__rcc__defines.html#ga41dcbf845448cbb1b75c0ad7e83b77cb", null ],
    [ "RCC_APB1LPENR_TIM2LPEN", "group__STM32L1xx__rcc__defines.html#ga1f561f8bfc556b52335ec2a32ba81c44", null ],
    [ "RCC_APB1LPENR_TIM3LPEN", "group__STM32L1xx__rcc__defines.html#ga9391d99885a0a6fbaf3447117ac0f7aa", null ],
    [ "RCC_APB1LPENR_TIM4LPEN", "group__STM32L1xx__rcc__defines.html#ga6f04aff278b72fbf6acbe0ad947b06ae", null ],
    [ "RCC_APB1LPENR_TIM6LPEN", "group__STM32L1xx__rcc__defines.html#ga439a5998fd60c3375411c7db2129ac89", null ],
    [ "RCC_APB1LPENR_TIM7LPEN", "group__STM32L1xx__rcc__defines.html#gab7867dc2695855fa9084a13d06a4299f", null ],
    [ "RCC_APB1LPENR_USART2LPEN", "group__STM32L1xx__rcc__defines.html#ga6055c39af369463e14d6ff2017043671", null ],
    [ "RCC_APB1LPENR_USART3LPEN", "group__STM32L1xx__rcc__defines.html#gae11baa29f4e6d122dabdd54c6b4be052", null ],
    [ "RCC_APB1LPENR_USBLPEN", "group__STM32L1xx__rcc__defines.html#ga9c068ba6f9554c5b98ddc7c87b658e1e", null ],
    [ "RCC_APB1LPENR_WWDGLPEN", "group__STM32L1xx__rcc__defines.html#ga13f3db4ac67bf32c994364cc43f4fe8b", null ],
    [ "RCC_APB1RSTR", "group__STM32L1xx__rcc__defines.html#ga758db6d69dc2816cd403e5361ab124f2", null ],
    [ "RCC_APB1RSTR_COMPRST", "group__STM32L1xx__rcc__defines.html#ga8895a90782d329bed4152b0bcf8266f7", null ],
    [ "RCC_APB1RSTR_DACRST", "group__STM32L1xx__rcc__defines.html#ga7fb9c125237cfe5b6436ca795e7f3564", null ],
    [ "RCC_APB1RSTR_I2C1RST", "group__STM32L1xx__rcc__defines.html#gadcd25346a7d7b0009090adfbca899b93", null ],
    [ "RCC_APB1RSTR_I2C2RST", "group__STM32L1xx__rcc__defines.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3", null ],
    [ "RCC_APB1RSTR_LCDRST", "group__STM32L1xx__rcc__defines.html#gac5fc9c8195476406d32332999cc89ede", null ],
    [ "RCC_APB1RSTR_PWRRST", "group__STM32L1xx__rcc__defines.html#ga274d8cb48f0e89831efabea66d64af2a", null ],
    [ "RCC_APB1RSTR_SPI2RST", "group__STM32L1xx__rcc__defines.html#ga0a6289a35547cf0d5300706f9baa18ea", null ],
    [ "RCC_APB1RSTR_TIM2RST", "group__STM32L1xx__rcc__defines.html#ga51ca4659706d0e00333d4abff049dc0d", null ],
    [ "RCC_APB1RSTR_TIM3RST", "group__STM32L1xx__rcc__defines.html#ga8680c562fd372b494a160594525d7ce9", null ],
    [ "RCC_APB1RSTR_TIM4RST", "group__STM32L1xx__rcc__defines.html#ga6a720364de988965b6d2f91ed6519570", null ],
    [ "RCC_APB1RSTR_TIM5RST", "group__STM32L1xx__rcc__defines.html#ga1d1233dd5266ba55d9951e3b1a334552", null ],
    [ "RCC_APB1RSTR_TIM6RST", "group__STM32L1xx__rcc__defines.html#ga8d64bd82cf47a209afebc7d663e28383", null ],
    [ "RCC_APB1RSTR_TIM7RST", "group__STM32L1xx__rcc__defines.html#ga40b1d355ee76ad9a044ad37f1629e760", null ],
    [ "RCC_APB1RSTR_USART2RST", "group__STM32L1xx__rcc__defines.html#ga195c39f08384ca1fa13b53a31d65d0a5", null ],
    [ "RCC_APB1RSTR_USART3RST", "group__STM32L1xx__rcc__defines.html#ga766478ebdcbb647eb3f32962543bd194", null ],
    [ "RCC_APB1RSTR_USBRST", "group__STM32L1xx__rcc__defines.html#ga51baa4f973f66eb9781d690fa061f97f", null ],
    [ "RCC_APB1RSTR_WWDGRST", "group__STM32L1xx__rcc__defines.html#ga0d2591ac0655a8798f4c16cef97e6f94", null ],
    [ "RCC_APB2ENR", "group__STM32L1xx__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4", null ],
    [ "RCC_APB2LPENR", "group__STM32L1xx__rcc__defines.html#gabb0c59ce7225797ae00ffbc428b7e402", null ],
    [ "RCC_APB2LPENR_ADC1LPEN", "group__STM32L1xx__rcc__defines.html#ga126a8791f77cecc599e32d2c882a4dab", null ],
    [ "RCC_APB2LPENR_SPI1LPEN", "group__STM32L1xx__rcc__defines.html#ga2c6729058e54f4b8f8ae01d5b3586aaa", null ],
    [ "RCC_APB2LPENR_SYSCFGLPEN", "group__STM32L1xx__rcc__defines.html#gaaa82cfc33f0cf71220398bbe1c4b412e", null ],
    [ "RCC_APB2LPENR_TIM10LPEN", "group__STM32L1xx__rcc__defines.html#gae7999e2ebeb1300d0cf6a59ad92c41b6", null ],
    [ "RCC_APB2LPENR_TIM11LPEN", "group__STM32L1xx__rcc__defines.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94", null ],
    [ "RCC_APB2LPENR_TIM9LPEN", "group__STM32L1xx__rcc__defines.html#ga91b882f3dc2b939a53ed3f4caa537de1", null ],
    [ "RCC_APB2LPENR_USART1LPEN", "group__STM32L1xx__rcc__defines.html#gab8b429bc8d52abd1ba3818a82542bb98", null ],
    [ "RCC_APB2RSTR", "group__STM32L1xx__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698", null ],
    [ "RCC_APB2RSTR_ADC1RST", "group__STM32L1xx__rcc__defines.html#ga7b818d0d9747621c936ad16c93a4956a", null ],
    [ "RCC_APB2RSTR_SPI1RST", "group__STM32L1xx__rcc__defines.html#ga345f05d3508a9fd5128208761feb29fb", null ],
    [ "RCC_APB2RSTR_SYSCFGRST", "group__STM32L1xx__rcc__defines.html#ga813d42b8d48ae6379c053a44870af49d", null ],
    [ "RCC_APB2RSTR_TIM10RST", "group__STM32L1xx__rcc__defines.html#gac76155acdc99c8c6502ba3beba818f42", null ],
    [ "RCC_APB2RSTR_TIM11RST", "group__STM32L1xx__rcc__defines.html#ga9651c8201d42ba03bb1bf89d9d39e60c", null ],
    [ "RCC_APB2RSTR_TIM9RST", "group__STM32L1xx__rcc__defines.html#gab3aa588d4814a289d939e111492724af", null ],
    [ "RCC_APB2RSTR_USART1RST", "group__STM32L1xx__rcc__defines.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41", null ],
    [ "RCC_CFGR", "group__STM32L1xx__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998", null ],
    [ "RCC_CFGR_HPRE_SYSCLK_DIV128", "group__STM32L1xx__rcc__defines.html#gaf008cd8819deee072bd97bf975e7d14a", null ],
    [ "RCC_CFGR_HPRE_SYSCLK_DIV16", "group__STM32L1xx__rcc__defines.html#gab8246eb4443f6ad431f68e288c657c25", null ],
    [ "RCC_CFGR_HPRE_SYSCLK_DIV2", "group__STM32L1xx__rcc__defines.html#gad7a5dc47685ce3efb764848512e0c862", null ],
    [ "RCC_CFGR_HPRE_SYSCLK_DIV256", "group__STM32L1xx__rcc__defines.html#ga431e24972b5319db8aa2cac25bba73ed", null ],
    [ "RCC_CFGR_HPRE_SYSCLK_DIV4", "group__STM32L1xx__rcc__defines.html#ga184a0c682421a2321442448a3918b434", null ],
    [ "RCC_CFGR_HPRE_SYSCLK_DIV512", "group__STM32L1xx__rcc__defines.html#ga91a35a9a7294fbc6375cc53e35d544c2", null ],
    [ "RCC_CFGR_HPRE_SYSCLK_DIV64", "group__STM32L1xx__rcc__defines.html#ga47d0a7e326c0acf2e2f834aa22e0faf3", null ],
    [ "RCC_CFGR_HPRE_SYSCLK_DIV8", "group__STM32L1xx__rcc__defines.html#gaefb930af5334ee30be8179dbd7a816ea", null ],
    [ "RCC_CFGR_HPRE_SYSCLK_NODIV", "group__STM32L1xx__rcc__defines.html#ga40c164dc946f4cba1e3fc87b0c997016", null ],
    [ "RCC_CFGR_MCO_HSECLK", "group__STM32L1xx__rcc__defines.html#ga29638cf404bfccc933434221c6cd7362", null ],
    [ "RCC_CFGR_MCO_HSICLK", "group__STM32L1xx__rcc__defines.html#ga8d3d47b43c4a3f97ba2365df114766c1", null ],
    [ "RCC_CFGR_MCO_LSECLK", "group__STM32L1xx__rcc__defines.html#gad7b6a00f91a4e7d8797d48925ef00d2f", null ],
    [ "RCC_CFGR_MCO_LSICLK", "group__STM32L1xx__rcc__defines.html#gab312dec3652b73d15abfc02a95f93562", null ],
    [ "RCC_CFGR_MCO_MSICLK", "group__STM32L1xx__rcc__defines.html#ga28617fce31a81d8e35020752aa1819af", null ],
    [ "RCC_CFGR_MCO_NOCLK", "group__STM32L1xx__rcc__defines.html#gae5cca64c29290cda14213761e3f69830", null ],
    [ "RCC_CFGR_MCO_PLLCLK", "group__STM32L1xx__rcc__defines.html#ga8305fbe5016b8256a8e3815e71b7e541", null ],
    [ "RCC_CFGR_MCO_SYSCLK", "group__STM32L1xx__rcc__defines.html#gaecf3b078108fdaf7e66d15ae71ec4181", null ],
    [ "RCC_CFGR_MCOPRE_DIV1", "group__STM32L1xx__rcc__defines.html#gac0bd335b38b0a72a0f42661829727fbd", null ],
    [ "RCC_CFGR_MCOPRE_DIV16", "group__STM32L1xx__rcc__defines.html#ga8aaa21720ceabda4cee4c9dcb8684ccf", null ],
    [ "RCC_CFGR_MCOPRE_DIV2", "group__STM32L1xx__rcc__defines.html#ga41db56060b3511b3091d081c7c1ef659", null ],
    [ "RCC_CFGR_MCOPRE_DIV4", "group__STM32L1xx__rcc__defines.html#gaae98d1559e9bebb8a7221f23e87772dd", null ],
    [ "RCC_CFGR_MCOPRE_DIV8", "group__STM32L1xx__rcc__defines.html#gaeb847ba58050383bb4f73e743fb05ee4", null ],
    [ "RCC_CFGR_PLLDIV_DIV2", "group__STM32L1xx__rcc__defines.html#gaa044c40b1df10901c6d540532c45ab5e", null ],
    [ "RCC_CFGR_PLLDIV_DIV3", "group__STM32L1xx__rcc__defines.html#gac4b0256cf8d5796b4739faab65a3c73a", null ],
    [ "RCC_CFGR_PLLDIV_DIV4", "group__STM32L1xx__rcc__defines.html#gacb13e528452c26a18757d5e27d1a33a3", null ],
    [ "RCC_CFGR_PLLDIV_MASK", "group__STM32L1xx__rcc__defines.html#ga4263cef4dfce5de0186399a59cf57ba9", null ],
    [ "RCC_CFGR_PLLDIV_SHIFT", "group__STM32L1xx__rcc__defines.html#ga8066343d8e26cdd92f744ec84934b83a", null ],
    [ "RCC_CFGR_PLLMUL_MASK", "group__STM32L1xx__rcc__defines.html#gac3089f0fb5050e27361db9c921e05d5f", null ],
    [ "RCC_CFGR_PLLMUL_MUL12", "group__STM32L1xx__rcc__defines.html#ga9f9434c86c07dd6d6a066fcdccf4f556", null ],
    [ "RCC_CFGR_PLLMUL_MUL16", "group__STM32L1xx__rcc__defines.html#ga545455fb6609d78cdddde399b0e3bc47", null ],
    [ "RCC_CFGR_PLLMUL_MUL24", "group__STM32L1xx__rcc__defines.html#ga9ea40adb38ba96e01e37d4fd192915a3", null ],
    [ "RCC_CFGR_PLLMUL_MUL3", "group__STM32L1xx__rcc__defines.html#ga0a96623b5a6e3b64aa41b18d711d0199", null ],
    [ "RCC_CFGR_PLLMUL_MUL32", "group__STM32L1xx__rcc__defines.html#gae4ed878302ad6688b0b37c708814cd14", null ],
    [ "RCC_CFGR_PLLMUL_MUL4", "group__STM32L1xx__rcc__defines.html#gaa5defd1d119a95669ae69647f2e11ddd", null ],
    [ "RCC_CFGR_PLLMUL_MUL48", "group__STM32L1xx__rcc__defines.html#gaab8d480aab64ffb6cfced0724b7b0653", null ],
    [ "RCC_CFGR_PLLMUL_MUL6", "group__STM32L1xx__rcc__defines.html#ga3c41c6618503a663edb6339575f4bfe8", null ],
    [ "RCC_CFGR_PLLMUL_MUL8", "group__STM32L1xx__rcc__defines.html#ga642b2ba2db9e534a200056a62e373677", null ],
    [ "RCC_CFGR_PLLMUL_SHIFT", "group__STM32L1xx__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73", null ],
    [ "RCC_CFGR_PLLSRC_HSE_CLK", "group__STM32L1xx__rcc__defines.html#ga20a48b08666d4fe8bbb20692ac6ee96b", null ],
    [ "RCC_CFGR_PLLSRC_HSI_CLK", "group__STM32L1xx__rcc__defines.html#ga0151e9d11d62ceff859164f26203f6b7", null ],
    [ "RCC_CFGR_PPRE1_HCLK_DIV16", "group__STM32L1xx__rcc__defines.html#ga1c08b15bfcdddd7cd1fcfe0088ff5632", null ],
    [ "RCC_CFGR_PPRE1_HCLK_DIV2", "group__STM32L1xx__rcc__defines.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9", null ],
    [ "RCC_CFGR_PPRE1_HCLK_DIV4", "group__STM32L1xx__rcc__defines.html#gae7f3ac3b95111b2255b13ae26098e8a1", null ],
    [ "RCC_CFGR_PPRE1_HCLK_DIV8", "group__STM32L1xx__rcc__defines.html#ga5e8eb17532dc779e98abcb5b4d877aa6", null ],
    [ "RCC_CFGR_PPRE1_HCLK_NODIV", "group__STM32L1xx__rcc__defines.html#ga2f566d03233f7da450d0e3575694cfb1", null ],
    [ "RCC_CFGR_PPRE2_HCLK_DIV16", "group__STM32L1xx__rcc__defines.html#ga129b052c1e232ce982b3793335d5aecd", null ],
    [ "RCC_CFGR_PPRE2_HCLK_DIV2", "group__STM32L1xx__rcc__defines.html#ga29c729d03a8e109b3fcbab256cc91fbd", null ],
    [ "RCC_CFGR_PPRE2_HCLK_DIV4", "group__STM32L1xx__rcc__defines.html#ga12a4ef2243261b35dff52d4d9ca2a168", null ],
    [ "RCC_CFGR_PPRE2_HCLK_DIV8", "group__STM32L1xx__rcc__defines.html#gaa86bd8b7295aa4b086fdbf77584aeb1f", null ],
    [ "RCC_CFGR_PPRE2_HCLK_NODIV", "group__STM32L1xx__rcc__defines.html#ga1a780d4b6db101967459b5af2477d43d", null ],
    [ "RCC_CFGR_SW_SYSCLKSEL_HSECLK", "group__STM32L1xx__rcc__defines.html#gad3d957694199b9ed8475d2470fa3ecff", null ],
    [ "RCC_CFGR_SW_SYSCLKSEL_HSICLK", "group__STM32L1xx__rcc__defines.html#ga07284cd0c135bca6eb2c177f416e8d61", null ],
    [ "RCC_CFGR_SW_SYSCLKSEL_MSICLK", "group__STM32L1xx__rcc__defines.html#ga6d265ba683e52e5b471b71b1669e82f3", null ],
    [ "RCC_CFGR_SW_SYSCLKSEL_PLLCLK", "group__STM32L1xx__rcc__defines.html#ga81ce757b20164fa21501b15fd91c9691", null ],
    [ "RCC_CFGR_SWS_SYSCLKSEL_HSECLK", "group__STM32L1xx__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b", null ],
    [ "RCC_CFGR_SWS_SYSCLKSEL_HSICLK", "group__STM32L1xx__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0", null ],
    [ "RCC_CFGR_SWS_SYSCLKSEL_MSICLK", "group__STM32L1xx__rcc__defines.html#gabe5aa19975462aec49f2163e975311cf", null ],
    [ "RCC_CFGR_SWS_SYSCLKSEL_PLLCLK", "group__STM32L1xx__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825", null ],
    [ "RCC_CIR", "group__STM32L1xx__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55", null ],
    [ "RCC_CIR_CSSC", "group__STM32L1xx__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f", null ],
    [ "RCC_CIR_CSSF", "group__STM32L1xx__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f", null ],
    [ "RCC_CIR_HSERDYC", "group__STM32L1xx__rcc__defines.html#ga9464e8188d717902990b467a9396d238", null ],
    [ "RCC_CIR_HSERDYF", "group__STM32L1xx__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6", null ],
    [ "RCC_CIR_HSERDYIE", "group__STM32L1xx__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11", null ],
    [ "RCC_CIR_HSIRDYC", "group__STM32L1xx__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2", null ],
    [ "RCC_CIR_HSIRDYF", "group__STM32L1xx__rcc__defines.html#gad38877547c4cbbb94659d5726f377163", null ],
    [ "RCC_CIR_HSIRDYIE", "group__STM32L1xx__rcc__defines.html#gac714351a6f9dab4741354fb017638580", null ],
    [ "RCC_CIR_LSERDYC", "group__STM32L1xx__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa", null ],
    [ "RCC_CIR_LSERDYF", "group__STM32L1xx__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe", null ],
    [ "RCC_CIR_LSERDYIE", "group__STM32L1xx__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8", null ],
    [ "RCC_CIR_LSIRDYC", "group__STM32L1xx__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704", null ],
    [ "RCC_CIR_LSIRDYF", "group__STM32L1xx__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb", null ],
    [ "RCC_CIR_LSIRDYIE", "group__STM32L1xx__rcc__defines.html#ga872ba937149a7372138df06f8188ab56", null ],
    [ "RCC_CIR_MSIRDYC", "group__STM32L1xx__rcc__defines.html#gafbd6bfe7da86191d3c531151727dcb58", null ],
    [ "RCC_CIR_MSIRDYF", "group__STM32L1xx__rcc__defines.html#ga3730ae0a55c59ca7581ae1e8e8319663", null ],
    [ "RCC_CIR_MSIRDYIE", "group__STM32L1xx__rcc__defines.html#gab8324959b84162dd8e6c3adb479986a3", null ],
    [ "RCC_CIR_PLLRDYC", "group__STM32L1xx__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396", null ],
    [ "RCC_CIR_PLLRDYF", "group__STM32L1xx__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec", null ],
    [ "RCC_CIR_PLLRDYIE", "group__STM32L1xx__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95", null ],
    [ "RCC_CR", "group__STM32L1xx__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052", null ],
    [ "RCC_CR_CSSON", "group__STM32L1xx__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd", null ],
    [ "RCC_CR_HSEBYP", "group__STM32L1xx__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55", null ],
    [ "RCC_CR_HSEON", "group__STM32L1xx__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d", null ],
    [ "RCC_CR_HSERDY", "group__STM32L1xx__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4", null ],
    [ "RCC_CR_HSION", "group__STM32L1xx__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474", null ],
    [ "RCC_CR_HSIRDY", "group__STM32L1xx__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d", null ],
    [ "RCC_CR_MSION", "group__STM32L1xx__rcc__defines.html#gaee09fff7bffaaabc64d99627f2249795", null ],
    [ "RCC_CR_MSIRDY", "group__STM32L1xx__rcc__defines.html#gac38ef564d136d79b5e22b564db8d2b07", null ],
    [ "RCC_CR_PLLON", "group__STM32L1xx__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e", null ],
    [ "RCC_CR_PLLRDY", "group__STM32L1xx__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888", null ],
    [ "RCC_CR_RTCPRE_DIV16", "group__STM32L1xx__rcc__defines.html#ga8250f225fe7a611ec8d08ab835c3d5dc", null ],
    [ "RCC_CR_RTCPRE_DIV2", "group__STM32L1xx__rcc__defines.html#ga8da6c12c9084f2bde8654d50f97887e1", null ],
    [ "RCC_CR_RTCPRE_DIV4", "group__STM32L1xx__rcc__defines.html#gab3df2079bcc8455b53c8cb0db91c2fd9", null ],
    [ "RCC_CR_RTCPRE_DIV8", "group__STM32L1xx__rcc__defines.html#ga92e42a226d9228292aea08d36e7d7548", null ],
    [ "RCC_CR_RTCPRE_MASK", "group__STM32L1xx__rcc__defines.html#ga050535744df1dbda497a01bf35564b9c", null ],
    [ "RCC_CR_RTCPRE_SHIFT", "group__STM32L1xx__rcc__defines.html#ga9c947f30deec0e4a9a082621480c39f9", null ],
    [ "RCC_CSR", "group__STM32L1xx__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec", null ],
    [ "RCC_CSR_IWDGRSTF", "group__STM32L1xx__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f", null ],
    [ "RCC_CSR_LPWRRSTF", "group__STM32L1xx__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf", null ],
    [ "RCC_CSR_LSEBYP", "group__STM32L1xx__rcc__defines.html#ga2f5198ce9785eab7b8a483b092ff067b", null ],
    [ "RCC_CSR_LSECSSD", "group__STM32L1xx__rcc__defines.html#gabb783f6cf3e637a310edf19c63eef951", null ],
    [ "RCC_CSR_LSECSSON", "group__STM32L1xx__rcc__defines.html#gaae04acc4f20a344f54ef5611a066f6f7", null ],
    [ "RCC_CSR_LSEON", "group__STM32L1xx__rcc__defines.html#gac5e71f3e06f010bbf7592571e541869a", null ],
    [ "RCC_CSR_LSERDY", "group__STM32L1xx__rcc__defines.html#gaef6f70de38e3cd825b7126ef317b955c", null ],
    [ "RCC_CSR_LSION", "group__STM32L1xx__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b", null ],
    [ "RCC_CSR_LSIRDY", "group__STM32L1xx__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb", null ],
    [ "RCC_CSR_OBLRSTF", "group__STM32L1xx__rcc__defines.html#ga14163f80ac0b005217eb318d0639afef", null ],
    [ "RCC_CSR_PINRSTF", "group__STM32L1xx__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1", null ],
    [ "RCC_CSR_PORRSTF", "group__STM32L1xx__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf", null ],
    [ "RCC_CSR_RMVF", "group__STM32L1xx__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716", null ],
    [ "RCC_CSR_RTCEN", "group__STM32L1xx__rcc__defines.html#gaf06cc284da6687ccce83abb3696613f9", null ],
    [ "RCC_CSR_RTCRST", "group__STM32L1xx__rcc__defines.html#ga98f3b508ec0e52edc9c9fd22e292a3a5", null ],
    [ "RCC_CSR_RTCSEL_HSI", "group__STM32L1xx__rcc__defines.html#ga9f8f18a006b8378abf367d2363cd1bc8", null ],
    [ "RCC_CSR_RTCSEL_LSE", "group__STM32L1xx__rcc__defines.html#gabaaeebc88a8a5ca1176e32f676a3cc2c", null ],
    [ "RCC_CSR_RTCSEL_LSI", "group__STM32L1xx__rcc__defines.html#ga5a5da77ab05027820e8c16ad4d7c3f41", null ],
    [ "RCC_CSR_RTCSEL_MASK", "group__STM32L1xx__rcc__defines.html#ga9746c12b22918bc574e0efdc9162d2fe", null ],
    [ "RCC_CSR_RTCSEL_NONE", "group__STM32L1xx__rcc__defines.html#gaa66752de9f51592ed716fc64450a8ab6", null ],
    [ "RCC_CSR_RTCSEL_SHIFT", "group__STM32L1xx__rcc__defines.html#ga3e488bec4db049f3fc2ced33993c6bba", null ],
    [ "RCC_CSR_SFTRSTF", "group__STM32L1xx__rcc__defines.html#ga16e89534934436ee8958440882b71e6f", null ],
    [ "RCC_CSR_WWDGRSTF", "group__STM32L1xx__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826", null ],
    [ "RCC_ICSCR", "group__STM32L1xx__rcc__defines.html#ga36ef3978721517e6a8493213d531133c", null ],
    [ "RCC_ICSCR_HSICAL_MASK", "group__STM32L1xx__rcc__defines.html#gace9da445a31468e55ae5b3a32e33cc70", null ],
    [ "RCC_ICSCR_HSICAL_SHIFT", "group__STM32L1xx__rcc__defines.html#ga1824c6f3be6d2f36f85bf434fc0aad51", null ],
    [ "RCC_ICSCR_HSITRIM_MASK", "group__STM32L1xx__rcc__defines.html#ga5d4698edfd9f2d872960026ab6a069ae", null ],
    [ "RCC_ICSCR_HSITRIM_SHIFT", "group__STM32L1xx__rcc__defines.html#ga5fa8e19223098658f5dba605986285d3", null ],
    [ "RCC_ICSCR_MSICAL_MASK", "group__STM32L1xx__rcc__defines.html#gae33975b995d980f0415e6ef2586f1cfc", null ],
    [ "RCC_ICSCR_MSICAL_SHIFT", "group__STM32L1xx__rcc__defines.html#ga14195456c9ec73630ec7a477f3174b2d", null ],
    [ "RCC_ICSCR_MSIRANGE_131KHZ", "group__STM32L1xx__rcc__defines.html#gad008efa4fc0e55096df4314908ac9c83", null ],
    [ "RCC_ICSCR_MSIRANGE_1MHZ", "group__STM32L1xx__rcc__defines.html#gab13682ce4e7daa20bab7353f5637335d", null ],
    [ "RCC_ICSCR_MSIRANGE_262KHZ", "group__STM32L1xx__rcc__defines.html#ga429f54feb0f589b6fb9fb007c87bdb5e", null ],
    [ "RCC_ICSCR_MSIRANGE_2MHZ", "group__STM32L1xx__rcc__defines.html#gafacb92670281a5a6ad4e5474a1c4651e", null ],
    [ "RCC_ICSCR_MSIRANGE_4MHZ", "group__STM32L1xx__rcc__defines.html#gadb730fb5edd2917b61925bf0f1ed15f7", null ],
    [ "RCC_ICSCR_MSIRANGE_524KHZ", "group__STM32L1xx__rcc__defines.html#ga9850162a18d268c626c6f45265495d5a", null ],
    [ "RCC_ICSCR_MSIRANGE_65KHZ", "group__STM32L1xx__rcc__defines.html#ga7bae4ea207c08fe227de17d7f9581275", null ],
    [ "RCC_ICSCR_MSIRANGE_MASK", "group__STM32L1xx__rcc__defines.html#gaf38a823bb0372458b4419be8dc5cb9d3", null ],
    [ "RCC_ICSCR_MSIRANGE_SHIFT", "group__STM32L1xx__rcc__defines.html#ga0b99b849f9aff5c74f5beaeab5bb206e", null ],
    [ "RCC_ICSCR_MSITRIM_MASK", "group__STM32L1xx__rcc__defines.html#ga4938eb41feca4bb20697a641bf702c04", null ],
    [ "RCC_ICSCR_MSITRIM_SHIFT", "group__STM32L1xx__rcc__defines.html#ga5d8282300cdf12c415ca4dc079fd7320", null ],
    [ "clock_config_entry_t", "group__STM32L1xx__rcc__defines.html#ga1dc330cb0220b652d6e56df924c825ff", [
      [ "CLOCK_VRANGE1_HSI_PLL_24MHZ", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa5473571a1c0ea0ba0904b2a66d52be97", null ],
      [ "CLOCK_VRANGE1_HSI_PLL_32MHZ", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa40ea6c4375e56e77801499577d71e77b", null ],
      [ "CLOCK_VRANGE1_HSI_RAW_16MHZ", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa28e1f7d247cef0b5fbee2c4bf5144603", null ],
      [ "CLOCK_VRANGE1_HSI_RAW_4MHZ", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa54dd7228dcbe17ffe67c45c0344942eb", null ],
      [ "CLOCK_VRANGE1_MSI_RAW_4MHZ", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa71593b5a26211fada4e664193e1563f1", null ],
      [ "CLOCK_VRANGE1_MSI_RAW_2MHZ", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa6aad103c8a3db272fb70341e1cf5fb37", null ],
      [ "CLOCK_CONFIG_END", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3", null ]
    ] ],
    [ "osc_t", "group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823", [
      [ "PLL", "group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2", null ],
      [ "HSE", "group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43", null ],
      [ "HSI", "group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084", null ],
      [ "MSI", "group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca", null ],
      [ "LSE", "group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40", null ],
      [ "LSI", "group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88", null ]
    ] ],
    [ "rcc_backupdomain_reset", "group__STM32L1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584", null ],
    [ "rcc_clock_setup_hsi", "group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd", null ],
    [ "rcc_clock_setup_msi", "group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3", null ],
    [ "rcc_clock_setup_pll", "group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31", null ],
    [ "rcc_css_disable", "group__STM32L1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66", null ],
    [ "rcc_css_enable", "group__STM32L1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373", null ],
    [ "rcc_css_int_clear", "group__STM32L1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4", null ],
    [ "rcc_css_int_flag", "group__STM32L1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d", null ],
    [ "rcc_osc_bypass_disable", "group__STM32L1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916", null ],
    [ "rcc_osc_bypass_enable", "group__STM32L1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3", null ],
    [ "rcc_osc_off", "group__STM32L1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28", null ],
    [ "rcc_osc_on", "group__STM32L1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd", null ],
    [ "rcc_osc_ready_int_clear", "group__STM32L1xx__rcc__defines.html#ga451b64c9cf47aaa4977f1c4a5c9eb170", null ],
    [ "rcc_osc_ready_int_disable", "group__STM32L1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522", null ],
    [ "rcc_osc_ready_int_enable", "group__STM32L1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078", null ],
    [ "rcc_osc_ready_int_flag", "group__STM32L1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71", null ],
    [ "rcc_peripheral_clear_reset", "group__STM32L1xx__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566", null ],
    [ "rcc_peripheral_disable_clock", "group__STM32L1xx__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b", null ],
    [ "rcc_peripheral_enable_clock", "group__STM32L1xx__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8", null ],
    [ "rcc_peripheral_reset", "group__STM32L1xx__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205", null ],
    [ "rcc_rtc_select_clock", "group__STM32L1xx__rcc__defines.html#ga2ff68f124bf59d2f265a91b0095abcbe", null ],
    [ "rcc_set_adcpre", "group__STM32L1xx__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56", null ],
    [ "rcc_set_hpre", "group__STM32L1xx__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b", null ],
    [ "rcc_set_pll_configuration", "group__STM32L1xx__rcc__defines.html#ga8ba543e9f620317363771628aee205ff", null ],
    [ "rcc_set_pll_source", "group__STM32L1xx__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf", null ],
    [ "rcc_set_ppre1", "group__STM32L1xx__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1", null ],
    [ "rcc_set_ppre2", "group__STM32L1xx__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd", null ],
    [ "rcc_set_rtcpre", "group__STM32L1xx__rcc__defines.html#ga63aa2b3fb8156ad6b6d2b08d4fe8f12e", null ],
    [ "rcc_set_sysclk_source", "group__STM32L1xx__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36", null ],
    [ "rcc_set_usbpre", "group__STM32L1xx__rcc__defines.html#gad434015520b42043657d7478f8308c37", null ],
    [ "rcc_system_clock_source", "group__STM32L1xx__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7", null ],
    [ "rcc_wait_for_osc_ready", "group__STM32L1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a", null ],
    [ "rcc_wait_for_sysclk_status", "group__STM32L1xx__rcc__defines.html#ga6472eba195686b970de6216ab61ebd7c", null ],
    [ "clock_config", "group__STM32L1xx__rcc__defines.html#gaeb8ec930fbb38a02df9f93b40d3bb559", null ],
    [ "rcc_ppre1_frequency", "group__STM32L1xx__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5", null ],
    [ "rcc_ppre2_frequency", "group__STM32L1xx__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477", null ]
];