; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt -S < %s -VPlanDriver -disable-output -vplan-print-after-linearization | FileCheck %s
;
; Ensure that we don't generate broken SSA form in the output LLVM IR. That used
; to happen due to merge loop exit transformation breaking SSA form. If uniform
; branches were present, preserving them was resulting in that broken SSA being
; emitted back into LLVM.
;
; Currently, we workaround that by detecting such cases and linearizing uniform
; branches in the predicator (see uniform block-predicate instructions in the
; output - they shouldn't happen without this hack). Proper fix would be to not
; break SSA form at all and remove the predicator workarounds.
;
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

declare token @llvm.directive.region.entry()
declare void @llvm.directive.region.exit(token)

define dso_local void @header_use(i64 %N, i64 *%a, i64 %mask_out_inner_loop) local_unnamed_addr #0 {
; CHECK-LABEL:  After predication and linearization
; CHECK-NEXT:    REGION: [[REGION0:region[0-9]+]]
; CHECK-NEXT:    [[BB0:BB[0-9]+]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB1:BB[0-9]+]]
; CHECK-NEXT:    no PREDECESSORS
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP0:%.*]] = induction-init{add} i64 0 i64 1
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP1:%.*]] = induction-init-step{add} i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB2:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_OUTER_IV:%.*]] = phi  [ i64 [[VP_OUTER_IV_NEXT:%.*]], [[BB3:BB[0-9]+]] ],  [ i64 [[VP0]], [[BB1]] ]
; CHECK-NEXT:    SUCCESSORS(1):[[BB4:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(2): [[BB3]] [[BB1]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB5:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB5]]:
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_PREV:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI_LIVE_OUT_BLEND:%.*]], [[BB6:BB[0-9]+]] ],  [ i32 undef, [[BB4]] ]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_INNER_IV:%.*]] = phi  [ i64 [[VP_INNER_IV_NEXT_SSA_PHI:%.*]], [[BB6]] ],  [ i64 0, [[BB4]] ]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_HEADER_PHI_USE:%.*]] = phi  [ i64 0, [[BB4]] ],  [ i64 [[VP_DEF_SSA_PHI:%.*]], [[BB6]] ]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP2:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI:%.*]], [[BB6]] ],  [ i32 0, [[BB4]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_LOOP_MASK:%.*]] = phi  [ i1 true, [[BB4]] ],  [ i1 [[VP_LOOP_MASK_NEXT:%.*]], [[BB6]] ]
; CHECK-NEXT:    SUCCESSORS(1):[[BB7:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(2): [[BB6]] [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB7]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB8:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB5]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB8]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP3:%.*]] = block-predicate i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Uniform]   i64* [[VP_ARRAYIDX:%.*]] = getelementptr inbounds i64* [[A0:%.*]] i64 [[VP_INNER_IV]]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_LD:%.*]] = load i64* [[VP_ARRAYIDX]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_CMP:%.*]] = icmp i64 [[N0:%.*]] i64 42
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_CMP_NOT:%.*]] = not i1 [[VP_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB9:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB7]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB9]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB20_BR_VP_CMP_NOT:%.*]] = and i1 [[VP_LOOP_MASK]] i1 [[VP_CMP_NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB20_BR_VP_CMP:%.*]] = and i1 [[VP_LOOP_MASK]] i1 [[VP_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB10:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB8]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB10]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP4:%.*]] = block-predicate i1 [[VP_BB20_BR_VP_CMP_NOT]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB11:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB9]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB11]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP5:%.*]] = block-predicate i1 [[VP_BB20_BR_VP_CMP]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_SIDEEXIT_CMP:%.*]] = icmp i64 [[N0]] i64 13
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_SIDEEXIT_CMP_NOT:%.*]] = not i1 [[VP_SIDEEXIT_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB12:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB10]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB12]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP_NOT:%.*]] = and i1 [[VP_BB20_BR_VP_CMP]] i1 [[VP_SIDEEXIT_CMP_NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP:%.*]] = and i1 [[VP_BB20_BR_VP_CMP]] i1 [[VP_SIDEEXIT_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB13:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB11]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB13]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP6:%.*]] = or i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP_NOT]] i1 [[VP_BB20_BR_VP_CMP_NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP7:%.*]] = block-predicate i1 [[VP6]]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_DEF:%.*]] = add i64 [[N0]] i64 1
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_INNER_IV_NEXT:%.*]] = add i64 [[VP_INNER_IV]] i64 1
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_EXITCOND:%.*]] = icmp i64 [[VP_INNER_IV_NEXT]] i64 42
; CHECK-NEXT:    SUCCESSORS(1):[[INTERMEDIATE_BB0:intermediate.bb[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB12]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[INTERMEDIATE_BB0]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP8:%.*]] = block-predicate i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[NEW_LOOP_LATCH0:new.loop.latch[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB13]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[NEW_LOOP_LATCH0]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_INNER_IV_NEXT_SSA_PHI]] = phi  [ i64 [[VP_INNER_IV_NEXT]], [[BB13]] ],  [ i64 undef, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_DEF_SSA_PHI]] = phi  [ i64 [[VP_DEF]], [[BB13]] ],  [ i64 undef, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI]] = phi  [ i32 [[VP2]], [[BB13]] ],  [ i32 1, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_TAKE_BACKEDGE_COND:%.*]] = phi  [ i1 [[VP_EXITCOND]], [[BB13]] ],  [ i1 true, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP9:%.*]] = block-predicate i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB14:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[INTERMEDIATE_BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB14]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_TAKE_BACKEDGE_COND_NOT:%.*]] = not i1 [[VP_TAKE_BACKEDGE_COND]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_LOOP_MASK_NEXT]] = and i1 [[VP_TAKE_BACKEDGE_COND_NOT]] i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_BLEND]] = select i1 [[VP_LOOP_MASK]] i32 [[VP_EXIT_ID_PHI]] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_PREV]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP10:%.*]] = all-zero-check i1 [[VP_LOOP_MASK_NEXT]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB6]]
; CHECK-NEXT:    PREDECESSORS(1): [[NEW_LOOP_LATCH0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB6]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:     Condition([[BB14]]): [DA: Uniform]   i1 [[VP10]] = all-zero-check i1 [[VP_LOOP_MASK_NEXT]]
; CHECK-NEXT:    SUCCESSORS(2):[[CASCADED_IF_BLOCK0:cascaded.if.block[0-9]+]](i1 [[VP10]]), [[BB5]](!i1 [[VP10]])
; CHECK-NEXT:    PREDECESSORS(1): [[BB14]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[CASCADED_IF_BLOCK0]]:
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_LCSSA:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI_LIVE_OUT_BLEND]], [[BB6]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP11:%.*]] = icmp i32 [[VP_EXIT_ID_PHI_LIVE_OUT_LCSSA]] i32 1
; CHECK-NEXT:     [DA: Divergent] i1 [[VP__NOT:%.*]] = not i1 [[VP11]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB15:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB6]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB15]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB16:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[CASCADED_IF_BLOCK0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB16]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP12:%.*]] = block-predicate i1 [[VP__NOT]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB17:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB15]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB17]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP13:%.*]] = block-predicate i1 [[VP11]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB3]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB16]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB3]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_OUTER_IV_NEXT]] = add i64 [[VP_OUTER_IV]] i64 [[VP1]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_OUTER_EXIT_COND:%.*]] = icmp i64 [[VP_OUTER_IV_NEXT]] i64 [[N0]]
; CHECK-NEXT:    SUCCESSORS(2):[[BB18:BB[0-9]+]](i1 [[VP_OUTER_EXIT_COND]]), [[BB2]](!i1 [[VP_OUTER_EXIT_COND]])
; CHECK-NEXT:    PREDECESSORS(1): [[BB17]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB18]]:
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP14:%.*]] = induction-final{add} i64 0 i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB19:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB19]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    no SUCCESSORS
; CHECK-NEXT:    PREDECESSORS(1): [[BB18]]
; CHECK-EMPTY:
; CHECK-NEXT:    END Region([[REGION0]])
;
entry:
  %tok = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %outer.header

outer.header:
  %outer.iv = phi i64 [ %outer.iv.next, %outer.latch ], [ 0, %entry ]
  br label %inner.preheader

inner.preheader:
  br label %inner.header

inner.header:
  %inner.iv = phi i64 [ %inner.iv.next, %inner.latch ], [ 0, %inner.preheader ]
  %header.phi.use = phi i64 [ 0, %inner.preheader ], [ %def, %inner.latch ]
  %arrayidx = getelementptr inbounds i64, i64* %a, i64 %inner.iv
  %ld = load i64, i64* %arrayidx
  %cmp = icmp eq i64 %N, 42
  br i1 %cmp, label %bb1, label %bb2

bb1:
  %sideexit.cmp = icmp eq i64 %N, 13
  br i1 %sideexit.cmp, label %inner.sideexit, label %inner.latch

bb2:
  br label %inner.latch

inner.latch:
  %def = add nsw i64 %N, 1
  %inner.iv.next = add nuw nsw i64 %inner.iv, 1
  %exitcond = icmp eq i64 %inner.iv.next, 42
  br i1 %exitcond, label %inner.loopexit, label %inner.header

inner.sideexit:
  br label %outer.latch

inner.loopexit:
  br label %outer.latch

outer.latch:
  %outer.iv.next = add nuw nsw i64 %outer.iv, 1
  %outer_exit_cond = icmp eq i64 %outer.iv.next, %N
  br i1 %outer_exit_cond, label %outer.loopexit, label %outer.header

outer.loopexit:
  call void @llvm.directive.region.exit(token %tok) [ "DIR.OMP.END.SIMD"()]
  br label %for.end7

for.end7:
  ret void
}

define dso_local void @side_exit_use(i64 %N, i64 *%a, i64 %mask_out_inner_loop) local_unnamed_addr #0 {
; CHECK-LABEL:  After predication and linearization
; CHECK-NEXT:    REGION: [[REGION0:region[0-9]+]]
; CHECK-NEXT:    [[BB0:BB[0-9]+]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB1:BB[0-9]+]]
; CHECK-NEXT:    no PREDECESSORS
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP0:%.*]] = induction-init{add} i64 0 i64 1
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP1:%.*]] = induction-init-step{add} i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB2:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_OUTER_IV:%.*]] = phi  [ i64 [[VP_OUTER_IV_NEXT:%.*]], [[BB3:BB[0-9]+]] ],  [ i64 [[VP0]], [[BB1]] ]
; CHECK-NEXT:    SUCCESSORS(1):[[BB4:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(2): [[BB3]] [[BB1]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB5:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB5]]:
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_PREV:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI_LIVE_OUT_BLEND:%.*]], [[BB6:BB[0-9]+]] ],  [ i32 undef, [[BB4]] ]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_INNER_IV:%.*]] = phi  [ i64 [[VP_INNER_IV_NEXT_SSA_PHI:%.*]], [[BB6]] ],  [ i64 0, [[BB4]] ]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP2:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI:%.*]], [[BB6]] ],  [ i32 0, [[BB4]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_LOOP_MASK:%.*]] = phi  [ i1 true, [[BB4]] ],  [ i1 [[VP_LOOP_MASK_NEXT:%.*]], [[BB6]] ]
; CHECK-NEXT:    SUCCESSORS(1):[[BB7:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(2): [[BB6]] [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB7]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB8:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB5]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB8]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP3:%.*]] = block-predicate i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Uniform]   i64* [[VP_ARRAYIDX:%.*]] = getelementptr inbounds i64* [[A0:%.*]] i64 [[VP_INNER_IV]]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_LD:%.*]] = load i64* [[VP_ARRAYIDX]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_CMP:%.*]] = icmp i64 [[N0:%.*]] i64 42
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_CMP_NOT:%.*]] = not i1 [[VP_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB9:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB7]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB9]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB20_BR_VP_CMP_NOT:%.*]] = and i1 [[VP_LOOP_MASK]] i1 [[VP_CMP_NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB20_BR_VP_CMP:%.*]] = and i1 [[VP_LOOP_MASK]] i1 [[VP_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB10:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB8]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB10]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP4:%.*]] = block-predicate i1 [[VP_BB20_BR_VP_CMP_NOT]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB11:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB9]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB11]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP5:%.*]] = block-predicate i1 [[VP_BB20_BR_VP_CMP]]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_DEF:%.*]] = add i64 [[N0]] i64 1
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_SIDEEXIT_CMP:%.*]] = icmp i64 [[N0]] i64 13
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_SIDEEXIT_CMP_NOT:%.*]] = not i1 [[VP_SIDEEXIT_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB12:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB10]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB12]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP_NOT:%.*]] = and i1 [[VP_BB20_BR_VP_CMP]] i1 [[VP_SIDEEXIT_CMP_NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP:%.*]] = and i1 [[VP_BB20_BR_VP_CMP]] i1 [[VP_SIDEEXIT_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB13:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB11]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB13]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP6:%.*]] = or i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP_NOT]] i1 [[VP_BB20_BR_VP_CMP_NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP7:%.*]] = block-predicate i1 [[VP6]]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_INNER_IV_NEXT:%.*]] = add i64 [[VP_INNER_IV]] i64 1
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_EXITCOND:%.*]] = icmp i64 [[VP_INNER_IV_NEXT]] i64 42
; CHECK-NEXT:    SUCCESSORS(1):[[INTERMEDIATE_BB0:intermediate.bb[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB12]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[INTERMEDIATE_BB0]]:
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_EXIT_USE:%.*]] = phi  [ i64 [[VP_DEF]], [[BB11]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP8:%.*]] = block-predicate i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[NEW_LOOP_LATCH0:new.loop.latch[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB13]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[NEW_LOOP_LATCH0]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_INNER_IV_NEXT_SSA_PHI]] = phi  [ i64 [[VP_INNER_IV_NEXT]], [[BB13]] ],  [ i64 undef, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI]] = phi  [ i32 [[VP2]], [[BB13]] ],  [ i32 1, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_TAKE_BACKEDGE_COND:%.*]] = phi  [ i1 [[VP_EXITCOND]], [[BB13]] ],  [ i1 true, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP9:%.*]] = block-predicate i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB14:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[INTERMEDIATE_BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB14]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_TAKE_BACKEDGE_COND_NOT:%.*]] = not i1 [[VP_TAKE_BACKEDGE_COND]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_LOOP_MASK_NEXT]] = and i1 [[VP_TAKE_BACKEDGE_COND_NOT]] i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_BLEND]] = select i1 [[VP_LOOP_MASK]] i32 [[VP_EXIT_ID_PHI]] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_PREV]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP10:%.*]] = all-zero-check i1 [[VP_LOOP_MASK_NEXT]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB6]]
; CHECK-NEXT:    PREDECESSORS(1): [[NEW_LOOP_LATCH0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB6]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:     Condition([[BB14]]): [DA: Uniform]   i1 [[VP10]] = all-zero-check i1 [[VP_LOOP_MASK_NEXT]]
; CHECK-NEXT:    SUCCESSORS(2):[[CASCADED_IF_BLOCK0:cascaded.if.block[0-9]+]](i1 [[VP10]]), [[BB5]](!i1 [[VP10]])
; CHECK-NEXT:    PREDECESSORS(1): [[BB14]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[CASCADED_IF_BLOCK0]]:
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_LCSSA:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI_LIVE_OUT_BLEND]], [[BB6]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP11:%.*]] = icmp i32 [[VP_EXIT_ID_PHI_LIVE_OUT_LCSSA]] i32 1
; CHECK-NEXT:     [DA: Divergent] i1 [[VP__NOT:%.*]] = not i1 [[VP11]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB15:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB6]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB15]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB16:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[CASCADED_IF_BLOCK0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB16]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP12:%.*]] = block-predicate i1 [[VP__NOT]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB17:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB15]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB17]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP13:%.*]] = block-predicate i1 [[VP11]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB3]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB16]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB3]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_OUTER_IV_NEXT]] = add i64 [[VP_OUTER_IV]] i64 [[VP1]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_OUTER_EXIT_COND:%.*]] = icmp i64 [[VP_OUTER_IV_NEXT]] i64 [[N0]]
; CHECK-NEXT:    SUCCESSORS(2):[[BB18:BB[0-9]+]](i1 [[VP_OUTER_EXIT_COND]]), [[BB2]](!i1 [[VP_OUTER_EXIT_COND]])
; CHECK-NEXT:    PREDECESSORS(1): [[BB17]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB18]]:
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP14:%.*]] = induction-final{add} i64 0 i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB19:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB19]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    no SUCCESSORS
; CHECK-NEXT:    PREDECESSORS(1): [[BB18]]
; CHECK-EMPTY:
; CHECK-NEXT:    END Region([[REGION0]])
;
entry:
  %tok = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %outer.header

outer.header:
  %outer.iv = phi i64 [ %outer.iv.next, %outer.latch ], [ 0, %entry ]
  br label %inner.preheader

inner.preheader:
  br label %inner.header

inner.header:
  %inner.iv = phi i64 [ %inner.iv.next, %inner.latch ], [ 0, %inner.preheader ]
  %arrayidx = getelementptr inbounds i64, i64* %a, i64 %inner.iv
  %ld = load i64, i64* %arrayidx
  %cmp = icmp eq i64 %N, 42
  br i1 %cmp, label %bb1, label %bb2

bb1:
  %def = add nsw i64 %N, 1
  %sideexit.cmp = icmp eq i64 %N, 13
  br i1 %sideexit.cmp, label %inner.sideexit, label %inner.latch

bb2:
  br label %inner.latch

inner.latch:
  %inner.iv.next = add nuw nsw i64 %inner.iv, 1
  %exitcond = icmp eq i64 %inner.iv.next, 42
  br i1 %exitcond, label %inner.loopexit, label %inner.header

inner.sideexit:
  %exit.use = phi i64 [ %def, %bb1 ]
  br label %outer.latch

inner.loopexit:
  br label %outer.latch

outer.latch:
  %outer.iv.next = add nuw nsw i64 %outer.iv, 1
  %outer_exit_cond = icmp eq i64 %outer.iv.next, %N
  br i1 %outer_exit_cond, label %outer.loopexit, label %outer.header

outer.loopexit:
  call void @llvm.directive.region.exit(token %tok) [ "DIR.OMP.END.SIMD"()]
  br label %for.end7

for.end7:
  ret void
}

define dso_local void @exit_use(i64 %N, i64 *%a, i64 %mask_out_inner_loop) local_unnamed_addr #0 {
; CHECK-LABEL:  After predication and linearization
; CHECK-NEXT:    REGION: [[REGION0:region[0-9]+]]
; CHECK-NEXT:    [[BB0:BB[0-9]+]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB1:BB[0-9]+]]
; CHECK-NEXT:    no PREDECESSORS
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP0:%.*]] = induction-init{add} i64 0 i64 1
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP1:%.*]] = induction-init-step{add} i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB2:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_OUTER_IV:%.*]] = phi  [ i64 [[VP_OUTER_IV_NEXT:%.*]], [[BB3:BB[0-9]+]] ],  [ i64 [[VP0]], [[BB1]] ]
; CHECK-NEXT:    SUCCESSORS(1):[[BB4:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(2): [[BB3]] [[BB1]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB5:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB5]]:
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_PREV:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI_LIVE_OUT_BLEND:%.*]], [[BB6:BB[0-9]+]] ],  [ i32 undef, [[BB4]] ]
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_DEF_SSA_PHI_LIVE_OUT_PREV:%.*]] = phi  [ i64 [[VP_DEF_SSA_PHI_LIVE_OUT_BLEND:%.*]], [[BB6]] ],  [ i64 undef, [[BB4]] ]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_INNER_IV:%.*]] = phi  [ i64 [[VP_INNER_IV_NEXT_SSA_PHI:%.*]], [[BB6]] ],  [ i64 0, [[BB4]] ]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP2:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI:%.*]], [[BB6]] ],  [ i32 0, [[BB4]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_LOOP_MASK:%.*]] = phi  [ i1 true, [[BB4]] ],  [ i1 [[VP_LOOP_MASK_NEXT:%.*]], [[BB6]] ]
; CHECK-NEXT:    SUCCESSORS(1):[[BB7:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(2): [[BB6]] [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB7]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB8:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB5]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB8]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP3:%.*]] = block-predicate i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Uniform]   i64* [[VP_ARRAYIDX:%.*]] = getelementptr inbounds i64* [[A0:%.*]] i64 [[VP_INNER_IV]]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_LD:%.*]] = load i64* [[VP_ARRAYIDX]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_CMP:%.*]] = icmp i64 [[N0:%.*]] i64 42
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_CMP_NOT:%.*]] = not i1 [[VP_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB9:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB7]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB9]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB20_BR_VP_CMP_NOT:%.*]] = and i1 [[VP_LOOP_MASK]] i1 [[VP_CMP_NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB20_BR_VP_CMP:%.*]] = and i1 [[VP_LOOP_MASK]] i1 [[VP_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB10:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB8]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB10]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP4:%.*]] = block-predicate i1 [[VP_BB20_BR_VP_CMP_NOT]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB11:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB9]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB11]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP5:%.*]] = block-predicate i1 [[VP_BB20_BR_VP_CMP]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_SIDEEXIT_CMP:%.*]] = icmp i64 [[N0]] i64 13
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_SIDEEXIT_CMP_NOT:%.*]] = not i1 [[VP_SIDEEXIT_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB12:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB10]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB12]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP_NOT:%.*]] = and i1 [[VP_BB20_BR_VP_CMP]] i1 [[VP_SIDEEXIT_CMP_NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP:%.*]] = and i1 [[VP_BB20_BR_VP_CMP]] i1 [[VP_SIDEEXIT_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB13:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB11]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB13]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP6:%.*]] = or i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP_NOT]] i1 [[VP_BB20_BR_VP_CMP_NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP7:%.*]] = block-predicate i1 [[VP6]]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_DEF:%.*]] = add i64 [[N0]] i64 1
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_INNER_IV_NEXT:%.*]] = add i64 [[VP_INNER_IV]] i64 1
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_EXITCOND:%.*]] = icmp i64 [[VP_INNER_IV_NEXT]] i64 42
; CHECK-NEXT:    SUCCESSORS(1):[[INTERMEDIATE_BB0:intermediate.bb[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB12]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[INTERMEDIATE_BB0]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP8:%.*]] = block-predicate i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[NEW_LOOP_LATCH0:new.loop.latch[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB13]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[NEW_LOOP_LATCH0]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_INNER_IV_NEXT_SSA_PHI]] = phi  [ i64 [[VP_INNER_IV_NEXT]], [[BB13]] ],  [ i64 undef, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_DEF_SSA_PHI:%.*]] = phi  [ i64 [[VP_DEF]], [[BB13]] ],  [ i64 undef, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI]] = phi  [ i32 [[VP2]], [[BB13]] ],  [ i32 1, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_TAKE_BACKEDGE_COND:%.*]] = phi  [ i1 [[VP_EXITCOND]], [[BB13]] ],  [ i1 true, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP9:%.*]] = block-predicate i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB14:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[INTERMEDIATE_BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB14]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_TAKE_BACKEDGE_COND_NOT:%.*]] = not i1 [[VP_TAKE_BACKEDGE_COND]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_LOOP_MASK_NEXT]] = and i1 [[VP_TAKE_BACKEDGE_COND_NOT]] i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_DEF_SSA_PHI_LIVE_OUT_BLEND]] = select i1 [[VP_LOOP_MASK]] i64 [[VP_DEF_SSA_PHI]] i64 [[VP_DEF_SSA_PHI_LIVE_OUT_PREV]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_BLEND]] = select i1 [[VP_LOOP_MASK]] i32 [[VP_EXIT_ID_PHI]] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_PREV]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP10:%.*]] = all-zero-check i1 [[VP_LOOP_MASK_NEXT]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB6]]
; CHECK-NEXT:    PREDECESSORS(1): [[NEW_LOOP_LATCH0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB6]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:     Condition([[BB14]]): [DA: Uniform]   i1 [[VP10]] = all-zero-check i1 [[VP_LOOP_MASK_NEXT]]
; CHECK-NEXT:    SUCCESSORS(2):[[CASCADED_IF_BLOCK0:cascaded.if.block[0-9]+]](i1 [[VP10]]), [[BB5]](!i1 [[VP10]])
; CHECK-NEXT:    PREDECESSORS(1): [[BB14]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[CASCADED_IF_BLOCK0]]:
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_LCSSA:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI_LIVE_OUT_BLEND]], [[BB6]] ]
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_DEF_SSA_PHI_LIVE_OUT_LCSSA:%.*]] = phi  [ i64 [[VP_DEF_SSA_PHI_LIVE_OUT_BLEND]], [[BB6]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP11:%.*]] = icmp i32 [[VP_EXIT_ID_PHI_LIVE_OUT_LCSSA]] i32 1
; CHECK-NEXT:     [DA: Divergent] i1 [[VP__NOT:%.*]] = not i1 [[VP11]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB15:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB6]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB15]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB16:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[CASCADED_IF_BLOCK0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB16]]:
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_EXIT_USE:%.*]] = phi  [ i64 [[VP_DEF_SSA_PHI_LIVE_OUT_LCSSA]], [[BB15]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP12:%.*]] = block-predicate i1 [[VP__NOT]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB17:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB15]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB17]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP13:%.*]] = block-predicate i1 [[VP11]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB3]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB16]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB3]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_OUTER_IV_NEXT]] = add i64 [[VP_OUTER_IV]] i64 [[VP1]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_OUTER_EXIT_COND:%.*]] = icmp i64 [[VP_OUTER_IV_NEXT]] i64 [[N0]]
; CHECK-NEXT:    SUCCESSORS(2):[[BB18:BB[0-9]+]](i1 [[VP_OUTER_EXIT_COND]]), [[BB2]](!i1 [[VP_OUTER_EXIT_COND]])
; CHECK-NEXT:    PREDECESSORS(1): [[BB17]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB18]]:
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP14:%.*]] = induction-final{add} i64 0 i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB19:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB19]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    no SUCCESSORS
; CHECK-NEXT:    PREDECESSORS(1): [[BB18]]
; CHECK-EMPTY:
; CHECK-NEXT:    END Region([[REGION0]])
;
entry:
  %tok = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %outer.header

outer.header:
  %outer.iv = phi i64 [ %outer.iv.next, %outer.latch ], [ 0, %entry ]
  br label %inner.preheader

inner.preheader:
  br label %inner.header

inner.header:
  %inner.iv = phi i64 [ %inner.iv.next, %inner.latch ], [ 0, %inner.preheader ]
  %arrayidx = getelementptr inbounds i64, i64* %a, i64 %inner.iv
  %ld = load i64, i64* %arrayidx
  %cmp = icmp eq i64 %N, 42
  br i1 %cmp, label %bb1, label %bb2

bb1:
  %sideexit.cmp = icmp eq i64 %N, 13
  br i1 %sideexit.cmp, label %inner.sideexit, label %inner.latch

bb2:
  br label %inner.latch

inner.latch:
  %def = add nsw i64 %N, 1
  %inner.iv.next = add nuw nsw i64 %inner.iv, 1
  %exitcond = icmp eq i64 %inner.iv.next, 42
  br i1 %exitcond, label %inner.loopexit, label %inner.header

inner.sideexit:
  br label %outer.latch

inner.loopexit:
  %exit.use = phi i64 [ %def, %inner.latch ]
  br label %outer.latch

outer.latch:
  %outer.iv.next = add nuw nsw i64 %outer.iv, 1
  %outer_exit_cond = icmp eq i64 %outer.iv.next, %N
  br i1 %outer_exit_cond, label %outer.loopexit, label %outer.header

outer.loopexit:
  call void @llvm.directive.region.exit(token %tok) [ "DIR.OMP.END.SIMD"()]
  br label %for.end7

for.end7:
  ret void
}

define dso_local void @no_ssa_breakage(i64 %N, i64 *%a, i64 %mask_out_inner_loop) local_unnamed_addr #0 {
; CHECK-LABEL:  After predication and linearization
; CHECK-NEXT:    REGION: [[REGION0:region[0-9]+]]
; CHECK-NEXT:    [[BB0:BB[0-9]+]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB1:BB[0-9]+]]
; CHECK-NEXT:    no PREDECESSORS
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP0:%.*]] = induction-init{add} i64 0 i64 1
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP1:%.*]] = induction-init-step{add} i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB2:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_OUTER_IV:%.*]] = phi  [ i64 [[VP_OUTER_IV_NEXT:%.*]], [[BB3:BB[0-9]+]] ],  [ i64 [[VP0]], [[BB1]] ]
; CHECK-NEXT:    SUCCESSORS(1):[[BB4:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(2): [[BB3]] [[BB1]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB5:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB5]]:
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_PREV:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI_LIVE_OUT_BLEND:%.*]], [[BB6:BB[0-9]+]] ],  [ i32 undef, [[BB4]] ]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_INNER_IV:%.*]] = phi  [ i64 [[VP_INNER_IV_NEXT:%.*]], [[BB6]] ],  [ i64 0, [[BB4]] ]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP2:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI:%.*]], [[BB6]] ],  [ i32 0, [[BB4]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_LOOP_MASK:%.*]] = phi  [ i1 true, [[BB4]] ],  [ i1 [[VP_LOOP_MASK_NEXT:%.*]], [[BB6]] ]
; CHECK-NEXT:    SUCCESSORS(1):[[BB7:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(2): [[BB6]] [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB7]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB8:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB5]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB8]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP3:%.*]] = block-predicate i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_INNER_IV_NEXT]] = add i64 [[VP_INNER_IV]] i64 1
; CHECK-NEXT:     [DA: Uniform]   i64* [[VP_ARRAYIDX:%.*]] = getelementptr inbounds i64* [[A0:%.*]] i64 [[VP_INNER_IV]]
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP_LD:%.*]] = load i64* [[VP_ARRAYIDX]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_CMP:%.*]] = icmp i64 [[N0:%.*]] i64 42
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_CMP_NOT:%.*]] = not i1 [[VP_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB9:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB7]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB9]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB20_BR_VP_CMP_NOT:%.*]] = and i1 [[VP_LOOP_MASK]] i1 [[VP_CMP_NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB20_BR_VP_CMP:%.*]] = and i1 [[VP_LOOP_MASK]] i1 [[VP_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB10:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB8]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB10]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP4:%.*]] = block-predicate i1 [[VP_BB20_BR_VP_CMP_NOT]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB11:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB9]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB11]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP5:%.*]] = block-predicate i1 [[VP_BB20_BR_VP_CMP]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_SIDEEXIT_CMP:%.*]] = icmp i64 [[N0]] i64 13
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_SIDEEXIT_CMP_NOT:%.*]] = not i1 [[VP_SIDEEXIT_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB12:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB10]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB12]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP_NOT:%.*]] = and i1 [[VP_BB20_BR_VP_CMP]] i1 [[VP_SIDEEXIT_CMP_NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP:%.*]] = and i1 [[VP_BB20_BR_VP_CMP]] i1 [[VP_SIDEEXIT_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB13:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB11]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB13]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP6:%.*]] = or i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP_NOT]] i1 [[VP_BB20_BR_VP_CMP_NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP7:%.*]] = block-predicate i1 [[VP6]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_EXITCOND:%.*]] = icmp i64 [[VP_INNER_IV_NEXT]] i64 42
; CHECK-NEXT:    SUCCESSORS(1):[[INTERMEDIATE_BB0:intermediate.bb[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB12]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[INTERMEDIATE_BB0]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP8:%.*]] = block-predicate i1 [[VP_BB7_BR_VP_SIDEEXIT_CMP]]
; CHECK-NEXT:    SUCCESSORS(1):[[NEW_LOOP_LATCH0:new.loop.latch[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB13]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[NEW_LOOP_LATCH0]]:
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI]] = phi  [ i32 [[VP2]], [[BB13]] ],  [ i32 1, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_TAKE_BACKEDGE_COND:%.*]] = phi  [ i1 [[VP_EXITCOND]], [[BB13]] ],  [ i1 true, [[INTERMEDIATE_BB0]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP9:%.*]] = block-predicate i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB14:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[INTERMEDIATE_BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB14]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_TAKE_BACKEDGE_COND_NOT:%.*]] = not i1 [[VP_TAKE_BACKEDGE_COND]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_LOOP_MASK_NEXT]] = and i1 [[VP_TAKE_BACKEDGE_COND_NOT]] i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_BLEND]] = select i1 [[VP_LOOP_MASK]] i32 [[VP_EXIT_ID_PHI]] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_PREV]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP10:%.*]] = all-zero-check i1 [[VP_LOOP_MASK_NEXT]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB6]]
; CHECK-NEXT:    PREDECESSORS(1): [[NEW_LOOP_LATCH0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB6]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:     Condition([[BB14]]): [DA: Uniform]   i1 [[VP10]] = all-zero-check i1 [[VP_LOOP_MASK_NEXT]]
; CHECK-NEXT:    SUCCESSORS(2):[[CASCADED_IF_BLOCK0:cascaded.if.block[0-9]+]](i1 [[VP10]]), [[BB5]](!i1 [[VP10]])
; CHECK-NEXT:    PREDECESSORS(1): [[BB14]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[CASCADED_IF_BLOCK0]]:
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_EXIT_ID_PHI_LIVE_OUT_LCSSA:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI_LIVE_OUT_BLEND]], [[BB6]] ]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP11:%.*]] = icmp i32 [[VP_EXIT_ID_PHI_LIVE_OUT_LCSSA]] i32 1
; CHECK-NEXT:     [DA: Divergent] i1 [[VP__NOT:%.*]] = not i1 [[VP11]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB15:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB6]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB15]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB16:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[CASCADED_IF_BLOCK0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB16]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP12:%.*]] = block-predicate i1 [[VP__NOT]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB17:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB15]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB17]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP13:%.*]] = block-predicate i1 [[VP11]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB3]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB16]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB3]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP_OUTER_IV_NEXT]] = add i64 [[VP_OUTER_IV]] i64 [[VP1]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_OUTER_EXIT_COND:%.*]] = icmp i64 [[VP_OUTER_IV_NEXT]] i64 [[N0]]
; CHECK-NEXT:    SUCCESSORS(2):[[BB18:BB[0-9]+]](i1 [[VP_OUTER_EXIT_COND]]), [[BB2]](!i1 [[VP_OUTER_EXIT_COND]])
; CHECK-NEXT:    PREDECESSORS(1): [[BB17]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB18]]:
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP14:%.*]] = induction-final{add} i64 0 i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB19:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB19]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    no SUCCESSORS
; CHECK-NEXT:    PREDECESSORS(1): [[BB18]]
; CHECK-EMPTY:
; CHECK-NEXT:    END Region([[REGION0]])
;
entry:
  %tok = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %outer.header

outer.header:
  %outer.iv = phi i64 [ %outer.iv.next, %outer.latch ], [ 0, %entry ]
  br label %inner.preheader

inner.preheader:
  br label %inner.header

inner.header:
  %inner.iv = phi i64 [ %inner.iv.next, %inner.latch ], [ 0, %inner.preheader ]
  %inner.iv.next = add nuw nsw i64 %inner.iv, 1
  %arrayidx = getelementptr inbounds i64, i64* %a, i64 %inner.iv
  %ld = load i64, i64* %arrayidx
  %cmp = icmp eq i64 %N, 42
  br i1 %cmp, label %bb1, label %bb2

bb1:
  %sideexit.cmp = icmp eq i64 %N, 13
  br i1 %sideexit.cmp, label %inner.sideexit, label %inner.latch

bb2:
  br label %inner.latch

inner.latch:
  %exitcond = icmp eq i64 %inner.iv.next, 42
  br i1 %exitcond, label %inner.loopexit, label %inner.header

inner.sideexit:
  br label %outer.latch

inner.loopexit:
  br label %outer.latch

outer.latch:
  %outer.iv.next = add nuw nsw i64 %outer.iv, 1
  %outer_exit_cond = icmp eq i64 %outer.iv.next, %N
  br i1 %outer_exit_cond, label %outer.loopexit, label %outer.header

outer.loopexit:
  call void @llvm.directive.region.exit(token %tok) [ "DIR.OMP.END.SIMD"()]
  br label %for.end7

for.end7:
  ret void
}
attributes #0 = { norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.ident = !{!0}

!0 = !{!"clang version 4.0.0 (branches/vpo 20869)"}
!1 = !{!2, !2, i64 0}
!2 = !{!"long", !3, i64 0}
!3 = !{!"omnipotent char", !4, i64 0}
!4 = !{!"Simple C/C++ TBAA"}
