<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="USB_to_SSD.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="USB_to_SSD_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="USB_to_SSD_top.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="USB_to_SSD_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="USB_to_SSD_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="USB_to_SSD_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="USB_to_SSD_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="USB_to_SSD_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="USB_to_SSD_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="USB_to_SSD_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="USB_to_SSD_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="USB_to_SSD_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="USB_to_SSD_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="USB_to_SSD_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="USB_to_SSD_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="USB_to_SSD_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="USB_to_SSD_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="USB_to_SSD_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="USB_to_SSD_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="USB_to_SSD_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="USB_to_SSD_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="USB_to_SSD_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="USB_to_SSD_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="USB_to_SSD_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="USB_to_SSD_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="USB_to_SSD_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="USB_to_SSD_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="USB_to_SSD_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="USB_to_SSD_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="USB_to_SSD_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="USB_to_SSD_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="USB_to_SSD_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="USB_to_SSD_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="USB_to_SSD_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="USB_to_SSD_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="USB_to_SSD_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="USB_to_SSD_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="USB_to_SSD_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="USB_to_SSD_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="USB_to_SSD_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tranLoc_TOP_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tranLoc_TOP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tranLoc_TOP_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1539553123" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1539553123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539553123" xil_pn:in_ck="3230064685428554111" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1539553123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BinaryToDecimal.vhd"/>
      <outfile xil_pn:name="SSD_display.vhd"/>
      <outfile xil_pn:name="USB_to_SSD_top.vhd"/>
      <outfile xil_pn:name="avr_interface.v"/>
      <outfile xil_pn:name="cclk_detector.v"/>
      <outfile xil_pn:name="process_trigger.vhd"/>
      <outfile xil_pn:name="serial_rx.v"/>
      <outfile xil_pn:name="serial_tx.v"/>
      <outfile xil_pn:name="spi_slave.v"/>
      <outfile xil_pn:name="syncBit_en.vhd"/>
      <outfile xil_pn:name="tranLoc_TOP.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1539553123" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1388156330509139864" xil_pn:start_ts="1539553123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539553123" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3804185229631150874" xil_pn:start_ts="1539553123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539553123" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1878429623336631416" xil_pn:start_ts="1539553123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539553123" xil_pn:in_ck="3230064685428554111" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1539553123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BinaryToDecimal.vhd"/>
      <outfile xil_pn:name="SSD_display.vhd"/>
      <outfile xil_pn:name="USB_to_SSD_top.vhd"/>
      <outfile xil_pn:name="avr_interface.v"/>
      <outfile xil_pn:name="cclk_detector.v"/>
      <outfile xil_pn:name="process_trigger.vhd"/>
      <outfile xil_pn:name="serial_rx.v"/>
      <outfile xil_pn:name="serial_tx.v"/>
      <outfile xil_pn:name="spi_slave.v"/>
      <outfile xil_pn:name="syncBit_en.vhd"/>
      <outfile xil_pn:name="tranLoc_TOP.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1539553126" xil_pn:in_ck="3230064685428554111" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4236428119680247011" xil_pn:start_ts="1539553123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tranLoc_TOP_beh.prj"/>
      <outfile xil_pn:name="tranLoc_TOP_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1539553126" xil_pn:in_ck="-2554010348144947916" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="732804871632201680" xil_pn:start_ts="1539553126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tranLoc_TOP_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1539550797" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1539550797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539550797" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-211268467040271992" xil_pn:start_ts="1539550797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539550797" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1878429623336631416" xil_pn:start_ts="1539550797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539550797" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1539550797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539550797" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3432987455635416950" xil_pn:start_ts="1539550797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539550797" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1539550797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539550797" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5527299136537769662" xil_pn:start_ts="1539550797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539552624" xil_pn:in_ck="3230064685428554111" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1116260806936457007" xil_pn:start_ts="1539552617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="USB_to_SSD_top.lso"/>
      <outfile xil_pn:name="USB_to_SSD_top.ngc"/>
      <outfile xil_pn:name="USB_to_SSD_top.ngr"/>
      <outfile xil_pn:name="USB_to_SSD_top.prj"/>
      <outfile xil_pn:name="USB_to_SSD_top.stx"/>
      <outfile xil_pn:name="USB_to_SSD_top.syr"/>
      <outfile xil_pn:name="USB_to_SSD_top.xst"/>
      <outfile xil_pn:name="USB_to_SSD_top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1539552092" xil_pn:in_ck="7034382778901150141" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6015449500164743551" xil_pn:start_ts="1539552092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539552628" xil_pn:in_ck="1420365804107706090" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1509870512987100867" xil_pn:start_ts="1539552624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="USB_to_SSD_top.bld"/>
      <outfile xil_pn:name="USB_to_SSD_top.ngd"/>
      <outfile xil_pn:name="USB_to_SSD_top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1539552636" xil_pn:in_ck="-5506582333997713013" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1539552628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="USB_to_SSD_top.pcf"/>
      <outfile xil_pn:name="USB_to_SSD_top_map.map"/>
      <outfile xil_pn:name="USB_to_SSD_top_map.mrp"/>
      <outfile xil_pn:name="USB_to_SSD_top_map.ncd"/>
      <outfile xil_pn:name="USB_to_SSD_top_map.ngm"/>
      <outfile xil_pn:name="USB_to_SSD_top_map.xrpt"/>
      <outfile xil_pn:name="USB_to_SSD_top_summary.xml"/>
      <outfile xil_pn:name="USB_to_SSD_top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1539552645" xil_pn:in_ck="-7799359027792139964" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1539552636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="USB_to_SSD_top.ncd"/>
      <outfile xil_pn:name="USB_to_SSD_top.pad"/>
      <outfile xil_pn:name="USB_to_SSD_top.par"/>
      <outfile xil_pn:name="USB_to_SSD_top.ptwx"/>
      <outfile xil_pn:name="USB_to_SSD_top.unroutes"/>
      <outfile xil_pn:name="USB_to_SSD_top.xpi"/>
      <outfile xil_pn:name="USB_to_SSD_top_pad.csv"/>
      <outfile xil_pn:name="USB_to_SSD_top_pad.txt"/>
      <outfile xil_pn:name="USB_to_SSD_top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1539552695" xil_pn:in_ck="2772801293622692490" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="6587536580693756888" xil_pn:start_ts="1539552691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="USB_to_SSD_top.bgn"/>
      <outfile xil_pn:name="USB_to_SSD_top.bin"/>
      <outfile xil_pn:name="USB_to_SSD_top.bit"/>
      <outfile xil_pn:name="USB_to_SSD_top.drc"/>
      <outfile xil_pn:name="USB_to_SSD_top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1539552645" xil_pn:in_ck="4960112284149579399" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1539552642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="USB_to_SSD_top.twr"/>
      <outfile xil_pn:name="USB_to_SSD_top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
