{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479795168573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479795168577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 01:12:48 2016 " "Processing started: Tue Nov 22 01:12:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479795168577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795168577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795168577 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1479795168913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_4-SYN " "Found design unit 1: shift_register_4-SYN" {  } { { "shift_register_4.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/shift_register_4.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179301 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_4 " "Found entity 1: shift_register_4" {  } { { "shift_register_4.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/shift_register_4.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmittop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xmittop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xmitTop-rtl " "Found design unit 1: xmitTop-rtl" {  } { { "xmitTop.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/xmitTop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179302 ""} { "Info" "ISGN_ENTITY_NAME" "1 xmitTop " "Found entity 1: xmitTop" {  } { { "xmitTop.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/xmitTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179302 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"or\";  expecting \")\", or \",\" in_FSM.vhd(172) " "VHDL syntax error at in_FSM.vhd(172) near text \"or\";  expecting \")\", or \",\"" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 172 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file in_fsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179304 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main_FSM.v " "Can't analyze file -- file main_FSM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1479795179306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_8-SYN " "Found design unit 1: fifo_8-SYN" {  } { { "fifo_8.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179307 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_8 " "Found entity 1: fifo_8" {  } { { "fifo_8.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179307 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "input_fsm.vhd " "Can't analyze file -- file input_fsm.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1479795179309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FSM-rtl " "Found design unit 1: out_FSM-rtl" {  } { { "out_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/out_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179310 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FSM " "Found entity 1: out_FSM" {  } { { "out_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/out_FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer-SYN " "Found design unit 1: output_buffer-SYN" {  } { { "output_buffer.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/output_buffer.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179312 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Found entity 1: output_buffer" {  } { { "output_buffer.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/output_buffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fsm_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_FSM_tester " "Found entity 1: out_FSM_tester" {  } { { "out_FSM_tester.v" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/out_FSM_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inbuff-SYN " "Found design unit 1: inbuff-SYN" {  } { { "inbuff.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179314 ""} { "Info" "ISGN_ENTITY_NAME" "1 inbuff " "Found entity 1: inbuff" {  } { { "inbuff.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inBuffer-arch " "Found design unit 1: inBuffer-arch" {  } { { "inBuffer.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179315 ""} { "Info" "ISGN_ENTITY_NAME" "1 inBuffer " "Found entity 1: inBuffer" {  } { { "inBuffer.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuffcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuffcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inbuffcon-SYN " "Found design unit 1: inbuffcon-SYN" {  } { { "inbuffcon.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179317 ""} { "Info" "ISGN_ENTITY_NAME" "1 inbuffcon " "Found entity 1: inbuffcon" {  } { { "inbuffcon.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_1-SYN " "Found design unit 1: fifo_1-SYN" {  } { { "FIFO_1.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/FIFO_1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179318 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_1 " "Found entity 1: FIFO_1" {  } { { "FIFO_1.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/FIFO_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479795179318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179318 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "928 " "Peak virtual memory: 928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479795179421 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 22 01:12:59 2016 " "Processing ended: Tue Nov 22 01:12:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479795179421 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479795179421 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479795179421 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479795179421 ""}
