library ieee;
use ieee.std_logic_1164.all;

entity cnt_4 is
	port(
		rst : in std_logic;
		clk : in std_logic;
		ena : in std_logic;
		value : out std_logic_vector 
		);
end cnt_4;

