INFO: [VRFC 10-2263] Analyzing Verilog file "M:/2010/IVBO-11-23/Timur_Tuk/actual_laba/laba2/laba2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/2010/IVBO-11-23/Timur_Tuk/actual_laba/laba2/laba2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/2010/IVBO-11-23/Timur_Tuk/actual_laba/laba2/laba2.srcs/sources_1/new/dtrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dtrigger
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/2010/IVBO-11-23/Timur_Tuk/actual_laba/laba2/laba2.srcs/sources_1/new/filtercon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filtercon
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/2010/IVBO-11-23/Timur_Tuk/actual_laba/laba2/laba2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/2010/IVBO-11-23/Timur_Tuk/actual_laba/laba2/laba2.srcs/sources_1/new/sevensegmetled.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentLED
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/2010/IVBO-11-23/Timur_Tuk/actual_laba/laba2/laba2.srcs/sources_1/new/synchro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchro
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/2010/IVBO-11-23/Timur_Tuk/actual_laba/laba2/laba2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
