Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jan 29 05:08:35 2022
| Host         : WIN-544SHHHOI8Q running 64-bit major release  (build 9200)
| Command      : report_methodology -file urllc_fifo_receiver_wrapper_methodology_drc_routed.rpt -pb urllc_fifo_receiver_wrapper_methodology_drc_routed.pb -rpx urllc_fifo_receiver_wrapper_methodology_drc_routed.rpx
| Design       : urllc_fifo_receiver_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_urllc_fifo_receiver_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 339
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                     | 273        |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin       | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 36         |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 13         |
| TIMING-20 | Warning          | Non-clocked latch                               | 16         |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/PSCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ack_reg1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ack_reg2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/basic_trigger_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/en_adv_trigger_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/next_state_ila_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/last_din_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/prev_cap_done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/yes_output_reg.dout_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/yes_output_reg.dout_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/yes_output_reg.dout_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/yes_output_reg.dout_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/yes_output_reg.dout_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/yes_output_reg.dout_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/sync_reg1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/sync_reg2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/trig_in_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/trig_out_ack_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1 is created on an inappropriate internal pin urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_C/CLR
urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X67Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X67Y49 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X66Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X67Y53 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X75Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X71Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X74Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X73Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4] in site SLICE_X72Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5] in site SLICE_X70Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X58Y49 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X59Y49 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X57Y49 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC cannot be properly analyzed as its control pin urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>


