
TWITest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000040c8  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000840c8  000840c8  0000c0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a4  20070000  000840d0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000017c  200709a4  00084a74  000109a4  2**2
                  ALLOC
  4 .stack        00002000  20070b20  00084bf0  000109a4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000c690  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002565  00000000  00000000  0001d0b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004a5a  00000000  00000000  0001f61d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a68  00000000  00000000  00024077  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000950  00000000  00000000  00024adf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001890f  00000000  00000000  0002542f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000efa9  00000000  00000000  0003dd3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000635c1  00000000  00000000  0004cce7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000208c  00000000  00000000  000b02a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b20 	.word	0x20072b20
   80004:	00080a59 	.word	0x00080a59
   80008:	00080a55 	.word	0x00080a55
   8000c:	00080a55 	.word	0x00080a55
   80010:	00080a55 	.word	0x00080a55
   80014:	00080a55 	.word	0x00080a55
   80018:	00080a55 	.word	0x00080a55
	...
   8002c:	00080a55 	.word	0x00080a55
   80030:	00080a55 	.word	0x00080a55
   80034:	00000000 	.word	0x00000000
   80038:	00080a55 	.word	0x00080a55
   8003c:	00080a55 	.word	0x00080a55
   80040:	00080a55 	.word	0x00080a55
   80044:	00080a55 	.word	0x00080a55
   80048:	00080a55 	.word	0x00080a55
   8004c:	00080a55 	.word	0x00080a55
   80050:	00080a55 	.word	0x00080a55
   80054:	00080a55 	.word	0x00080a55
   80058:	00080a55 	.word	0x00080a55
   8005c:	00080a55 	.word	0x00080a55
   80060:	00080a55 	.word	0x00080a55
   80064:	00080a55 	.word	0x00080a55
   80068:	00000000 	.word	0x00000000
   8006c:	000805e5 	.word	0x000805e5
   80070:	000805f9 	.word	0x000805f9
   80074:	0008060d 	.word	0x0008060d
   80078:	00080621 	.word	0x00080621
	...
   80084:	00080c75 	.word	0x00080c75
   80088:	00080a55 	.word	0x00080a55
   8008c:	00080a55 	.word	0x00080a55
   80090:	00080a55 	.word	0x00080a55
   80094:	00080a55 	.word	0x00080a55
   80098:	00080a55 	.word	0x00080a55
   8009c:	00080a55 	.word	0x00080a55
   800a0:	00080a55 	.word	0x00080a55
   800a4:	00000000 	.word	0x00000000
   800a8:	00080a55 	.word	0x00080a55
   800ac:	00080a55 	.word	0x00080a55
   800b0:	00080a55 	.word	0x00080a55
   800b4:	00080a55 	.word	0x00080a55
   800b8:	00080a55 	.word	0x00080a55
   800bc:	00080a55 	.word	0x00080a55
   800c0:	00080a55 	.word	0x00080a55
   800c4:	00080a55 	.word	0x00080a55
   800c8:	00080a55 	.word	0x00080a55
   800cc:	00080a55 	.word	0x00080a55
   800d0:	00080a55 	.word	0x00080a55
   800d4:	00080a55 	.word	0x00080a55
   800d8:	00080a55 	.word	0x00080a55
   800dc:	00080a55 	.word	0x00080a55
   800e0:	00080a55 	.word	0x00080a55
   800e4:	00080a55 	.word	0x00080a55
   800e8:	00080a55 	.word	0x00080a55
   800ec:	00080a55 	.word	0x00080a55
   800f0:	00080a55 	.word	0x00080a55

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a4 	.word	0x200709a4
   80110:	00000000 	.word	0x00000000
   80114:	000840d0 	.word	0x000840d0

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	000840d0 	.word	0x000840d0
   8013c:	200709a8 	.word	0x200709a8
   80140:	000840d0 	.word	0x000840d0
   80144:	00000000 	.word	0x00000000

00080148 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80148:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8014a:	480e      	ldr	r0, [pc, #56]	; (80184 <sysclk_init+0x3c>)
   8014c:	4b0e      	ldr	r3, [pc, #56]	; (80188 <sysclk_init+0x40>)
   8014e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80150:	2000      	movs	r0, #0
   80152:	213e      	movs	r1, #62	; 0x3e
   80154:	4b0d      	ldr	r3, [pc, #52]	; (8018c <sysclk_init+0x44>)
   80156:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80158:	4c0d      	ldr	r4, [pc, #52]	; (80190 <sysclk_init+0x48>)
   8015a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8015c:	2800      	cmp	r0, #0
   8015e:	d0fc      	beq.n	8015a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80160:	4b0c      	ldr	r3, [pc, #48]	; (80194 <sysclk_init+0x4c>)
   80162:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80164:	4a0c      	ldr	r2, [pc, #48]	; (80198 <sysclk_init+0x50>)
   80166:	4b0d      	ldr	r3, [pc, #52]	; (8019c <sysclk_init+0x54>)
   80168:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8016a:	4c0d      	ldr	r4, [pc, #52]	; (801a0 <sysclk_init+0x58>)
   8016c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8016e:	2800      	cmp	r0, #0
   80170:	d0fc      	beq.n	8016c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80172:	2010      	movs	r0, #16
   80174:	4b0b      	ldr	r3, [pc, #44]	; (801a4 <sysclk_init+0x5c>)
   80176:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80178:	4b0b      	ldr	r3, [pc, #44]	; (801a8 <sysclk_init+0x60>)
   8017a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8017c:	4801      	ldr	r0, [pc, #4]	; (80184 <sysclk_init+0x3c>)
   8017e:	4b02      	ldr	r3, [pc, #8]	; (80188 <sysclk_init+0x40>)
   80180:	4798      	blx	r3
   80182:	bd10      	pop	{r4, pc}
   80184:	0501bd00 	.word	0x0501bd00
   80188:	200700a5 	.word	0x200700a5
   8018c:	00080699 	.word	0x00080699
   80190:	000806ed 	.word	0x000806ed
   80194:	000806fd 	.word	0x000806fd
   80198:	200d3f01 	.word	0x200d3f01
   8019c:	400e0600 	.word	0x400e0600
   801a0:	0008070d 	.word	0x0008070d
   801a4:	00080635 	.word	0x00080635
   801a8:	00080b09 	.word	0x00080b09

000801ac <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   801ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   801b0:	b083      	sub	sp, #12
   801b2:	4605      	mov	r5, r0
	while (len) {
   801b4:	4690      	mov	r8, r2
   801b6:	2a00      	cmp	r2, #0
   801b8:	d047      	beq.n	8024a <usart_serial_read_packet+0x9e>
   801ba:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   801bc:	4f25      	ldr	r7, [pc, #148]	; (80254 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   801be:	4c26      	ldr	r4, [pc, #152]	; (80258 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   801c0:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8026c <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   801c4:	f8df b094 	ldr.w	fp, [pc, #148]	; 8025c <usart_serial_read_packet+0xb0>
   801c8:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   801cc:	2300      	movs	r3, #0
   801ce:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   801d0:	4b22      	ldr	r3, [pc, #136]	; (8025c <usart_serial_read_packet+0xb0>)
   801d2:	429d      	cmp	r5, r3
   801d4:	d106      	bne.n	801e4 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   801d6:	4658      	mov	r0, fp
   801d8:	4649      	mov	r1, r9
   801da:	4b21      	ldr	r3, [pc, #132]	; (80260 <usart_serial_read_packet+0xb4>)
   801dc:	4798      	blx	r3
   801de:	2800      	cmp	r0, #0
   801e0:	d1f9      	bne.n	801d6 <usart_serial_read_packet+0x2a>
   801e2:	e019      	b.n	80218 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   801e4:	4b1f      	ldr	r3, [pc, #124]	; (80264 <usart_serial_read_packet+0xb8>)
   801e6:	429d      	cmp	r5, r3
   801e8:	d109      	bne.n	801fe <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   801ea:	4699      	mov	r9, r3
   801ec:	4648      	mov	r0, r9
   801ee:	a901      	add	r1, sp, #4
   801f0:	47a0      	blx	r4
   801f2:	2800      	cmp	r0, #0
   801f4:	d1fa      	bne.n	801ec <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   801f6:	9b01      	ldr	r3, [sp, #4]
   801f8:	f806 3c01 	strb.w	r3, [r6, #-1]
   801fc:	e017      	b.n	8022e <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   801fe:	4b1a      	ldr	r3, [pc, #104]	; (80268 <usart_serial_read_packet+0xbc>)
   80200:	429d      	cmp	r5, r3
   80202:	d109      	bne.n	80218 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   80204:	4699      	mov	r9, r3
   80206:	4648      	mov	r0, r9
   80208:	a901      	add	r1, sp, #4
   8020a:	47a0      	blx	r4
   8020c:	2800      	cmp	r0, #0
   8020e:	d1fa      	bne.n	80206 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   80210:	9b01      	ldr	r3, [sp, #4]
   80212:	f806 3c01 	strb.w	r3, [r6, #-1]
   80216:	e014      	b.n	80242 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80218:	4555      	cmp	r5, sl
   8021a:	d108      	bne.n	8022e <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   8021c:	4650      	mov	r0, sl
   8021e:	a901      	add	r1, sp, #4
   80220:	47a0      	blx	r4
   80222:	2800      	cmp	r0, #0
   80224:	d1fa      	bne.n	8021c <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   80226:	9b01      	ldr	r3, [sp, #4]
   80228:	f806 3c01 	strb.w	r3, [r6, #-1]
   8022c:	e009      	b.n	80242 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8022e:	42bd      	cmp	r5, r7
   80230:	d107      	bne.n	80242 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   80232:	4638      	mov	r0, r7
   80234:	a901      	add	r1, sp, #4
   80236:	47a0      	blx	r4
   80238:	2800      	cmp	r0, #0
   8023a:	d1fa      	bne.n	80232 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   8023c:	9b01      	ldr	r3, [sp, #4]
   8023e:	f806 3c01 	strb.w	r3, [r6, #-1]
   80242:	3601      	adds	r6, #1
   80244:	f1b8 0801 	subs.w	r8, r8, #1
   80248:	d1be      	bne.n	801c8 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   8024a:	2000      	movs	r0, #0
   8024c:	b003      	add	sp, #12
   8024e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80252:	bf00      	nop
   80254:	400a4000 	.word	0x400a4000
   80258:	00080a3d 	.word	0x00080a3d
   8025c:	400e0800 	.word	0x400e0800
   80260:	00080a15 	.word	0x00080a15
   80264:	40098000 	.word	0x40098000
   80268:	4009c000 	.word	0x4009c000
   8026c:	400a0000 	.word	0x400a0000

00080270 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80274:	460c      	mov	r4, r1
   80276:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80278:	b960      	cbnz	r0, 80294 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   8027a:	2a00      	cmp	r2, #0
   8027c:	dd0e      	ble.n	8029c <_read+0x2c>
   8027e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80280:	4e09      	ldr	r6, [pc, #36]	; (802a8 <_read+0x38>)
   80282:	4d0a      	ldr	r5, [pc, #40]	; (802ac <_read+0x3c>)
   80284:	6830      	ldr	r0, [r6, #0]
   80286:	4621      	mov	r1, r4
   80288:	682b      	ldr	r3, [r5, #0]
   8028a:	4798      	blx	r3
		ptr++;
   8028c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8028e:	42bc      	cmp	r4, r7
   80290:	d1f8      	bne.n	80284 <_read+0x14>
   80292:	e006      	b.n	802a2 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80294:	f04f 30ff 	mov.w	r0, #4294967295
   80298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   8029c:	2000      	movs	r0, #0
   8029e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   802a2:	4640      	mov	r0, r8
	}
	return nChars;
}
   802a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   802a8:	20070b18 	.word	0x20070b18
   802ac:	20070b10 	.word	0x20070b10

000802b0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   802b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   802b4:	460e      	mov	r6, r1
   802b6:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   802b8:	3801      	subs	r0, #1
   802ba:	2802      	cmp	r0, #2
   802bc:	d80f      	bhi.n	802de <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   802be:	b192      	cbz	r2, 802e6 <_write+0x36>
   802c0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   802c2:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80300 <_write+0x50>
   802c6:	4f0d      	ldr	r7, [pc, #52]	; (802fc <_write+0x4c>)
   802c8:	f8d8 0000 	ldr.w	r0, [r8]
   802cc:	5d31      	ldrb	r1, [r6, r4]
   802ce:	683b      	ldr	r3, [r7, #0]
   802d0:	4798      	blx	r3
   802d2:	2800      	cmp	r0, #0
   802d4:	db0a      	blt.n	802ec <_write+0x3c>
			return -1;
		}
		++nChars;
   802d6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   802d8:	42a5      	cmp	r5, r4
   802da:	d1f5      	bne.n	802c8 <_write+0x18>
   802dc:	e00a      	b.n	802f4 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   802de:	f04f 30ff 	mov.w	r0, #4294967295
   802e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   802e6:	2000      	movs	r0, #0
   802e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   802ec:	f04f 30ff 	mov.w	r0, #4294967295
   802f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   802f4:	4620      	mov	r0, r4
	}
	return nChars;
}
   802f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   802fa:	bf00      	nop
   802fc:	20070b14 	.word	0x20070b14
   80300:	20070b18 	.word	0x20070b18

00080304 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80304:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80306:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8030a:	4b12      	ldr	r3, [pc, #72]	; (80354 <board_init+0x50>)
   8030c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8030e:	200b      	movs	r0, #11
   80310:	4c11      	ldr	r4, [pc, #68]	; (80358 <board_init+0x54>)
   80312:	47a0      	blx	r4
   80314:	200c      	movs	r0, #12
   80316:	47a0      	blx	r4
   80318:	200d      	movs	r0, #13
   8031a:	47a0      	blx	r4
   8031c:	200e      	movs	r0, #14
   8031e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80320:	203b      	movs	r0, #59	; 0x3b
   80322:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80326:	4c0d      	ldr	r4, [pc, #52]	; (8035c <board_init+0x58>)
   80328:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8032a:	2055      	movs	r0, #85	; 0x55
   8032c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80330:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80332:	2056      	movs	r0, #86	; 0x56
   80334:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80338:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8033a:	2068      	movs	r0, #104	; 0x68
   8033c:	4908      	ldr	r1, [pc, #32]	; (80360 <board_init+0x5c>)
   8033e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80340:	205c      	movs	r0, #92	; 0x5c
   80342:	4908      	ldr	r1, [pc, #32]	; (80364 <board_init+0x60>)
   80344:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80346:	4808      	ldr	r0, [pc, #32]	; (80368 <board_init+0x64>)
   80348:	f44f 7140 	mov.w	r1, #768	; 0x300
   8034c:	4a07      	ldr	r2, [pc, #28]	; (8036c <board_init+0x68>)
   8034e:	4b08      	ldr	r3, [pc, #32]	; (80370 <board_init+0x6c>)
   80350:	4798      	blx	r3
   80352:	bd10      	pop	{r4, pc}
   80354:	400e1a50 	.word	0x400e1a50
   80358:	0008071d 	.word	0x0008071d
   8035c:	00080419 	.word	0x00080419
   80360:	28000079 	.word	0x28000079
   80364:	28000001 	.word	0x28000001
   80368:	400e0e00 	.word	0x400e0e00
   8036c:	08000001 	.word	0x08000001
   80370:	000804ed 	.word	0x000804ed

00080374 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80374:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80376:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8037a:	d016      	beq.n	803aa <pio_set_peripheral+0x36>
   8037c:	d804      	bhi.n	80388 <pio_set_peripheral+0x14>
   8037e:	b1c1      	cbz	r1, 803b2 <pio_set_peripheral+0x3e>
   80380:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80384:	d00a      	beq.n	8039c <pio_set_peripheral+0x28>
   80386:	e013      	b.n	803b0 <pio_set_peripheral+0x3c>
   80388:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8038c:	d011      	beq.n	803b2 <pio_set_peripheral+0x3e>
   8038e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80392:	d00e      	beq.n	803b2 <pio_set_peripheral+0x3e>
   80394:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80398:	d10a      	bne.n	803b0 <pio_set_peripheral+0x3c>
   8039a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8039c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8039e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   803a0:	400b      	ands	r3, r1
   803a2:	ea23 0302 	bic.w	r3, r3, r2
   803a6:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   803a8:	e002      	b.n	803b0 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   803aa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   803ac:	4313      	orrs	r3, r2
   803ae:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   803b0:	6042      	str	r2, [r0, #4]
   803b2:	4770      	bx	lr

000803b4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   803b4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803b6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   803ba:	bf14      	ite	ne
   803bc:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803be:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   803c0:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   803c4:	bf14      	ite	ne
   803c6:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   803c8:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   803ca:	f012 0f02 	tst.w	r2, #2
   803ce:	d002      	beq.n	803d6 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   803d0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   803d4:	e004      	b.n	803e0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   803d6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   803da:	bf18      	it	ne
   803dc:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   803e0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   803e2:	6001      	str	r1, [r0, #0]
   803e4:	4770      	bx	lr
   803e6:	bf00      	nop

000803e8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   803e8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   803ea:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803ec:	9c01      	ldr	r4, [sp, #4]
   803ee:	b10c      	cbz	r4, 803f4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   803f0:	6641      	str	r1, [r0, #100]	; 0x64
   803f2:	e000      	b.n	803f6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803f4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   803f6:	b10b      	cbz	r3, 803fc <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   803f8:	6501      	str	r1, [r0, #80]	; 0x50
   803fa:	e000      	b.n	803fe <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   803fc:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   803fe:	b10a      	cbz	r2, 80404 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80400:	6301      	str	r1, [r0, #48]	; 0x30
   80402:	e000      	b.n	80406 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80404:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80406:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80408:	6001      	str	r1, [r0, #0]
}
   8040a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8040e:	4770      	bx	lr

00080410 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80410:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80412:	4770      	bx	lr

00080414 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80414:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80416:	4770      	bx	lr

00080418 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80418:	b570      	push	{r4, r5, r6, lr}
   8041a:	b082      	sub	sp, #8
   8041c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8041e:	0944      	lsrs	r4, r0, #5
   80420:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80424:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80428:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8042a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8042e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80432:	d030      	beq.n	80496 <pio_configure_pin+0x7e>
   80434:	d806      	bhi.n	80444 <pio_configure_pin+0x2c>
   80436:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8043a:	d00a      	beq.n	80452 <pio_configure_pin+0x3a>
   8043c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80440:	d018      	beq.n	80474 <pio_configure_pin+0x5c>
   80442:	e049      	b.n	804d8 <pio_configure_pin+0xc0>
   80444:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80448:	d030      	beq.n	804ac <pio_configure_pin+0x94>
   8044a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8044e:	d02d      	beq.n	804ac <pio_configure_pin+0x94>
   80450:	e042      	b.n	804d8 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80452:	f000 001f 	and.w	r0, r0, #31
   80456:	2401      	movs	r4, #1
   80458:	4084      	lsls	r4, r0
   8045a:	4630      	mov	r0, r6
   8045c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80460:	4622      	mov	r2, r4
   80462:	4b1f      	ldr	r3, [pc, #124]	; (804e0 <pio_configure_pin+0xc8>)
   80464:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80466:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8046a:	bf14      	ite	ne
   8046c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8046e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80470:	2001      	movs	r0, #1
   80472:	e032      	b.n	804da <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80474:	f000 001f 	and.w	r0, r0, #31
   80478:	2401      	movs	r4, #1
   8047a:	4084      	lsls	r4, r0
   8047c:	4630      	mov	r0, r6
   8047e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80482:	4622      	mov	r2, r4
   80484:	4b16      	ldr	r3, [pc, #88]	; (804e0 <pio_configure_pin+0xc8>)
   80486:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80488:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8048c:	bf14      	ite	ne
   8048e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80490:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80492:	2001      	movs	r0, #1
   80494:	e021      	b.n	804da <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80496:	f000 011f 	and.w	r1, r0, #31
   8049a:	2401      	movs	r4, #1
   8049c:	4630      	mov	r0, r6
   8049e:	fa04 f101 	lsl.w	r1, r4, r1
   804a2:	462a      	mov	r2, r5
   804a4:	4b0f      	ldr	r3, [pc, #60]	; (804e4 <pio_configure_pin+0xcc>)
   804a6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   804a8:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   804aa:	e016      	b.n	804da <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   804ac:	f000 011f 	and.w	r1, r0, #31
   804b0:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   804b2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   804b6:	ea05 0304 	and.w	r3, r5, r4
   804ba:	9300      	str	r3, [sp, #0]
   804bc:	4630      	mov	r0, r6
   804be:	fa04 f101 	lsl.w	r1, r4, r1
   804c2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   804c6:	bf14      	ite	ne
   804c8:	2200      	movne	r2, #0
   804ca:	2201      	moveq	r2, #1
   804cc:	f3c5 0380 	ubfx	r3, r5, #2, #1
   804d0:	4d05      	ldr	r5, [pc, #20]	; (804e8 <pio_configure_pin+0xd0>)
   804d2:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   804d4:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   804d6:	e000      	b.n	804da <pio_configure_pin+0xc2>

	default:
		return 0;
   804d8:	2000      	movs	r0, #0
	}

	return 1;
}
   804da:	b002      	add	sp, #8
   804dc:	bd70      	pop	{r4, r5, r6, pc}
   804de:	bf00      	nop
   804e0:	00080375 	.word	0x00080375
   804e4:	000803b5 	.word	0x000803b5
   804e8:	000803e9 	.word	0x000803e9

000804ec <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   804ec:	b5f0      	push	{r4, r5, r6, r7, lr}
   804ee:	b083      	sub	sp, #12
   804f0:	4607      	mov	r7, r0
   804f2:	460e      	mov	r6, r1
   804f4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   804f6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   804fa:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   804fe:	d026      	beq.n	8054e <pio_configure_pin_group+0x62>
   80500:	d806      	bhi.n	80510 <pio_configure_pin_group+0x24>
   80502:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80506:	d00a      	beq.n	8051e <pio_configure_pin_group+0x32>
   80508:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8050c:	d013      	beq.n	80536 <pio_configure_pin_group+0x4a>
   8050e:	e034      	b.n	8057a <pio_configure_pin_group+0x8e>
   80510:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80514:	d01f      	beq.n	80556 <pio_configure_pin_group+0x6a>
   80516:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8051a:	d01c      	beq.n	80556 <pio_configure_pin_group+0x6a>
   8051c:	e02d      	b.n	8057a <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8051e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80522:	4632      	mov	r2, r6
   80524:	4b16      	ldr	r3, [pc, #88]	; (80580 <pio_configure_pin_group+0x94>)
   80526:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80528:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8052c:	bf14      	ite	ne
   8052e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80530:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80532:	2001      	movs	r0, #1
   80534:	e022      	b.n	8057c <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80536:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8053a:	4632      	mov	r2, r6
   8053c:	4b10      	ldr	r3, [pc, #64]	; (80580 <pio_configure_pin_group+0x94>)
   8053e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80540:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80544:	bf14      	ite	ne
   80546:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80548:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8054a:	2001      	movs	r0, #1
   8054c:	e016      	b.n	8057c <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8054e:	4b0d      	ldr	r3, [pc, #52]	; (80584 <pio_configure_pin_group+0x98>)
   80550:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80552:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80554:	e012      	b.n	8057c <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80556:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8055a:	f005 0301 	and.w	r3, r5, #1
   8055e:	9300      	str	r3, [sp, #0]
   80560:	4638      	mov	r0, r7
   80562:	4631      	mov	r1, r6
   80564:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80568:	bf14      	ite	ne
   8056a:	2200      	movne	r2, #0
   8056c:	2201      	moveq	r2, #1
   8056e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80572:	4c05      	ldr	r4, [pc, #20]	; (80588 <pio_configure_pin_group+0x9c>)
   80574:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80576:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80578:	e000      	b.n	8057c <pio_configure_pin_group+0x90>

	default:
		return 0;
   8057a:	2000      	movs	r0, #0
	}

	return 1;
}
   8057c:	b003      	add	sp, #12
   8057e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80580:	00080375 	.word	0x00080375
   80584:	000803b5 	.word	0x000803b5
   80588:	000803e9 	.word	0x000803e9

0008058c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8058c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80590:	4604      	mov	r4, r0
   80592:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80594:	4b10      	ldr	r3, [pc, #64]	; (805d8 <pio_handler_process+0x4c>)
   80596:	4798      	blx	r3
   80598:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8059a:	4620      	mov	r0, r4
   8059c:	4b0f      	ldr	r3, [pc, #60]	; (805dc <pio_handler_process+0x50>)
   8059e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   805a0:	4005      	ands	r5, r0
   805a2:	d017      	beq.n	805d4 <pio_handler_process+0x48>
   805a4:	4f0e      	ldr	r7, [pc, #56]	; (805e0 <pio_handler_process+0x54>)
   805a6:	f107 040c 	add.w	r4, r7, #12
   805aa:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   805ac:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   805b0:	42b3      	cmp	r3, r6
   805b2:	d10a      	bne.n	805ca <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   805b4:	f854 1c08 	ldr.w	r1, [r4, #-8]
   805b8:	4229      	tst	r1, r5
   805ba:	d006      	beq.n	805ca <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   805bc:	6823      	ldr	r3, [r4, #0]
   805be:	4630      	mov	r0, r6
   805c0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   805c2:	f854 3c08 	ldr.w	r3, [r4, #-8]
   805c6:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   805ca:	42bc      	cmp	r4, r7
   805cc:	d002      	beq.n	805d4 <pio_handler_process+0x48>
   805ce:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   805d0:	2d00      	cmp	r5, #0
   805d2:	d1eb      	bne.n	805ac <pio_handler_process+0x20>
   805d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   805d8:	00080411 	.word	0x00080411
   805dc:	00080415 	.word	0x00080415
   805e0:	200709c0 	.word	0x200709c0

000805e4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   805e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   805e6:	4802      	ldr	r0, [pc, #8]	; (805f0 <PIOA_Handler+0xc>)
   805e8:	210b      	movs	r1, #11
   805ea:	4b02      	ldr	r3, [pc, #8]	; (805f4 <PIOA_Handler+0x10>)
   805ec:	4798      	blx	r3
   805ee:	bd08      	pop	{r3, pc}
   805f0:	400e0e00 	.word	0x400e0e00
   805f4:	0008058d 	.word	0x0008058d

000805f8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   805f8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   805fa:	4802      	ldr	r0, [pc, #8]	; (80604 <PIOB_Handler+0xc>)
   805fc:	210c      	movs	r1, #12
   805fe:	4b02      	ldr	r3, [pc, #8]	; (80608 <PIOB_Handler+0x10>)
   80600:	4798      	blx	r3
   80602:	bd08      	pop	{r3, pc}
   80604:	400e1000 	.word	0x400e1000
   80608:	0008058d 	.word	0x0008058d

0008060c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8060c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8060e:	4802      	ldr	r0, [pc, #8]	; (80618 <PIOC_Handler+0xc>)
   80610:	210d      	movs	r1, #13
   80612:	4b02      	ldr	r3, [pc, #8]	; (8061c <PIOC_Handler+0x10>)
   80614:	4798      	blx	r3
   80616:	bd08      	pop	{r3, pc}
   80618:	400e1200 	.word	0x400e1200
   8061c:	0008058d 	.word	0x0008058d

00080620 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80620:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80622:	4802      	ldr	r0, [pc, #8]	; (8062c <PIOD_Handler+0xc>)
   80624:	210e      	movs	r1, #14
   80626:	4b02      	ldr	r3, [pc, #8]	; (80630 <PIOD_Handler+0x10>)
   80628:	4798      	blx	r3
   8062a:	bd08      	pop	{r3, pc}
   8062c:	400e1400 	.word	0x400e1400
   80630:	0008058d 	.word	0x0008058d

00080634 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80634:	4b17      	ldr	r3, [pc, #92]	; (80694 <pmc_switch_mck_to_pllack+0x60>)
   80636:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80638:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8063c:	4310      	orrs	r0, r2
   8063e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80640:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80642:	f013 0f08 	tst.w	r3, #8
   80646:	d109      	bne.n	8065c <pmc_switch_mck_to_pllack+0x28>
   80648:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8064c:	4911      	ldr	r1, [pc, #68]	; (80694 <pmc_switch_mck_to_pllack+0x60>)
   8064e:	e001      	b.n	80654 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80650:	3b01      	subs	r3, #1
   80652:	d019      	beq.n	80688 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80654:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80656:	f012 0f08 	tst.w	r2, #8
   8065a:	d0f9      	beq.n	80650 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8065c:	4b0d      	ldr	r3, [pc, #52]	; (80694 <pmc_switch_mck_to_pllack+0x60>)
   8065e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80660:	f022 0203 	bic.w	r2, r2, #3
   80664:	f042 0202 	orr.w	r2, r2, #2
   80668:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8066a:	6e98      	ldr	r0, [r3, #104]	; 0x68
   8066c:	f010 0008 	ands.w	r0, r0, #8
   80670:	d10c      	bne.n	8068c <pmc_switch_mck_to_pllack+0x58>
   80672:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80676:	4907      	ldr	r1, [pc, #28]	; (80694 <pmc_switch_mck_to_pllack+0x60>)
   80678:	e001      	b.n	8067e <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8067a:	3b01      	subs	r3, #1
   8067c:	d008      	beq.n	80690 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8067e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80680:	f012 0f08 	tst.w	r2, #8
   80684:	d0f9      	beq.n	8067a <pmc_switch_mck_to_pllack+0x46>
   80686:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80688:	2001      	movs	r0, #1
   8068a:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   8068c:	2000      	movs	r0, #0
   8068e:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80690:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80692:	4770      	bx	lr
   80694:	400e0600 	.word	0x400e0600

00080698 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80698:	b138      	cbz	r0, 806aa <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8069a:	4911      	ldr	r1, [pc, #68]	; (806e0 <pmc_switch_mainck_to_xtal+0x48>)
   8069c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8069e:	4a11      	ldr	r2, [pc, #68]	; (806e4 <pmc_switch_mainck_to_xtal+0x4c>)
   806a0:	401a      	ands	r2, r3
   806a2:	4b11      	ldr	r3, [pc, #68]	; (806e8 <pmc_switch_mainck_to_xtal+0x50>)
   806a4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   806a6:	620b      	str	r3, [r1, #32]
   806a8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   806aa:	4a0d      	ldr	r2, [pc, #52]	; (806e0 <pmc_switch_mainck_to_xtal+0x48>)
   806ac:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   806ae:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   806b2:	f023 0303 	bic.w	r3, r3, #3
   806b6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   806ba:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   806be:	0209      	lsls	r1, r1, #8
   806c0:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   806c2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   806c4:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   806c6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   806c8:	f013 0f01 	tst.w	r3, #1
   806cc:	d0fb      	beq.n	806c6 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   806ce:	4a04      	ldr	r2, [pc, #16]	; (806e0 <pmc_switch_mainck_to_xtal+0x48>)
   806d0:	6a13      	ldr	r3, [r2, #32]
   806d2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   806d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   806da:	6213      	str	r3, [r2, #32]
   806dc:	4770      	bx	lr
   806de:	bf00      	nop
   806e0:	400e0600 	.word	0x400e0600
   806e4:	fec8fffc 	.word	0xfec8fffc
   806e8:	01370002 	.word	0x01370002

000806ec <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   806ec:	4b02      	ldr	r3, [pc, #8]	; (806f8 <pmc_osc_is_ready_mainck+0xc>)
   806ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   806f0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   806f4:	4770      	bx	lr
   806f6:	bf00      	nop
   806f8:	400e0600 	.word	0x400e0600

000806fc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   806fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80700:	4b01      	ldr	r3, [pc, #4]	; (80708 <pmc_disable_pllack+0xc>)
   80702:	629a      	str	r2, [r3, #40]	; 0x28
   80704:	4770      	bx	lr
   80706:	bf00      	nop
   80708:	400e0600 	.word	0x400e0600

0008070c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8070c:	4b02      	ldr	r3, [pc, #8]	; (80718 <pmc_is_locked_pllack+0xc>)
   8070e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80710:	f000 0002 	and.w	r0, r0, #2
   80714:	4770      	bx	lr
   80716:	bf00      	nop
   80718:	400e0600 	.word	0x400e0600

0008071c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   8071c:	282c      	cmp	r0, #44	; 0x2c
   8071e:	d820      	bhi.n	80762 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80720:	281f      	cmp	r0, #31
   80722:	d80d      	bhi.n	80740 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80724:	4b12      	ldr	r3, [pc, #72]	; (80770 <pmc_enable_periph_clk+0x54>)
   80726:	699a      	ldr	r2, [r3, #24]
   80728:	2301      	movs	r3, #1
   8072a:	4083      	lsls	r3, r0
   8072c:	401a      	ands	r2, r3
   8072e:	4293      	cmp	r3, r2
   80730:	d019      	beq.n	80766 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80732:	2301      	movs	r3, #1
   80734:	fa03 f000 	lsl.w	r0, r3, r0
   80738:	4b0d      	ldr	r3, [pc, #52]	; (80770 <pmc_enable_periph_clk+0x54>)
   8073a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8073c:	2000      	movs	r0, #0
   8073e:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80740:	4b0b      	ldr	r3, [pc, #44]	; (80770 <pmc_enable_periph_clk+0x54>)
   80742:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   80746:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80748:	2301      	movs	r3, #1
   8074a:	4083      	lsls	r3, r0
   8074c:	401a      	ands	r2, r3
   8074e:	4293      	cmp	r3, r2
   80750:	d00b      	beq.n	8076a <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80752:	2301      	movs	r3, #1
   80754:	fa03 f000 	lsl.w	r0, r3, r0
   80758:	4b05      	ldr	r3, [pc, #20]	; (80770 <pmc_enable_periph_clk+0x54>)
   8075a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   8075e:	2000      	movs	r0, #0
   80760:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80762:	2001      	movs	r0, #1
   80764:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80766:	2000      	movs	r0, #0
   80768:	4770      	bx	lr
   8076a:	2000      	movs	r0, #0
}
   8076c:	4770      	bx	lr
   8076e:	bf00      	nop
   80770:	400e0600 	.word	0x400e0600

00080774 <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80774:	2308      	movs	r3, #8
   80776:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   80778:	2320      	movs	r3, #32
   8077a:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   8077c:	2304      	movs	r3, #4
   8077e:	6003      	str	r3, [r0, #0]
   80780:	4770      	bx	lr
   80782:	bf00      	nop

00080784 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80784:	4b0f      	ldr	r3, [pc, #60]	; (807c4 <twi_set_speed+0x40>)
   80786:	4299      	cmp	r1, r3
   80788:	d819      	bhi.n	807be <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8078a:	0049      	lsls	r1, r1, #1
   8078c:	fbb2 f2f1 	udiv	r2, r2, r1
   80790:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80792:	2aff      	cmp	r2, #255	; 0xff
   80794:	d907      	bls.n	807a6 <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   80796:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   80798:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   8079a:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8079c:	2aff      	cmp	r2, #255	; 0xff
   8079e:	d903      	bls.n	807a8 <twi_set_speed+0x24>
   807a0:	2b07      	cmp	r3, #7
   807a2:	d1f9      	bne.n	80798 <twi_set_speed+0x14>
   807a4:	e000      	b.n	807a8 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   807a6:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   807a8:	0211      	lsls	r1, r2, #8
   807aa:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   807ac:	041b      	lsls	r3, r3, #16
   807ae:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   807b2:	430b      	orrs	r3, r1
   807b4:	b2d2      	uxtb	r2, r2
   807b6:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   807b8:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   807ba:	2000      	movs	r0, #0
   807bc:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   807be:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   807c0:	4770      	bx	lr
   807c2:	bf00      	nop
   807c4:	00061a80 	.word	0x00061a80

000807c8 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   807c8:	b538      	push	{r3, r4, r5, lr}
   807ca:	4604      	mov	r4, r0
   807cc:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   807ce:	f04f 33ff 	mov.w	r3, #4294967295
   807d2:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   807d4:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   807d6:	2380      	movs	r3, #128	; 0x80
   807d8:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   807da:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   807dc:	2308      	movs	r3, #8
   807de:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   807e0:	2320      	movs	r3, #32
   807e2:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   807e4:	2304      	movs	r3, #4
   807e6:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   807e8:	6849      	ldr	r1, [r1, #4]
   807ea:	682a      	ldr	r2, [r5, #0]
   807ec:	4b05      	ldr	r3, [pc, #20]	; (80804 <twi_master_init+0x3c>)
   807ee:	4798      	blx	r3
   807f0:	2801      	cmp	r0, #1
   807f2:	bf14      	ite	ne
   807f4:	2000      	movne	r0, #0
   807f6:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   807f8:	7a6b      	ldrb	r3, [r5, #9]
   807fa:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   807fc:	bf04      	itt	eq
   807fe:	2340      	moveq	r3, #64	; 0x40
   80800:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   80802:	bd38      	pop	{r3, r4, r5, pc}
   80804:	00080785 	.word	0x00080785

00080808 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   80808:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   8080c:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   8080e:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   80810:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   80812:	2b00      	cmp	r3, #0
   80814:	d049      	beq.n	808aa <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   80816:	2200      	movs	r2, #0
   80818:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   8081a:	6848      	ldr	r0, [r1, #4]
   8081c:	0200      	lsls	r0, r0, #8
   8081e:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   80822:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
   80826:	7c0d      	ldrb	r5, [r1, #16]
   80828:	042d      	lsls	r5, r5, #16
   8082a:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
   8082e:	4328      	orrs	r0, r5
   80830:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80832:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80834:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   80836:	b15a      	cbz	r2, 80850 <twi_master_read+0x48>
		return 0;

	val = addr[0];
   80838:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
   8083a:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
   8083c:	bfc4      	itt	gt
   8083e:	784d      	ldrbgt	r5, [r1, #1]
   80840:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
   80844:	2a02      	cmp	r2, #2
   80846:	dd04      	ble.n	80852 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
   80848:	788a      	ldrb	r2, [r1, #2]
   8084a:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
   8084e:	e000      	b.n	80852 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80850:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80852:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
   80854:	2b01      	cmp	r3, #1
   80856:	d104      	bne.n	80862 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   80858:	2203      	movs	r2, #3
   8085a:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
   8085c:	f04f 0c01 	mov.w	ip, #1
   80860:	e02b      	b.n	808ba <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   80862:	2201      	movs	r2, #1
   80864:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
   80866:	f04f 0c00 	mov.w	ip, #0
   8086a:	e026      	b.n	808ba <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   8086c:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   8086e:	f411 7f80 	tst.w	r1, #256	; 0x100
   80872:	d11c      	bne.n	808ae <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80874:	1e55      	subs	r5, r2, #1
   80876:	b1e2      	cbz	r2, 808b2 <twi_master_read+0xaa>
   80878:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   8087a:	2b01      	cmp	r3, #1
   8087c:	d105      	bne.n	8088a <twi_master_read+0x82>
   8087e:	f1bc 0f00 	cmp.w	ip, #0
   80882:	d102      	bne.n	8088a <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
   80884:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
   80888:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
   8088a:	f011 0f02 	tst.w	r1, #2
   8088e:	d004      	beq.n	8089a <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80890:	6b22      	ldr	r2, [r4, #48]	; 0x30
   80892:	7032      	strb	r2, [r6, #0]

		cnt--;
   80894:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80896:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   80898:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   8089a:	2b00      	cmp	r3, #0
   8089c:	d1e6      	bne.n	8086c <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   8089e:	6a23      	ldr	r3, [r4, #32]
   808a0:	f013 0f01 	tst.w	r3, #1
   808a4:	d0fb      	beq.n	8089e <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
   808a6:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
   808a8:	e014      	b.n	808d4 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   808aa:	2001      	movs	r0, #1
   808ac:	e012      	b.n	808d4 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   808ae:	2005      	movs	r0, #5
   808b0:	e010      	b.n	808d4 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   808b2:	2009      	movs	r0, #9
   808b4:	e00e      	b.n	808d4 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   808b6:	2005      	movs	r0, #5
   808b8:	e00c      	b.n	808d4 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   808ba:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   808bc:	f411 7080 	ands.w	r0, r1, #256	; 0x100
   808c0:	d1f9      	bne.n	808b6 <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   808c2:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   808c6:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
   808ca:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   808ce:	f643 2798 	movw	r7, #15000	; 0x3a98
   808d2:	e7d2      	b.n	8087a <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
   808d4:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   808d8:	4770      	bx	lr
   808da:	bf00      	nop

000808dc <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   808dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   808e0:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   808e2:	68cd      	ldr	r5, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   808e4:	688e      	ldr	r6, [r1, #8]
	
	/* Check argument */
	if (cnt == 0) {
   808e6:	2d00      	cmp	r5, #0
   808e8:	d046      	beq.n	80978 <twi_master_write+0x9c>
		return TWI_INVALID_ARGUMENT;
	}
	
	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   808ea:	2300      	movs	r3, #0
   808ec:	6043      	str	r3, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   808ee:	7c08      	ldrb	r0, [r1, #16]
   808f0:	0400      	lsls	r0, r0, #16
   808f2:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   808f6:	684a      	ldr	r2, [r1, #4]
   808f8:	0212      	lsls	r2, r2, #8
   808fa:	f402 7240 	and.w	r2, r2, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}
	
	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   808fe:	4302      	orrs	r2, r0
   80900:	6062      	str	r2, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);
	
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80902:	60e3      	str	r3, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80904:	684b      	ldr	r3, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   80906:	b15b      	cbz	r3, 80920 <twi_master_write+0x44>
		return 0;

	val = addr[0];
   80908:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
   8090a:	2b01      	cmp	r3, #1
		val <<= 8;
		val |= addr[1];
   8090c:	bfc4      	itt	gt
   8090e:	7848      	ldrbgt	r0, [r1, #1]
   80910:	ea40 2202 	orrgt.w	r2, r0, r2, lsl #8
	}
	if (len > 2) {
   80914:	2b02      	cmp	r3, #2
   80916:	dd04      	ble.n	80922 <twi_master_write+0x46>
		val <<= 8;
		val |= addr[2];
   80918:	788b      	ldrb	r3, [r1, #2]
   8091a:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
   8091e:	e000      	b.n	80922 <twi_master_write+0x46>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80920:	2200      	movs	r2, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);
	
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80922:	60e2      	str	r2, [r4, #12]
			// printf("Resending byte..\r\n");
			continue;
		}
		
		p_twi->TWI_THR = *buffer++;
		printf("byte : %d\r\n", cnt);
   80924:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80994 <twi_master_write+0xb8>
   80928:	4f19      	ldr	r7, [pc, #100]	; (80990 <twi_master_write+0xb4>)
   8092a:	e00e      	b.n	8094a <twi_master_write+0x6e>
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
	
	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   8092c:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   8092e:	f413 7f80 	tst.w	r3, #256	; 0x100
   80932:	d124      	bne.n	8097e <twi_master_write+0xa2>
			return TWI_RECEIVE_NACK;
		}
		
		if (!(status & TWI_SR_TXRDY)) {
   80934:	f013 0f04 	tst.w	r3, #4
   80938:	d0f8      	beq.n	8092c <twi_master_write+0x50>
			// printf("Resending byte..\r\n");
			continue;
		}
		
		p_twi->TWI_THR = *buffer++;
   8093a:	f816 3b01 	ldrb.w	r3, [r6], #1
   8093e:	6363      	str	r3, [r4, #52]	; 0x34
		printf("byte : %d\r\n", cnt);
   80940:	4640      	mov	r0, r8
   80942:	4629      	mov	r1, r5
   80944:	47b8      	blx	r7
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
	
	/* Send all bytes */
	while (cnt > 0) {
   80946:	3d01      	subs	r5, #1
   80948:	d007      	beq.n	8095a <twi_master_write+0x7e>
		status = p_twi->TWI_SR;
   8094a:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   8094c:	f413 7f80 	tst.w	r3, #256	; 0x100
   80950:	d118      	bne.n	80984 <twi_master_write+0xa8>
			return TWI_RECEIVE_NACK;
		}
		
		if (!(status & TWI_SR_TXRDY)) {
   80952:	f013 0f04 	tst.w	r3, #4
   80956:	d0e9      	beq.n	8092c <twi_master_write+0x50>
   80958:	e7ef      	b.n	8093a <twi_master_write+0x5e>
		printf("byte : %d\r\n", cnt);
		cnt--;
	}
	
	while (1) {
		status = p_twi->TWI_SR;
   8095a:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   8095c:	f413 7080 	ands.w	r0, r3, #256	; 0x100
   80960:	d113      	bne.n	8098a <twi_master_write+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80962:	f013 0f04 	tst.w	r3, #4
   80966:	d0f8      	beq.n	8095a <twi_master_write+0x7e>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   80968:	2302      	movs	r3, #2
   8096a:	6023      	str	r3, [r4, #0]
	
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   8096c:	6a23      	ldr	r3, [r4, #32]
   8096e:	f013 0f01 	tst.w	r3, #1
   80972:	d0fb      	beq.n	8096c <twi_master_write+0x90>
   80974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   80978:	2001      	movs	r0, #1
   8097a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	
	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   8097e:	2005      	movs	r0, #5
   80980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80984:	2005      	movs	r0, #5
   80986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}
	
	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   8098a:	2005      	movs	r0, #5
	
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   8098c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80990:	00081031 	.word	0x00081031
   80994:	00083f74 	.word	0x00083f74

00080998 <twi_probe>:
 * \param uc_slave_addr Address of the remote chip to search for.
 *
 * \return TWI_SUCCESS if a chip was found, error code otherwise.
 */
uint32_t twi_probe(Twi *p_twi, uint8_t uc_slave_addr)
{
   80998:	b500      	push	{lr}
   8099a:	b087      	sub	sp, #28
	twi_packet_t packet;
	uint8_t data = 0;
   8099c:	2300      	movs	r3, #0
   8099e:	aa06      	add	r2, sp, #24
   809a0:	f802 3d15 	strb.w	r3, [r2, #-21]!

	/* Data to send */
	packet.buffer = &data;
   809a4:	9203      	str	r2, [sp, #12]
	/* Data length */
	packet.length = 1;
   809a6:	2201      	movs	r2, #1
   809a8:	9204      	str	r2, [sp, #16]
	/* Slave chip address */
	packet.chip = (uint32_t) uc_slave_addr;
   809aa:	f88d 1014 	strb.w	r1, [sp, #20]
	/* Internal chip address */
	packet.addr[0] = 0;
   809ae:	f88d 3004 	strb.w	r3, [sp, #4]
	/* Address length */
	packet.addr_length = 0;
   809b2:	9302      	str	r3, [sp, #8]

	/* Perform a master write access */
	return (twi_master_write(p_twi, &packet));
   809b4:	a901      	add	r1, sp, #4
   809b6:	4b02      	ldr	r3, [pc, #8]	; (809c0 <twi_probe+0x28>)
   809b8:	4798      	blx	r3
}
   809ba:	b007      	add	sp, #28
   809bc:	f85d fb04 	ldr.w	pc, [sp], #4
   809c0:	000808dd 	.word	0x000808dd

000809c4 <twi_disable_slave_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_disable_slave_mode(Twi *p_twi)
{
	/* Set Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_SVDIS;
   809c4:	2320      	movs	r3, #32
   809c6:	6003      	str	r3, [r0, #0]
   809c8:	4770      	bx	lr
   809ca:	bf00      	nop

000809cc <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   809cc:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   809ce:	23ac      	movs	r3, #172	; 0xac
   809d0:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   809d2:	680a      	ldr	r2, [r1, #0]
   809d4:	684b      	ldr	r3, [r1, #4]
   809d6:	fbb2 f3f3 	udiv	r3, r2, r3
   809da:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   809dc:	1e5c      	subs	r4, r3, #1
   809de:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   809e2:	4294      	cmp	r4, r2
   809e4:	d80a      	bhi.n	809fc <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   809e6:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   809e8:	688b      	ldr	r3, [r1, #8]
   809ea:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   809ec:	f240 2302 	movw	r3, #514	; 0x202
   809f0:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   809f4:	2350      	movs	r3, #80	; 0x50
   809f6:	6003      	str	r3, [r0, #0]

	return 0;
   809f8:	2000      	movs	r0, #0
   809fa:	e000      	b.n	809fe <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   809fc:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   809fe:	f85d 4b04 	ldr.w	r4, [sp], #4
   80a02:	4770      	bx	lr

00080a04 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80a04:	6943      	ldr	r3, [r0, #20]
   80a06:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80a0a:	bf1a      	itte	ne
   80a0c:	61c1      	strne	r1, [r0, #28]
	return 0;
   80a0e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80a10:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   80a12:	4770      	bx	lr

00080a14 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80a14:	6943      	ldr	r3, [r0, #20]
   80a16:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80a1a:	bf1d      	ittte	ne
   80a1c:	6983      	ldrne	r3, [r0, #24]
   80a1e:	700b      	strbne	r3, [r1, #0]
	return 0;
   80a20:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   80a22:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80a24:	4770      	bx	lr
   80a26:	bf00      	nop

00080a28 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80a28:	6943      	ldr	r3, [r0, #20]
   80a2a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80a2e:	bf1d      	ittte	ne
   80a30:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80a34:	61c1      	strne	r1, [r0, #28]
	return 0;
   80a36:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80a38:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80a3a:	4770      	bx	lr

00080a3c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80a3c:	6943      	ldr	r3, [r0, #20]
   80a3e:	f013 0f01 	tst.w	r3, #1
   80a42:	d005      	beq.n	80a50 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80a44:	6983      	ldr	r3, [r0, #24]
   80a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80a4a:	600b      	str	r3, [r1, #0]

	return 0;
   80a4c:	2000      	movs	r0, #0
   80a4e:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80a50:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80a52:	4770      	bx	lr

00080a54 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80a54:	e7fe      	b.n	80a54 <Dummy_Handler>
   80a56:	bf00      	nop

00080a58 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80a58:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80a5a:	4b1e      	ldr	r3, [pc, #120]	; (80ad4 <Reset_Handler+0x7c>)
   80a5c:	4a1e      	ldr	r2, [pc, #120]	; (80ad8 <Reset_Handler+0x80>)
   80a5e:	429a      	cmp	r2, r3
   80a60:	d003      	beq.n	80a6a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80a62:	4b1e      	ldr	r3, [pc, #120]	; (80adc <Reset_Handler+0x84>)
   80a64:	4a1b      	ldr	r2, [pc, #108]	; (80ad4 <Reset_Handler+0x7c>)
   80a66:	429a      	cmp	r2, r3
   80a68:	d304      	bcc.n	80a74 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80a6a:	4b1d      	ldr	r3, [pc, #116]	; (80ae0 <Reset_Handler+0x88>)
   80a6c:	4a1d      	ldr	r2, [pc, #116]	; (80ae4 <Reset_Handler+0x8c>)
   80a6e:	429a      	cmp	r2, r3
   80a70:	d30f      	bcc.n	80a92 <Reset_Handler+0x3a>
   80a72:	e01a      	b.n	80aaa <Reset_Handler+0x52>
   80a74:	4b1c      	ldr	r3, [pc, #112]	; (80ae8 <Reset_Handler+0x90>)
   80a76:	4c1d      	ldr	r4, [pc, #116]	; (80aec <Reset_Handler+0x94>)
   80a78:	1ae4      	subs	r4, r4, r3
   80a7a:	f024 0403 	bic.w	r4, r4, #3
   80a7e:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80a80:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80a82:	4814      	ldr	r0, [pc, #80]	; (80ad4 <Reset_Handler+0x7c>)
   80a84:	4914      	ldr	r1, [pc, #80]	; (80ad8 <Reset_Handler+0x80>)
   80a86:	585a      	ldr	r2, [r3, r1]
   80a88:	501a      	str	r2, [r3, r0]
   80a8a:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80a8c:	42a3      	cmp	r3, r4
   80a8e:	d1fa      	bne.n	80a86 <Reset_Handler+0x2e>
   80a90:	e7eb      	b.n	80a6a <Reset_Handler+0x12>
   80a92:	4b17      	ldr	r3, [pc, #92]	; (80af0 <Reset_Handler+0x98>)
   80a94:	4917      	ldr	r1, [pc, #92]	; (80af4 <Reset_Handler+0x9c>)
   80a96:	1ac9      	subs	r1, r1, r3
   80a98:	f021 0103 	bic.w	r1, r1, #3
   80a9c:	1d1a      	adds	r2, r3, #4
   80a9e:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80aa0:	2200      	movs	r2, #0
   80aa2:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80aa6:	428b      	cmp	r3, r1
   80aa8:	d1fb      	bne.n	80aa2 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80aaa:	4a13      	ldr	r2, [pc, #76]	; (80af8 <Reset_Handler+0xa0>)
   80aac:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80ab0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80ab4:	4911      	ldr	r1, [pc, #68]	; (80afc <Reset_Handler+0xa4>)
   80ab6:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80ab8:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80abc:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80ac0:	d203      	bcs.n	80aca <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80ac2:	688a      	ldr	r2, [r1, #8]
   80ac4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80ac8:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80aca:	4b0d      	ldr	r3, [pc, #52]	; (80b00 <Reset_Handler+0xa8>)
   80acc:	4798      	blx	r3

	/* Branch to main function */
	main();
   80ace:	4b0d      	ldr	r3, [pc, #52]	; (80b04 <Reset_Handler+0xac>)
   80ad0:	4798      	blx	r3
   80ad2:	e7fe      	b.n	80ad2 <Reset_Handler+0x7a>
   80ad4:	20070000 	.word	0x20070000
   80ad8:	000840d0 	.word	0x000840d0
   80adc:	200709a4 	.word	0x200709a4
   80ae0:	20070b20 	.word	0x20070b20
   80ae4:	200709a4 	.word	0x200709a4
   80ae8:	20070004 	.word	0x20070004
   80aec:	200709a7 	.word	0x200709a7
   80af0:	200709a0 	.word	0x200709a0
   80af4:	20070b1b 	.word	0x20070b1b
   80af8:	00080000 	.word	0x00080000
   80afc:	e000ed00 	.word	0xe000ed00
   80b00:	00080fe1 	.word	0x00080fe1
   80b04:	00080f11 	.word	0x00080f11

00080b08 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80b08:	4b3e      	ldr	r3, [pc, #248]	; (80c04 <SystemCoreClockUpdate+0xfc>)
   80b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b0c:	f003 0303 	and.w	r3, r3, #3
   80b10:	2b03      	cmp	r3, #3
   80b12:	d85f      	bhi.n	80bd4 <SystemCoreClockUpdate+0xcc>
   80b14:	e8df f003 	tbb	[pc, r3]
   80b18:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80b1c:	4b3a      	ldr	r3, [pc, #232]	; (80c08 <SystemCoreClockUpdate+0x100>)
   80b1e:	695b      	ldr	r3, [r3, #20]
   80b20:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80b24:	bf14      	ite	ne
   80b26:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80b2a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80b2e:	4b37      	ldr	r3, [pc, #220]	; (80c0c <SystemCoreClockUpdate+0x104>)
   80b30:	601a      	str	r2, [r3, #0]
   80b32:	e04f      	b.n	80bd4 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80b34:	4b33      	ldr	r3, [pc, #204]	; (80c04 <SystemCoreClockUpdate+0xfc>)
   80b36:	6a1b      	ldr	r3, [r3, #32]
   80b38:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80b3c:	d003      	beq.n	80b46 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80b3e:	4a34      	ldr	r2, [pc, #208]	; (80c10 <SystemCoreClockUpdate+0x108>)
   80b40:	4b32      	ldr	r3, [pc, #200]	; (80c0c <SystemCoreClockUpdate+0x104>)
   80b42:	601a      	str	r2, [r3, #0]
   80b44:	e046      	b.n	80bd4 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80b46:	4a33      	ldr	r2, [pc, #204]	; (80c14 <SystemCoreClockUpdate+0x10c>)
   80b48:	4b30      	ldr	r3, [pc, #192]	; (80c0c <SystemCoreClockUpdate+0x104>)
   80b4a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80b4c:	4b2d      	ldr	r3, [pc, #180]	; (80c04 <SystemCoreClockUpdate+0xfc>)
   80b4e:	6a1b      	ldr	r3, [r3, #32]
   80b50:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b54:	2b10      	cmp	r3, #16
   80b56:	d002      	beq.n	80b5e <SystemCoreClockUpdate+0x56>
   80b58:	2b20      	cmp	r3, #32
   80b5a:	d004      	beq.n	80b66 <SystemCoreClockUpdate+0x5e>
   80b5c:	e03a      	b.n	80bd4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80b5e:	4a2e      	ldr	r2, [pc, #184]	; (80c18 <SystemCoreClockUpdate+0x110>)
   80b60:	4b2a      	ldr	r3, [pc, #168]	; (80c0c <SystemCoreClockUpdate+0x104>)
   80b62:	601a      	str	r2, [r3, #0]
				break;
   80b64:	e036      	b.n	80bd4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80b66:	4a2a      	ldr	r2, [pc, #168]	; (80c10 <SystemCoreClockUpdate+0x108>)
   80b68:	4b28      	ldr	r3, [pc, #160]	; (80c0c <SystemCoreClockUpdate+0x104>)
   80b6a:	601a      	str	r2, [r3, #0]
				break;
   80b6c:	e032      	b.n	80bd4 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80b6e:	4b25      	ldr	r3, [pc, #148]	; (80c04 <SystemCoreClockUpdate+0xfc>)
   80b70:	6a1b      	ldr	r3, [r3, #32]
   80b72:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80b76:	d003      	beq.n	80b80 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80b78:	4a25      	ldr	r2, [pc, #148]	; (80c10 <SystemCoreClockUpdate+0x108>)
   80b7a:	4b24      	ldr	r3, [pc, #144]	; (80c0c <SystemCoreClockUpdate+0x104>)
   80b7c:	601a      	str	r2, [r3, #0]
   80b7e:	e012      	b.n	80ba6 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80b80:	4a24      	ldr	r2, [pc, #144]	; (80c14 <SystemCoreClockUpdate+0x10c>)
   80b82:	4b22      	ldr	r3, [pc, #136]	; (80c0c <SystemCoreClockUpdate+0x104>)
   80b84:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80b86:	4b1f      	ldr	r3, [pc, #124]	; (80c04 <SystemCoreClockUpdate+0xfc>)
   80b88:	6a1b      	ldr	r3, [r3, #32]
   80b8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b8e:	2b10      	cmp	r3, #16
   80b90:	d002      	beq.n	80b98 <SystemCoreClockUpdate+0x90>
   80b92:	2b20      	cmp	r3, #32
   80b94:	d004      	beq.n	80ba0 <SystemCoreClockUpdate+0x98>
   80b96:	e006      	b.n	80ba6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80b98:	4a1f      	ldr	r2, [pc, #124]	; (80c18 <SystemCoreClockUpdate+0x110>)
   80b9a:	4b1c      	ldr	r3, [pc, #112]	; (80c0c <SystemCoreClockUpdate+0x104>)
   80b9c:	601a      	str	r2, [r3, #0]
				break;
   80b9e:	e002      	b.n	80ba6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80ba0:	4a1b      	ldr	r2, [pc, #108]	; (80c10 <SystemCoreClockUpdate+0x108>)
   80ba2:	4b1a      	ldr	r3, [pc, #104]	; (80c0c <SystemCoreClockUpdate+0x104>)
   80ba4:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80ba6:	4b17      	ldr	r3, [pc, #92]	; (80c04 <SystemCoreClockUpdate+0xfc>)
   80ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80baa:	f003 0303 	and.w	r3, r3, #3
   80bae:	2b02      	cmp	r3, #2
   80bb0:	d10d      	bne.n	80bce <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80bb2:	4b14      	ldr	r3, [pc, #80]	; (80c04 <SystemCoreClockUpdate+0xfc>)
   80bb4:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80bb6:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80bb8:	4b14      	ldr	r3, [pc, #80]	; (80c0c <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80bba:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80bbe:	681a      	ldr	r2, [r3, #0]
   80bc0:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80bc4:	b2c9      	uxtb	r1, r1
   80bc6:	fbb2 f2f1 	udiv	r2, r2, r1
   80bca:	601a      	str	r2, [r3, #0]
   80bcc:	e002      	b.n	80bd4 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80bce:	4a13      	ldr	r2, [pc, #76]	; (80c1c <SystemCoreClockUpdate+0x114>)
   80bd0:	4b0e      	ldr	r3, [pc, #56]	; (80c0c <SystemCoreClockUpdate+0x104>)
   80bd2:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80bd4:	4b0b      	ldr	r3, [pc, #44]	; (80c04 <SystemCoreClockUpdate+0xfc>)
   80bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80bd8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80bdc:	2b70      	cmp	r3, #112	; 0x70
   80bde:	d107      	bne.n	80bf0 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80be0:	4b0a      	ldr	r3, [pc, #40]	; (80c0c <SystemCoreClockUpdate+0x104>)
   80be2:	681a      	ldr	r2, [r3, #0]
   80be4:	490e      	ldr	r1, [pc, #56]	; (80c20 <SystemCoreClockUpdate+0x118>)
   80be6:	fba1 0202 	umull	r0, r2, r1, r2
   80bea:	0852      	lsrs	r2, r2, #1
   80bec:	601a      	str	r2, [r3, #0]
   80bee:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80bf0:	4b04      	ldr	r3, [pc, #16]	; (80c04 <SystemCoreClockUpdate+0xfc>)
   80bf2:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80bf4:	4b05      	ldr	r3, [pc, #20]	; (80c0c <SystemCoreClockUpdate+0x104>)
   80bf6:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80bfa:	681a      	ldr	r2, [r3, #0]
   80bfc:	40ca      	lsrs	r2, r1
   80bfe:	601a      	str	r2, [r3, #0]
   80c00:	4770      	bx	lr
   80c02:	bf00      	nop
   80c04:	400e0600 	.word	0x400e0600
   80c08:	400e1a10 	.word	0x400e1a10
   80c0c:	20070130 	.word	0x20070130
   80c10:	00b71b00 	.word	0x00b71b00
   80c14:	003d0900 	.word	0x003d0900
   80c18:	007a1200 	.word	0x007a1200
   80c1c:	0e4e1c00 	.word	0x0e4e1c00
   80c20:	aaaaaaab 	.word	0xaaaaaaab

00080c24 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80c24:	4b09      	ldr	r3, [pc, #36]	; (80c4c <_sbrk+0x28>)
   80c26:	681b      	ldr	r3, [r3, #0]
   80c28:	b913      	cbnz	r3, 80c30 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80c2a:	4a09      	ldr	r2, [pc, #36]	; (80c50 <_sbrk+0x2c>)
   80c2c:	4b07      	ldr	r3, [pc, #28]	; (80c4c <_sbrk+0x28>)
   80c2e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80c30:	4b06      	ldr	r3, [pc, #24]	; (80c4c <_sbrk+0x28>)
   80c32:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80c34:	181a      	adds	r2, r3, r0
   80c36:	4907      	ldr	r1, [pc, #28]	; (80c54 <_sbrk+0x30>)
   80c38:	4291      	cmp	r1, r2
   80c3a:	db04      	blt.n	80c46 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80c3c:	4610      	mov	r0, r2
   80c3e:	4a03      	ldr	r2, [pc, #12]	; (80c4c <_sbrk+0x28>)
   80c40:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80c42:	4618      	mov	r0, r3
   80c44:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80c46:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80c4a:	4770      	bx	lr
   80c4c:	20070a30 	.word	0x20070a30
   80c50:	20072b20 	.word	0x20072b20
   80c54:	20087ffc 	.word	0x20087ffc

00080c58 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80c58:	f04f 30ff 	mov.w	r0, #4294967295
   80c5c:	4770      	bx	lr
   80c5e:	bf00      	nop

00080c60 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80c60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80c64:	604b      	str	r3, [r1, #4]

	return 0;
}
   80c66:	2000      	movs	r0, #0
   80c68:	4770      	bx	lr
   80c6a:	bf00      	nop

00080c6c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80c6c:	2001      	movs	r0, #1
   80c6e:	4770      	bx	lr

00080c70 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80c70:	2000      	movs	r0, #0
   80c72:	4770      	bx	lr

00080c74 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80c74:	b500      	push	{lr}
   80c76:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   80c78:	4811      	ldr	r0, [pc, #68]	; (80cc0 <USART0_Handler+0x4c>)
   80c7a:	f10d 0107 	add.w	r1, sp, #7
   80c7e:	2201      	movs	r2, #1
   80c80:	4b10      	ldr	r3, [pc, #64]	; (80cc4 <USART0_Handler+0x50>)
   80c82:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   80c84:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80c86:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80c8a:	2200      	movs	r2, #0
   80c8c:	4b0e      	ldr	r3, [pc, #56]	; (80cc8 <USART0_Handler+0x54>)
   80c8e:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80c90:	4b0e      	ldr	r3, [pc, #56]	; (80ccc <USART0_Handler+0x58>)
   80c92:	781b      	ldrb	r3, [r3, #0]
   80c94:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80c98:	4a0d      	ldr	r2, [pc, #52]	; (80cd0 <USART0_Handler+0x5c>)
   80c9a:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80c9c:	2b9b      	cmp	r3, #155	; 0x9b
   80c9e:	d103      	bne.n	80ca8 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   80ca0:	2200      	movs	r2, #0
   80ca2:	4b0a      	ldr	r3, [pc, #40]	; (80ccc <USART0_Handler+0x58>)
   80ca4:	701a      	strb	r2, [r3, #0]
   80ca6:	e002      	b.n	80cae <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   80ca8:	3301      	adds	r3, #1
   80caa:	4a08      	ldr	r2, [pc, #32]	; (80ccc <USART0_Handler+0x58>)
   80cac:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   80cae:	2201      	movs	r2, #1
   80cb0:	4b05      	ldr	r3, [pc, #20]	; (80cc8 <USART0_Handler+0x54>)
   80cb2:	701a      	strb	r2, [r3, #0]
   80cb4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   80cb8:	b662      	cpsie	i
}
   80cba:	b003      	add	sp, #12
   80cbc:	f85d fb04 	ldr.w	pc, [sp], #4
   80cc0:	40098000 	.word	0x40098000
   80cc4:	000801ad 	.word	0x000801ad
   80cc8:	2007012c 	.word	0x2007012c
   80ccc:	20070ad0 	.word	0x20070ad0
   80cd0:	20070a34 	.word	0x20070a34

00080cd4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
   80cd6:	b083      	sub	sp, #12
   80cd8:	4604      	mov	r4, r0
   80cda:	460d      	mov	r5, r1
	uint32_t val = 0;
   80cdc:	2300      	movs	r3, #0
   80cde:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80ce0:	4b1f      	ldr	r3, [pc, #124]	; (80d60 <usart_serial_getchar+0x8c>)
   80ce2:	4298      	cmp	r0, r3
   80ce4:	d107      	bne.n	80cf6 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80ce6:	461f      	mov	r7, r3
   80ce8:	4e1e      	ldr	r6, [pc, #120]	; (80d64 <usart_serial_getchar+0x90>)
   80cea:	4638      	mov	r0, r7
   80cec:	4629      	mov	r1, r5
   80cee:	47b0      	blx	r6
   80cf0:	2800      	cmp	r0, #0
   80cf2:	d1fa      	bne.n	80cea <usart_serial_getchar+0x16>
   80cf4:	e019      	b.n	80d2a <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80cf6:	4b1c      	ldr	r3, [pc, #112]	; (80d68 <usart_serial_getchar+0x94>)
   80cf8:	4298      	cmp	r0, r3
   80cfa:	d109      	bne.n	80d10 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80cfc:	461f      	mov	r7, r3
   80cfe:	4e1b      	ldr	r6, [pc, #108]	; (80d6c <usart_serial_getchar+0x98>)
   80d00:	4638      	mov	r0, r7
   80d02:	a901      	add	r1, sp, #4
   80d04:	47b0      	blx	r6
   80d06:	2800      	cmp	r0, #0
   80d08:	d1fa      	bne.n	80d00 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80d0a:	9b01      	ldr	r3, [sp, #4]
   80d0c:	702b      	strb	r3, [r5, #0]
   80d0e:	e019      	b.n	80d44 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80d10:	4b17      	ldr	r3, [pc, #92]	; (80d70 <usart_serial_getchar+0x9c>)
   80d12:	4298      	cmp	r0, r3
   80d14:	d109      	bne.n	80d2a <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   80d16:	461e      	mov	r6, r3
   80d18:	4c14      	ldr	r4, [pc, #80]	; (80d6c <usart_serial_getchar+0x98>)
   80d1a:	4630      	mov	r0, r6
   80d1c:	a901      	add	r1, sp, #4
   80d1e:	47a0      	blx	r4
   80d20:	2800      	cmp	r0, #0
   80d22:	d1fa      	bne.n	80d1a <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80d24:	9b01      	ldr	r3, [sp, #4]
   80d26:	702b      	strb	r3, [r5, #0]
   80d28:	e018      	b.n	80d5c <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80d2a:	4b12      	ldr	r3, [pc, #72]	; (80d74 <usart_serial_getchar+0xa0>)
   80d2c:	429c      	cmp	r4, r3
   80d2e:	d109      	bne.n	80d44 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80d30:	461e      	mov	r6, r3
   80d32:	4c0e      	ldr	r4, [pc, #56]	; (80d6c <usart_serial_getchar+0x98>)
   80d34:	4630      	mov	r0, r6
   80d36:	a901      	add	r1, sp, #4
   80d38:	47a0      	blx	r4
   80d3a:	2800      	cmp	r0, #0
   80d3c:	d1fa      	bne.n	80d34 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80d3e:	9b01      	ldr	r3, [sp, #4]
   80d40:	702b      	strb	r3, [r5, #0]
   80d42:	e00b      	b.n	80d5c <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80d44:	4b0c      	ldr	r3, [pc, #48]	; (80d78 <usart_serial_getchar+0xa4>)
   80d46:	429c      	cmp	r4, r3
   80d48:	d108      	bne.n	80d5c <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80d4a:	461e      	mov	r6, r3
   80d4c:	4c07      	ldr	r4, [pc, #28]	; (80d6c <usart_serial_getchar+0x98>)
   80d4e:	4630      	mov	r0, r6
   80d50:	a901      	add	r1, sp, #4
   80d52:	47a0      	blx	r4
   80d54:	2800      	cmp	r0, #0
   80d56:	d1fa      	bne.n	80d4e <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80d58:	9b01      	ldr	r3, [sp, #4]
   80d5a:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80d5c:	b003      	add	sp, #12
   80d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80d60:	400e0800 	.word	0x400e0800
   80d64:	00080a15 	.word	0x00080a15
   80d68:	40098000 	.word	0x40098000
   80d6c:	00080a3d 	.word	0x00080a3d
   80d70:	4009c000 	.word	0x4009c000
   80d74:	400a0000 	.word	0x400a0000
   80d78:	400a4000 	.word	0x400a4000

00080d7c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80d7c:	b570      	push	{r4, r5, r6, lr}
   80d7e:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80d80:	4b21      	ldr	r3, [pc, #132]	; (80e08 <usart_serial_putchar+0x8c>)
   80d82:	4298      	cmp	r0, r3
   80d84:	d107      	bne.n	80d96 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80d86:	461e      	mov	r6, r3
   80d88:	4d20      	ldr	r5, [pc, #128]	; (80e0c <usart_serial_putchar+0x90>)
   80d8a:	4630      	mov	r0, r6
   80d8c:	4621      	mov	r1, r4
   80d8e:	47a8      	blx	r5
   80d90:	2800      	cmp	r0, #0
   80d92:	d1fa      	bne.n	80d8a <usart_serial_putchar+0xe>
   80d94:	e02b      	b.n	80dee <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80d96:	4b1e      	ldr	r3, [pc, #120]	; (80e10 <usart_serial_putchar+0x94>)
   80d98:	4298      	cmp	r0, r3
   80d9a:	d107      	bne.n	80dac <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80d9c:	461e      	mov	r6, r3
   80d9e:	4d1d      	ldr	r5, [pc, #116]	; (80e14 <usart_serial_putchar+0x98>)
   80da0:	4630      	mov	r0, r6
   80da2:	4621      	mov	r1, r4
   80da4:	47a8      	blx	r5
   80da6:	2800      	cmp	r0, #0
   80da8:	d1fa      	bne.n	80da0 <usart_serial_putchar+0x24>
   80daa:	e022      	b.n	80df2 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80dac:	4b1a      	ldr	r3, [pc, #104]	; (80e18 <usart_serial_putchar+0x9c>)
   80dae:	4298      	cmp	r0, r3
   80db0:	d107      	bne.n	80dc2 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   80db2:	461e      	mov	r6, r3
   80db4:	4d17      	ldr	r5, [pc, #92]	; (80e14 <usart_serial_putchar+0x98>)
   80db6:	4630      	mov	r0, r6
   80db8:	4621      	mov	r1, r4
   80dba:	47a8      	blx	r5
   80dbc:	2800      	cmp	r0, #0
   80dbe:	d1fa      	bne.n	80db6 <usart_serial_putchar+0x3a>
   80dc0:	e019      	b.n	80df6 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80dc2:	4b16      	ldr	r3, [pc, #88]	; (80e1c <usart_serial_putchar+0xa0>)
   80dc4:	4298      	cmp	r0, r3
   80dc6:	d107      	bne.n	80dd8 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80dc8:	461e      	mov	r6, r3
   80dca:	4d12      	ldr	r5, [pc, #72]	; (80e14 <usart_serial_putchar+0x98>)
   80dcc:	4630      	mov	r0, r6
   80dce:	4621      	mov	r1, r4
   80dd0:	47a8      	blx	r5
   80dd2:	2800      	cmp	r0, #0
   80dd4:	d1fa      	bne.n	80dcc <usart_serial_putchar+0x50>
   80dd6:	e010      	b.n	80dfa <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80dd8:	4b11      	ldr	r3, [pc, #68]	; (80e20 <usart_serial_putchar+0xa4>)
   80dda:	4298      	cmp	r0, r3
   80ddc:	d10f      	bne.n	80dfe <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80dde:	461e      	mov	r6, r3
   80de0:	4d0c      	ldr	r5, [pc, #48]	; (80e14 <usart_serial_putchar+0x98>)
   80de2:	4630      	mov	r0, r6
   80de4:	4621      	mov	r1, r4
   80de6:	47a8      	blx	r5
   80de8:	2800      	cmp	r0, #0
   80dea:	d1fa      	bne.n	80de2 <usart_serial_putchar+0x66>
   80dec:	e009      	b.n	80e02 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80dee:	2001      	movs	r0, #1
   80df0:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80df2:	2001      	movs	r0, #1
   80df4:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80df6:	2001      	movs	r0, #1
   80df8:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80dfa:	2001      	movs	r0, #1
   80dfc:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80dfe:	2000      	movs	r0, #0
   80e00:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80e02:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80e04:	bd70      	pop	{r4, r5, r6, pc}
   80e06:	bf00      	nop
   80e08:	400e0800 	.word	0x400e0800
   80e0c:	00080a05 	.word	0x00080a05
   80e10:	40098000 	.word	0x40098000
   80e14:	00080a29 	.word	0x00080a29
   80e18:	4009c000 	.word	0x4009c000
   80e1c:	400a0000 	.word	0x400a0000
   80e20:	400a4000 	.word	0x400a4000

00080e24 <configure_console>:
#include "conf_board.h"
#include "consoleFunctions.h"

int configure_console(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   80e24:	b530      	push	{r4, r5, lr}
   80e26:	b085      	sub	sp, #20
   80e28:	2008      	movs	r0, #8
   80e2a:	4d13      	ldr	r5, [pc, #76]	; (80e78 <configure_console+0x54>)
   80e2c:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80e2e:	4c13      	ldr	r4, [pc, #76]	; (80e7c <configure_console+0x58>)
   80e30:	4b13      	ldr	r3, [pc, #76]	; (80e80 <configure_console+0x5c>)
   80e32:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80e34:	4a13      	ldr	r2, [pc, #76]	; (80e84 <configure_console+0x60>)
   80e36:	4b14      	ldr	r3, [pc, #80]	; (80e88 <configure_console+0x64>)
   80e38:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80e3a:	4a14      	ldr	r2, [pc, #80]	; (80e8c <configure_console+0x68>)
   80e3c:	4b14      	ldr	r3, [pc, #80]	; (80e90 <configure_console+0x6c>)
   80e3e:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80e40:	4b14      	ldr	r3, [pc, #80]	; (80e94 <configure_console+0x70>)
   80e42:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80e44:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80e48:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80e4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e4e:	9303      	str	r3, [sp, #12]
   80e50:	2008      	movs	r0, #8
   80e52:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80e54:	4620      	mov	r0, r4
   80e56:	a901      	add	r1, sp, #4
   80e58:	4b0f      	ldr	r3, [pc, #60]	; (80e98 <configure_console+0x74>)
   80e5a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80e5c:	4d0f      	ldr	r5, [pc, #60]	; (80e9c <configure_console+0x78>)
   80e5e:	682b      	ldr	r3, [r5, #0]
   80e60:	6898      	ldr	r0, [r3, #8]
   80e62:	2100      	movs	r1, #0
   80e64:	4c0e      	ldr	r4, [pc, #56]	; (80ea0 <configure_console+0x7c>)
   80e66:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80e68:	682b      	ldr	r3, [r5, #0]
   80e6a:	6858      	ldr	r0, [r3, #4]
   80e6c:	2100      	movs	r1, #0
   80e6e:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	/* printf("Console ready\n"); */
	return 0;
   80e70:	2000      	movs	r0, #0
   80e72:	b005      	add	sp, #20
   80e74:	bd30      	pop	{r4, r5, pc}
   80e76:	bf00      	nop
   80e78:	0008071d 	.word	0x0008071d
   80e7c:	400e0800 	.word	0x400e0800
   80e80:	20070b18 	.word	0x20070b18
   80e84:	00080d7d 	.word	0x00080d7d
   80e88:	20070b14 	.word	0x20070b14
   80e8c:	00080cd5 	.word	0x00080cd5
   80e90:	20070b10 	.word	0x20070b10
   80e94:	0501bd00 	.word	0x0501bd00
   80e98:	000809cd 	.word	0x000809cd
   80e9c:	20070568 	.word	0x20070568
   80ea0:	000810ed 	.word	0x000810ed

00080ea4 <configure_twi>:
	
	while (1);
}

void configure_twi(void) 
{
   80ea4:	b510      	push	{r4, lr}
   80ea6:	b084      	sub	sp, #16
   80ea8:	2016      	movs	r0, #22
   80eaa:	4b0f      	ldr	r3, [pc, #60]	; (80ee8 <configure_twi+0x44>)
   80eac:	4798      	blx	r3
	/* Enable TWI peripheral clock */
	sysclk_enable_peripheral_clock(ID_TWI0);
	
	/* Configure TWI options */
	twi_options_t p_opt;
	p_opt.master_clk = sysclk_get_peripheral_hz();
   80eae:	4b0f      	ldr	r3, [pc, #60]	; (80eec <configure_twi+0x48>)
   80eb0:	9301      	str	r3, [sp, #4]
	p_opt.speed = TWI_CLK;
   80eb2:	4b0f      	ldr	r3, [pc, #60]	; (80ef0 <configure_twi+0x4c>)
   80eb4:	9302      	str	r3, [sp, #8]
	p_opt.chip = TWI_MASTER_ADDR;
   80eb6:	2308      	movs	r3, #8
   80eb8:	f88d 300c 	strb.w	r3, [sp, #12]
	
	/* Configure TWI as master*/
	uint32_t status = twi_master_init(TWI0, &p_opt);
   80ebc:	480d      	ldr	r0, [pc, #52]	; (80ef4 <configure_twi+0x50>)
   80ebe:	a901      	add	r1, sp, #4
   80ec0:	4b0d      	ldr	r3, [pc, #52]	; (80ef8 <configure_twi+0x54>)
   80ec2:	4798      	blx	r3
	if (status != TWI_SUCCESS)
   80ec4:	b118      	cbz	r0, 80ece <configure_twi+0x2a>
	{
		printf("Failed to initialize master\r\n");
   80ec6:	480d      	ldr	r0, [pc, #52]	; (80efc <configure_twi+0x58>)
   80ec8:	4b0d      	ldr	r3, [pc, #52]	; (80f00 <configure_twi+0x5c>)
   80eca:	4798      	blx	r3
   80ecc:	e002      	b.n	80ed4 <configure_twi+0x30>
	}
	else
	{
		printf("Initialized master\r\n");
   80ece:	480d      	ldr	r0, [pc, #52]	; (80f04 <configure_twi+0x60>)
   80ed0:	4b0b      	ldr	r3, [pc, #44]	; (80f00 <configure_twi+0x5c>)
   80ed2:	4798      	blx	r3
	}

	/* Enable TWI master mode */
	twi_disable_slave_mode(TWI0);
   80ed4:	4c07      	ldr	r4, [pc, #28]	; (80ef4 <configure_twi+0x50>)
   80ed6:	4620      	mov	r0, r4
   80ed8:	4b0b      	ldr	r3, [pc, #44]	; (80f08 <configure_twi+0x64>)
   80eda:	4798      	blx	r3
	twi_enable_master_mode(TWI0);
   80edc:	4620      	mov	r0, r4
   80ede:	4b0b      	ldr	r3, [pc, #44]	; (80f0c <configure_twi+0x68>)
   80ee0:	4798      	blx	r3
   80ee2:	b004      	add	sp, #16
   80ee4:	bd10      	pop	{r4, pc}
   80ee6:	bf00      	nop
   80ee8:	0008071d 	.word	0x0008071d
   80eec:	0501bd00 	.word	0x0501bd00
   80ef0:	00061a80 	.word	0x00061a80
   80ef4:	4008c000 	.word	0x4008c000
   80ef8:	000807c9 	.word	0x000807c9
   80efc:	00083f80 	.word	0x00083f80
   80f00:	00081031 	.word	0x00081031
   80f04:	00083fa0 	.word	0x00083fa0
   80f08:	000809c5 	.word	0x000809c5
   80f0c:	00080775 	.word	0x00080775

00080f10 <main>:
static uint8_t rx_buffer[DATA_LENGTH] = {0x00};

void configure_twi(void);

int main (void)
{
   80f10:	b5f0      	push	{r4, r5, r6, r7, lr}
   80f12:	b08b      	sub	sp, #44	; 0x2c
	/* System clock and board initialization */
	sysclk_init();
   80f14:	4b21      	ldr	r3, [pc, #132]	; (80f9c <main+0x8c>)
   80f16:	4798      	blx	r3
	board_init();
   80f18:	4b21      	ldr	r3, [pc, #132]	; (80fa0 <main+0x90>)
   80f1a:	4798      	blx	r3
	
	configure_console();
   80f1c:	4b21      	ldr	r3, [pc, #132]	; (80fa4 <main+0x94>)
   80f1e:	4798      	blx	r3
	configure_twi();
   80f20:	4b21      	ldr	r3, [pc, #132]	; (80fa8 <main+0x98>)
   80f22:	4798      	blx	r3
	
	/* Configure packet to be sent */
	twi_packet_t tx_packet;
	tx_packet.chip = TWI_SLAVE_ADDR;
   80f24:	2109      	movs	r1, #9
   80f26:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
	tx_packet.addr_length = 1;
   80f2a:	2201      	movs	r2, #1
   80f2c:	9206      	str	r2, [sp, #24]
	tx_packet.buffer = (void*) tx_buffer;
   80f2e:	4b1f      	ldr	r3, [pc, #124]	; (80fac <main+0x9c>)
   80f30:	9307      	str	r3, [sp, #28]
	tx_packet.length = DATA_LENGTH;
   80f32:	2308      	movs	r3, #8
   80f34:	9308      	str	r3, [sp, #32]
	
	/* Configure packet to be received */
	twi_packet_t rx_packet;
	rx_packet.chip = TWI_SLAVE_ADDR;
   80f36:	f88d 1010 	strb.w	r1, [sp, #16]
	rx_packet.addr_length = 1;
   80f3a:	9201      	str	r2, [sp, #4]
	rx_packet.buffer = (void*) rx_buffer;
   80f3c:	4a1c      	ldr	r2, [pc, #112]	; (80fb0 <main+0xa0>)
   80f3e:	9202      	str	r2, [sp, #8]
	rx_packet.length = DATA_LENGTH;
   80f40:	9303      	str	r3, [sp, #12]
	
	/* Check if chip answers i2c address */
	if (twi_probe(TWI0, TWI_SLAVE_ADDR) != TWI_SUCCESS)
   80f42:	481c      	ldr	r0, [pc, #112]	; (80fb4 <main+0xa4>)
   80f44:	4b1c      	ldr	r3, [pc, #112]	; (80fb8 <main+0xa8>)
   80f46:	4798      	blx	r3
   80f48:	b118      	cbz	r0, 80f52 <main+0x42>
	{
		printf("Failed to get a response from chip\r\n");
   80f4a:	481c      	ldr	r0, [pc, #112]	; (80fbc <main+0xac>)
   80f4c:	4b1c      	ldr	r3, [pc, #112]	; (80fc0 <main+0xb0>)
   80f4e:	4798      	blx	r3
   80f50:	e002      	b.n	80f58 <main+0x48>
	}
	else
	{
		printf("Response gotten from chip\r\n");
   80f52:	481c      	ldr	r0, [pc, #112]	; (80fc4 <main+0xb4>)
   80f54:	4b1a      	ldr	r3, [pc, #104]	; (80fc0 <main+0xb0>)
   80f56:	4798      	blx	r3
	 		printf("Sent %d\r\n", tx_buffer[i]);
	 	}
	*/
	
	/* Alt 2. Send data to slave device */
	if (twi_master_write(TWI0, &tx_packet) != TWI_SUCCESS)
   80f58:	4816      	ldr	r0, [pc, #88]	; (80fb4 <main+0xa4>)
   80f5a:	a905      	add	r1, sp, #20
   80f5c:	4b1a      	ldr	r3, [pc, #104]	; (80fc8 <main+0xb8>)
   80f5e:	4798      	blx	r3
   80f60:	b118      	cbz	r0, 80f6a <main+0x5a>
	{
		printf("Failed to send data\r\n");
   80f62:	481a      	ldr	r0, [pc, #104]	; (80fcc <main+0xbc>)
   80f64:	4b16      	ldr	r3, [pc, #88]	; (80fc0 <main+0xb0>)
   80f66:	4798      	blx	r3
   80f68:	e002      	b.n	80f70 <main+0x60>
	}
	else
	{
		printf("Data sent\r\n");
   80f6a:	4819      	ldr	r0, [pc, #100]	; (80fd0 <main+0xc0>)
   80f6c:	4b14      	ldr	r3, [pc, #80]	; (80fc0 <main+0xb0>)
   80f6e:	4798      	blx	r3
	} 
	
	/* Receive data from slave device */
	if (twi_master_read(TWI0, &rx_packet) == TWI_SUCCESS)
   80f70:	4810      	ldr	r0, [pc, #64]	; (80fb4 <main+0xa4>)
   80f72:	4669      	mov	r1, sp
   80f74:	4b17      	ldr	r3, [pc, #92]	; (80fd4 <main+0xc4>)
   80f76:	4798      	blx	r3
   80f78:	b958      	cbnz	r0, 80f92 <main+0x82>
   80f7a:	4b0c      	ldr	r3, [pc, #48]	; (80fac <main+0x9c>)
   80f7c:	1e5c      	subs	r4, r3, #1
   80f7e:	1ddf      	adds	r7, r3, #7
	{
		for (uint32_t i = 0; i < DATA_LENGTH; i++)
		{
			printf("Received: %d\n\r", (uint8_t*) tx_buffer[i]);
   80f80:	4e15      	ldr	r6, [pc, #84]	; (80fd8 <main+0xc8>)
   80f82:	4d0f      	ldr	r5, [pc, #60]	; (80fc0 <main+0xb0>)
   80f84:	4630      	mov	r0, r6
   80f86:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   80f8a:	47a8      	blx	r5
	} 
	
	/* Receive data from slave device */
	if (twi_master_read(TWI0, &rx_packet) == TWI_SUCCESS)
	{
		for (uint32_t i = 0; i < DATA_LENGTH; i++)
   80f8c:	42bc      	cmp	r4, r7
   80f8e:	d1f9      	bne.n	80f84 <main+0x74>
   80f90:	e003      	b.n	80f9a <main+0x8a>
			printf("Received: %d\n\r", (uint8_t*) tx_buffer[i]);
		}
	}
	else
	{
		printf("Didn't receive any data\r\n");
   80f92:	4812      	ldr	r0, [pc, #72]	; (80fdc <main+0xcc>)
   80f94:	4b0a      	ldr	r3, [pc, #40]	; (80fc0 <main+0xb0>)
   80f96:	4798      	blx	r3
   80f98:	e7fa      	b.n	80f90 <main+0x80>
   80f9a:	e7fe      	b.n	80f9a <main+0x8a>
   80f9c:	00080149 	.word	0x00080149
   80fa0:	00080305 	.word	0x00080305
   80fa4:	00080e25 	.word	0x00080e25
   80fa8:	00080ea5 	.word	0x00080ea5
   80fac:	20070134 	.word	0x20070134
   80fb0:	20070ad4 	.word	0x20070ad4
   80fb4:	4008c000 	.word	0x4008c000
   80fb8:	00080999 	.word	0x00080999
   80fbc:	00083fb8 	.word	0x00083fb8
   80fc0:	00081031 	.word	0x00081031
   80fc4:	00083fe0 	.word	0x00083fe0
   80fc8:	000808dd 	.word	0x000808dd
   80fcc:	00083ffc 	.word	0x00083ffc
   80fd0:	00084014 	.word	0x00084014
   80fd4:	00080809 	.word	0x00080809
   80fd8:	00084020 	.word	0x00084020
   80fdc:	00084030 	.word	0x00084030

00080fe0 <__libc_init_array>:
   80fe0:	b570      	push	{r4, r5, r6, lr}
   80fe2:	4e0f      	ldr	r6, [pc, #60]	; (81020 <__libc_init_array+0x40>)
   80fe4:	4d0f      	ldr	r5, [pc, #60]	; (81024 <__libc_init_array+0x44>)
   80fe6:	1b76      	subs	r6, r6, r5
   80fe8:	10b6      	asrs	r6, r6, #2
   80fea:	d007      	beq.n	80ffc <__libc_init_array+0x1c>
   80fec:	3d04      	subs	r5, #4
   80fee:	2400      	movs	r4, #0
   80ff0:	3401      	adds	r4, #1
   80ff2:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80ff6:	4798      	blx	r3
   80ff8:	42a6      	cmp	r6, r4
   80ffa:	d1f9      	bne.n	80ff0 <__libc_init_array+0x10>
   80ffc:	4e0a      	ldr	r6, [pc, #40]	; (81028 <__libc_init_array+0x48>)
   80ffe:	4d0b      	ldr	r5, [pc, #44]	; (8102c <__libc_init_array+0x4c>)
   81000:	f003 f850 	bl	840a4 <_init>
   81004:	1b76      	subs	r6, r6, r5
   81006:	10b6      	asrs	r6, r6, #2
   81008:	d008      	beq.n	8101c <__libc_init_array+0x3c>
   8100a:	3d04      	subs	r5, #4
   8100c:	2400      	movs	r4, #0
   8100e:	3401      	adds	r4, #1
   81010:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81014:	4798      	blx	r3
   81016:	42a6      	cmp	r6, r4
   81018:	d1f9      	bne.n	8100e <__libc_init_array+0x2e>
   8101a:	bd70      	pop	{r4, r5, r6, pc}
   8101c:	bd70      	pop	{r4, r5, r6, pc}
   8101e:	bf00      	nop
   81020:	000840b0 	.word	0x000840b0
   81024:	000840b0 	.word	0x000840b0
   81028:	000840b8 	.word	0x000840b8
   8102c:	000840b0 	.word	0x000840b0

00081030 <iprintf>:
   81030:	b40f      	push	{r0, r1, r2, r3}
   81032:	b510      	push	{r4, lr}
   81034:	4b07      	ldr	r3, [pc, #28]	; (81054 <iprintf+0x24>)
   81036:	b082      	sub	sp, #8
   81038:	ac04      	add	r4, sp, #16
   8103a:	f854 2b04 	ldr.w	r2, [r4], #4
   8103e:	6818      	ldr	r0, [r3, #0]
   81040:	4623      	mov	r3, r4
   81042:	6881      	ldr	r1, [r0, #8]
   81044:	9401      	str	r4, [sp, #4]
   81046:	f000 f915 	bl	81274 <_vfiprintf_r>
   8104a:	b002      	add	sp, #8
   8104c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81050:	b004      	add	sp, #16
   81052:	4770      	bx	lr
   81054:	20070568 	.word	0x20070568

00081058 <memset>:
   81058:	b4f0      	push	{r4, r5, r6, r7}
   8105a:	0784      	lsls	r4, r0, #30
   8105c:	d043      	beq.n	810e6 <memset+0x8e>
   8105e:	1e54      	subs	r4, r2, #1
   81060:	2a00      	cmp	r2, #0
   81062:	d03e      	beq.n	810e2 <memset+0x8a>
   81064:	b2cd      	uxtb	r5, r1
   81066:	4603      	mov	r3, r0
   81068:	e003      	b.n	81072 <memset+0x1a>
   8106a:	1e62      	subs	r2, r4, #1
   8106c:	2c00      	cmp	r4, #0
   8106e:	d038      	beq.n	810e2 <memset+0x8a>
   81070:	4614      	mov	r4, r2
   81072:	f803 5b01 	strb.w	r5, [r3], #1
   81076:	079a      	lsls	r2, r3, #30
   81078:	d1f7      	bne.n	8106a <memset+0x12>
   8107a:	2c03      	cmp	r4, #3
   8107c:	d92a      	bls.n	810d4 <memset+0x7c>
   8107e:	b2cd      	uxtb	r5, r1
   81080:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81084:	2c0f      	cmp	r4, #15
   81086:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   8108a:	d915      	bls.n	810b8 <memset+0x60>
   8108c:	f1a4 0710 	sub.w	r7, r4, #16
   81090:	093f      	lsrs	r7, r7, #4
   81092:	f103 0610 	add.w	r6, r3, #16
   81096:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   8109a:	461a      	mov	r2, r3
   8109c:	6015      	str	r5, [r2, #0]
   8109e:	6055      	str	r5, [r2, #4]
   810a0:	6095      	str	r5, [r2, #8]
   810a2:	60d5      	str	r5, [r2, #12]
   810a4:	3210      	adds	r2, #16
   810a6:	42b2      	cmp	r2, r6
   810a8:	d1f8      	bne.n	8109c <memset+0x44>
   810aa:	f004 040f 	and.w	r4, r4, #15
   810ae:	3701      	adds	r7, #1
   810b0:	2c03      	cmp	r4, #3
   810b2:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   810b6:	d90d      	bls.n	810d4 <memset+0x7c>
   810b8:	461e      	mov	r6, r3
   810ba:	4622      	mov	r2, r4
   810bc:	3a04      	subs	r2, #4
   810be:	2a03      	cmp	r2, #3
   810c0:	f846 5b04 	str.w	r5, [r6], #4
   810c4:	d8fa      	bhi.n	810bc <memset+0x64>
   810c6:	1f22      	subs	r2, r4, #4
   810c8:	f022 0203 	bic.w	r2, r2, #3
   810cc:	3204      	adds	r2, #4
   810ce:	4413      	add	r3, r2
   810d0:	f004 0403 	and.w	r4, r4, #3
   810d4:	b12c      	cbz	r4, 810e2 <memset+0x8a>
   810d6:	b2c9      	uxtb	r1, r1
   810d8:	441c      	add	r4, r3
   810da:	f803 1b01 	strb.w	r1, [r3], #1
   810de:	42a3      	cmp	r3, r4
   810e0:	d1fb      	bne.n	810da <memset+0x82>
   810e2:	bcf0      	pop	{r4, r5, r6, r7}
   810e4:	4770      	bx	lr
   810e6:	4614      	mov	r4, r2
   810e8:	4603      	mov	r3, r0
   810ea:	e7c6      	b.n	8107a <memset+0x22>

000810ec <setbuf>:
   810ec:	2900      	cmp	r1, #0
   810ee:	bf0c      	ite	eq
   810f0:	2202      	moveq	r2, #2
   810f2:	2200      	movne	r2, #0
   810f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
   810f8:	f000 b800 	b.w	810fc <setvbuf>

000810fc <setvbuf>:
   810fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81100:	4d3c      	ldr	r5, [pc, #240]	; (811f4 <setvbuf+0xf8>)
   81102:	4604      	mov	r4, r0
   81104:	682d      	ldr	r5, [r5, #0]
   81106:	4688      	mov	r8, r1
   81108:	4616      	mov	r6, r2
   8110a:	461f      	mov	r7, r3
   8110c:	b115      	cbz	r5, 81114 <setvbuf+0x18>
   8110e:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81110:	2b00      	cmp	r3, #0
   81112:	d04f      	beq.n	811b4 <setvbuf+0xb8>
   81114:	2e02      	cmp	r6, #2
   81116:	d830      	bhi.n	8117a <setvbuf+0x7e>
   81118:	2f00      	cmp	r7, #0
   8111a:	db2e      	blt.n	8117a <setvbuf+0x7e>
   8111c:	4628      	mov	r0, r5
   8111e:	4621      	mov	r1, r4
   81120:	f001 f826 	bl	82170 <_fflush_r>
   81124:	89a3      	ldrh	r3, [r4, #12]
   81126:	2200      	movs	r2, #0
   81128:	6062      	str	r2, [r4, #4]
   8112a:	61a2      	str	r2, [r4, #24]
   8112c:	061a      	lsls	r2, r3, #24
   8112e:	d428      	bmi.n	81182 <setvbuf+0x86>
   81130:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81134:	b29b      	uxth	r3, r3
   81136:	2e02      	cmp	r6, #2
   81138:	81a3      	strh	r3, [r4, #12]
   8113a:	d02d      	beq.n	81198 <setvbuf+0x9c>
   8113c:	f1b8 0f00 	cmp.w	r8, #0
   81140:	d03c      	beq.n	811bc <setvbuf+0xc0>
   81142:	2e01      	cmp	r6, #1
   81144:	d013      	beq.n	8116e <setvbuf+0x72>
   81146:	b29b      	uxth	r3, r3
   81148:	f003 0008 	and.w	r0, r3, #8
   8114c:	4a2a      	ldr	r2, [pc, #168]	; (811f8 <setvbuf+0xfc>)
   8114e:	b280      	uxth	r0, r0
   81150:	63ea      	str	r2, [r5, #60]	; 0x3c
   81152:	f8c4 8000 	str.w	r8, [r4]
   81156:	f8c4 8010 	str.w	r8, [r4, #16]
   8115a:	6167      	str	r7, [r4, #20]
   8115c:	b178      	cbz	r0, 8117e <setvbuf+0x82>
   8115e:	f013 0f03 	tst.w	r3, #3
   81162:	bf18      	it	ne
   81164:	2700      	movne	r7, #0
   81166:	60a7      	str	r7, [r4, #8]
   81168:	2000      	movs	r0, #0
   8116a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8116e:	f043 0301 	orr.w	r3, r3, #1
   81172:	427a      	negs	r2, r7
   81174:	81a3      	strh	r3, [r4, #12]
   81176:	61a2      	str	r2, [r4, #24]
   81178:	e7e5      	b.n	81146 <setvbuf+0x4a>
   8117a:	f04f 30ff 	mov.w	r0, #4294967295
   8117e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81182:	4628      	mov	r0, r5
   81184:	6921      	ldr	r1, [r4, #16]
   81186:	f001 f953 	bl	82430 <_free_r>
   8118a:	89a3      	ldrh	r3, [r4, #12]
   8118c:	2e02      	cmp	r6, #2
   8118e:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81192:	b29b      	uxth	r3, r3
   81194:	81a3      	strh	r3, [r4, #12]
   81196:	d1d1      	bne.n	8113c <setvbuf+0x40>
   81198:	2000      	movs	r0, #0
   8119a:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8119e:	f043 0302 	orr.w	r3, r3, #2
   811a2:	2500      	movs	r5, #0
   811a4:	2101      	movs	r1, #1
   811a6:	81a3      	strh	r3, [r4, #12]
   811a8:	60a5      	str	r5, [r4, #8]
   811aa:	6022      	str	r2, [r4, #0]
   811ac:	6122      	str	r2, [r4, #16]
   811ae:	6161      	str	r1, [r4, #20]
   811b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   811b4:	4628      	mov	r0, r5
   811b6:	f000 fff7 	bl	821a8 <__sinit>
   811ba:	e7ab      	b.n	81114 <setvbuf+0x18>
   811bc:	2f00      	cmp	r7, #0
   811be:	bf08      	it	eq
   811c0:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   811c4:	4638      	mov	r0, r7
   811c6:	f001 fc29 	bl	82a1c <malloc>
   811ca:	4680      	mov	r8, r0
   811cc:	b128      	cbz	r0, 811da <setvbuf+0xde>
   811ce:	89a3      	ldrh	r3, [r4, #12]
   811d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   811d4:	b29b      	uxth	r3, r3
   811d6:	81a3      	strh	r3, [r4, #12]
   811d8:	e7b3      	b.n	81142 <setvbuf+0x46>
   811da:	f44f 6080 	mov.w	r0, #1024	; 0x400
   811de:	f001 fc1d 	bl	82a1c <malloc>
   811e2:	4680      	mov	r8, r0
   811e4:	b918      	cbnz	r0, 811ee <setvbuf+0xf2>
   811e6:	89a3      	ldrh	r3, [r4, #12]
   811e8:	f04f 30ff 	mov.w	r0, #4294967295
   811ec:	e7d5      	b.n	8119a <setvbuf+0x9e>
   811ee:	f44f 6780 	mov.w	r7, #1024	; 0x400
   811f2:	e7ec      	b.n	811ce <setvbuf+0xd2>
   811f4:	20070568 	.word	0x20070568
   811f8:	0008219d 	.word	0x0008219d

000811fc <__sprint_r.part.0>:
   811fc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   811fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81202:	049c      	lsls	r4, r3, #18
   81204:	460e      	mov	r6, r1
   81206:	4680      	mov	r8, r0
   81208:	4691      	mov	r9, r2
   8120a:	d52a      	bpl.n	81262 <__sprint_r.part.0+0x66>
   8120c:	6893      	ldr	r3, [r2, #8]
   8120e:	6812      	ldr	r2, [r2, #0]
   81210:	f102 0a08 	add.w	sl, r2, #8
   81214:	b31b      	cbz	r3, 8125e <__sprint_r.part.0+0x62>
   81216:	e91a 00a0 	ldmdb	sl, {r5, r7}
   8121a:	08bf      	lsrs	r7, r7, #2
   8121c:	d017      	beq.n	8124e <__sprint_r.part.0+0x52>
   8121e:	3d04      	subs	r5, #4
   81220:	2400      	movs	r4, #0
   81222:	e001      	b.n	81228 <__sprint_r.part.0+0x2c>
   81224:	42a7      	cmp	r7, r4
   81226:	d010      	beq.n	8124a <__sprint_r.part.0+0x4e>
   81228:	4640      	mov	r0, r8
   8122a:	f855 1f04 	ldr.w	r1, [r5, #4]!
   8122e:	4632      	mov	r2, r6
   81230:	f001 f850 	bl	822d4 <_fputwc_r>
   81234:	1c43      	adds	r3, r0, #1
   81236:	f104 0401 	add.w	r4, r4, #1
   8123a:	d1f3      	bne.n	81224 <__sprint_r.part.0+0x28>
   8123c:	2300      	movs	r3, #0
   8123e:	f8c9 3008 	str.w	r3, [r9, #8]
   81242:	f8c9 3004 	str.w	r3, [r9, #4]
   81246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8124a:	f8d9 3008 	ldr.w	r3, [r9, #8]
   8124e:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   81252:	f8c9 3008 	str.w	r3, [r9, #8]
   81256:	f10a 0a08 	add.w	sl, sl, #8
   8125a:	2b00      	cmp	r3, #0
   8125c:	d1db      	bne.n	81216 <__sprint_r.part.0+0x1a>
   8125e:	2000      	movs	r0, #0
   81260:	e7ec      	b.n	8123c <__sprint_r.part.0+0x40>
   81262:	f001 f9b1 	bl	825c8 <__sfvwrite_r>
   81266:	2300      	movs	r3, #0
   81268:	f8c9 3008 	str.w	r3, [r9, #8]
   8126c:	f8c9 3004 	str.w	r3, [r9, #4]
   81270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00081274 <_vfiprintf_r>:
   81274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81278:	b0b1      	sub	sp, #196	; 0xc4
   8127a:	461c      	mov	r4, r3
   8127c:	9102      	str	r1, [sp, #8]
   8127e:	4690      	mov	r8, r2
   81280:	9308      	str	r3, [sp, #32]
   81282:	9006      	str	r0, [sp, #24]
   81284:	b118      	cbz	r0, 8128e <_vfiprintf_r+0x1a>
   81286:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81288:	2b00      	cmp	r3, #0
   8128a:	f000 80e8 	beq.w	8145e <_vfiprintf_r+0x1ea>
   8128e:	9d02      	ldr	r5, [sp, #8]
   81290:	89ab      	ldrh	r3, [r5, #12]
   81292:	b29a      	uxth	r2, r3
   81294:	0490      	lsls	r0, r2, #18
   81296:	d407      	bmi.n	812a8 <_vfiprintf_r+0x34>
   81298:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   8129a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8129e:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   812a2:	81ab      	strh	r3, [r5, #12]
   812a4:	b29a      	uxth	r2, r3
   812a6:	6669      	str	r1, [r5, #100]	; 0x64
   812a8:	0711      	lsls	r1, r2, #28
   812aa:	f140 80b7 	bpl.w	8141c <_vfiprintf_r+0x1a8>
   812ae:	f8dd b008 	ldr.w	fp, [sp, #8]
   812b2:	f8db 3010 	ldr.w	r3, [fp, #16]
   812b6:	2b00      	cmp	r3, #0
   812b8:	f000 80b0 	beq.w	8141c <_vfiprintf_r+0x1a8>
   812bc:	f002 021a 	and.w	r2, r2, #26
   812c0:	2a0a      	cmp	r2, #10
   812c2:	f000 80b7 	beq.w	81434 <_vfiprintf_r+0x1c0>
   812c6:	2300      	movs	r3, #0
   812c8:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   812cc:	930a      	str	r3, [sp, #40]	; 0x28
   812ce:	9315      	str	r3, [sp, #84]	; 0x54
   812d0:	9314      	str	r3, [sp, #80]	; 0x50
   812d2:	9309      	str	r3, [sp, #36]	; 0x24
   812d4:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   812d8:	464e      	mov	r6, r9
   812da:	f898 3000 	ldrb.w	r3, [r8]
   812de:	2b00      	cmp	r3, #0
   812e0:	f000 84c8 	beq.w	81c74 <_vfiprintf_r+0xa00>
   812e4:	2b25      	cmp	r3, #37	; 0x25
   812e6:	f000 84c5 	beq.w	81c74 <_vfiprintf_r+0xa00>
   812ea:	f108 0201 	add.w	r2, r8, #1
   812ee:	e001      	b.n	812f4 <_vfiprintf_r+0x80>
   812f0:	2b25      	cmp	r3, #37	; 0x25
   812f2:	d004      	beq.n	812fe <_vfiprintf_r+0x8a>
   812f4:	7813      	ldrb	r3, [r2, #0]
   812f6:	4614      	mov	r4, r2
   812f8:	3201      	adds	r2, #1
   812fa:	2b00      	cmp	r3, #0
   812fc:	d1f8      	bne.n	812f0 <_vfiprintf_r+0x7c>
   812fe:	ebc8 0504 	rsb	r5, r8, r4
   81302:	b195      	cbz	r5, 8132a <_vfiprintf_r+0xb6>
   81304:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81306:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81308:	3301      	adds	r3, #1
   8130a:	442a      	add	r2, r5
   8130c:	2b07      	cmp	r3, #7
   8130e:	f8c6 8000 	str.w	r8, [r6]
   81312:	6075      	str	r5, [r6, #4]
   81314:	9215      	str	r2, [sp, #84]	; 0x54
   81316:	9314      	str	r3, [sp, #80]	; 0x50
   81318:	dd7b      	ble.n	81412 <_vfiprintf_r+0x19e>
   8131a:	2a00      	cmp	r2, #0
   8131c:	f040 84d5 	bne.w	81cca <_vfiprintf_r+0xa56>
   81320:	9809      	ldr	r0, [sp, #36]	; 0x24
   81322:	9214      	str	r2, [sp, #80]	; 0x50
   81324:	4428      	add	r0, r5
   81326:	464e      	mov	r6, r9
   81328:	9009      	str	r0, [sp, #36]	; 0x24
   8132a:	7823      	ldrb	r3, [r4, #0]
   8132c:	2b00      	cmp	r3, #0
   8132e:	f000 83ed 	beq.w	81b0c <_vfiprintf_r+0x898>
   81332:	2100      	movs	r1, #0
   81334:	f04f 0200 	mov.w	r2, #0
   81338:	f04f 3cff 	mov.w	ip, #4294967295
   8133c:	7863      	ldrb	r3, [r4, #1]
   8133e:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   81342:	9104      	str	r1, [sp, #16]
   81344:	468a      	mov	sl, r1
   81346:	f104 0801 	add.w	r8, r4, #1
   8134a:	4608      	mov	r0, r1
   8134c:	4665      	mov	r5, ip
   8134e:	f108 0801 	add.w	r8, r8, #1
   81352:	f1a3 0220 	sub.w	r2, r3, #32
   81356:	2a58      	cmp	r2, #88	; 0x58
   81358:	f200 82d9 	bhi.w	8190e <_vfiprintf_r+0x69a>
   8135c:	e8df f012 	tbh	[pc, r2, lsl #1]
   81360:	02d702cb 	.word	0x02d702cb
   81364:	02d202d7 	.word	0x02d202d7
   81368:	02d702d7 	.word	0x02d702d7
   8136c:	02d702d7 	.word	0x02d702d7
   81370:	02d702d7 	.word	0x02d702d7
   81374:	028f0282 	.word	0x028f0282
   81378:	008402d7 	.word	0x008402d7
   8137c:	02d70293 	.word	0x02d70293
   81380:	0196012b 	.word	0x0196012b
   81384:	01960196 	.word	0x01960196
   81388:	01960196 	.word	0x01960196
   8138c:	01960196 	.word	0x01960196
   81390:	01960196 	.word	0x01960196
   81394:	02d702d7 	.word	0x02d702d7
   81398:	02d702d7 	.word	0x02d702d7
   8139c:	02d702d7 	.word	0x02d702d7
   813a0:	02d702d7 	.word	0x02d702d7
   813a4:	02d702d7 	.word	0x02d702d7
   813a8:	02d70130 	.word	0x02d70130
   813ac:	02d702d7 	.word	0x02d702d7
   813b0:	02d702d7 	.word	0x02d702d7
   813b4:	02d702d7 	.word	0x02d702d7
   813b8:	02d702d7 	.word	0x02d702d7
   813bc:	017b02d7 	.word	0x017b02d7
   813c0:	02d702d7 	.word	0x02d702d7
   813c4:	02d702d7 	.word	0x02d702d7
   813c8:	01a402d7 	.word	0x01a402d7
   813cc:	02d702d7 	.word	0x02d702d7
   813d0:	02d701bf 	.word	0x02d701bf
   813d4:	02d702d7 	.word	0x02d702d7
   813d8:	02d702d7 	.word	0x02d702d7
   813dc:	02d702d7 	.word	0x02d702d7
   813e0:	02d702d7 	.word	0x02d702d7
   813e4:	01e402d7 	.word	0x01e402d7
   813e8:	02d701fa 	.word	0x02d701fa
   813ec:	02d702d7 	.word	0x02d702d7
   813f0:	01fa0216 	.word	0x01fa0216
   813f4:	02d702d7 	.word	0x02d702d7
   813f8:	02d7021b 	.word	0x02d7021b
   813fc:	00890228 	.word	0x00890228
   81400:	027d0266 	.word	0x027d0266
   81404:	023a02d7 	.word	0x023a02d7
   81408:	011902d7 	.word	0x011902d7
   8140c:	02d702d7 	.word	0x02d702d7
   81410:	02af      	.short	0x02af
   81412:	3608      	adds	r6, #8
   81414:	9809      	ldr	r0, [sp, #36]	; 0x24
   81416:	4428      	add	r0, r5
   81418:	9009      	str	r0, [sp, #36]	; 0x24
   8141a:	e786      	b.n	8132a <_vfiprintf_r+0xb6>
   8141c:	9806      	ldr	r0, [sp, #24]
   8141e:	9902      	ldr	r1, [sp, #8]
   81420:	f000 fd90 	bl	81f44 <__swsetup_r>
   81424:	b9b0      	cbnz	r0, 81454 <_vfiprintf_r+0x1e0>
   81426:	9d02      	ldr	r5, [sp, #8]
   81428:	89aa      	ldrh	r2, [r5, #12]
   8142a:	f002 021a 	and.w	r2, r2, #26
   8142e:	2a0a      	cmp	r2, #10
   81430:	f47f af49 	bne.w	812c6 <_vfiprintf_r+0x52>
   81434:	f8dd b008 	ldr.w	fp, [sp, #8]
   81438:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   8143c:	2b00      	cmp	r3, #0
   8143e:	f6ff af42 	blt.w	812c6 <_vfiprintf_r+0x52>
   81442:	9806      	ldr	r0, [sp, #24]
   81444:	4659      	mov	r1, fp
   81446:	4642      	mov	r2, r8
   81448:	4623      	mov	r3, r4
   8144a:	f000 fd3d 	bl	81ec8 <__sbprintf>
   8144e:	b031      	add	sp, #196	; 0xc4
   81450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81454:	f04f 30ff 	mov.w	r0, #4294967295
   81458:	b031      	add	sp, #196	; 0xc4
   8145a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8145e:	f000 fea3 	bl	821a8 <__sinit>
   81462:	e714      	b.n	8128e <_vfiprintf_r+0x1a>
   81464:	4240      	negs	r0, r0
   81466:	9308      	str	r3, [sp, #32]
   81468:	f04a 0a04 	orr.w	sl, sl, #4
   8146c:	f898 3000 	ldrb.w	r3, [r8]
   81470:	e76d      	b.n	8134e <_vfiprintf_r+0xda>
   81472:	f01a 0320 	ands.w	r3, sl, #32
   81476:	9004      	str	r0, [sp, #16]
   81478:	46ac      	mov	ip, r5
   8147a:	f000 80f4 	beq.w	81666 <_vfiprintf_r+0x3f2>
   8147e:	f8dd b020 	ldr.w	fp, [sp, #32]
   81482:	f10b 0307 	add.w	r3, fp, #7
   81486:	f023 0307 	bic.w	r3, r3, #7
   8148a:	f103 0408 	add.w	r4, r3, #8
   8148e:	9408      	str	r4, [sp, #32]
   81490:	e9d3 4500 	ldrd	r4, r5, [r3]
   81494:	2300      	movs	r3, #0
   81496:	f04f 0000 	mov.w	r0, #0
   8149a:	2100      	movs	r1, #0
   8149c:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   814a0:	f8cd c014 	str.w	ip, [sp, #20]
   814a4:	9107      	str	r1, [sp, #28]
   814a6:	f1bc 0f00 	cmp.w	ip, #0
   814aa:	bfa8      	it	ge
   814ac:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   814b0:	ea54 0205 	orrs.w	r2, r4, r5
   814b4:	f040 80ad 	bne.w	81612 <_vfiprintf_r+0x39e>
   814b8:	f1bc 0f00 	cmp.w	ip, #0
   814bc:	f040 80a9 	bne.w	81612 <_vfiprintf_r+0x39e>
   814c0:	2b00      	cmp	r3, #0
   814c2:	f040 83c0 	bne.w	81c46 <_vfiprintf_r+0x9d2>
   814c6:	f01a 0f01 	tst.w	sl, #1
   814ca:	f000 83bc 	beq.w	81c46 <_vfiprintf_r+0x9d2>
   814ce:	2330      	movs	r3, #48	; 0x30
   814d0:	af30      	add	r7, sp, #192	; 0xc0
   814d2:	f807 3d41 	strb.w	r3, [r7, #-65]!
   814d6:	ebc7 0409 	rsb	r4, r7, r9
   814da:	9405      	str	r4, [sp, #20]
   814dc:	f8dd b014 	ldr.w	fp, [sp, #20]
   814e0:	9c07      	ldr	r4, [sp, #28]
   814e2:	45e3      	cmp	fp, ip
   814e4:	bfb8      	it	lt
   814e6:	46e3      	movlt	fp, ip
   814e8:	f8cd b00c 	str.w	fp, [sp, #12]
   814ec:	b11c      	cbz	r4, 814f6 <_vfiprintf_r+0x282>
   814ee:	f10b 0b01 	add.w	fp, fp, #1
   814f2:	f8cd b00c 	str.w	fp, [sp, #12]
   814f6:	f01a 0502 	ands.w	r5, sl, #2
   814fa:	9507      	str	r5, [sp, #28]
   814fc:	d005      	beq.n	8150a <_vfiprintf_r+0x296>
   814fe:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81502:	f10b 0b02 	add.w	fp, fp, #2
   81506:	f8cd b00c 	str.w	fp, [sp, #12]
   8150a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   8150e:	930b      	str	r3, [sp, #44]	; 0x2c
   81510:	f040 821b 	bne.w	8194a <_vfiprintf_r+0x6d6>
   81514:	9d04      	ldr	r5, [sp, #16]
   81516:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8151a:	ebcb 0405 	rsb	r4, fp, r5
   8151e:	2c00      	cmp	r4, #0
   81520:	f340 8213 	ble.w	8194a <_vfiprintf_r+0x6d6>
   81524:	2c10      	cmp	r4, #16
   81526:	f340 8489 	ble.w	81e3c <_vfiprintf_r+0xbc8>
   8152a:	4dbe      	ldr	r5, [pc, #760]	; (81824 <_vfiprintf_r+0x5b0>)
   8152c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8152e:	462b      	mov	r3, r5
   81530:	9814      	ldr	r0, [sp, #80]	; 0x50
   81532:	4625      	mov	r5, r4
   81534:	f04f 0b10 	mov.w	fp, #16
   81538:	4664      	mov	r4, ip
   8153a:	46b4      	mov	ip, r6
   8153c:	461e      	mov	r6, r3
   8153e:	e006      	b.n	8154e <_vfiprintf_r+0x2da>
   81540:	1c83      	adds	r3, r0, #2
   81542:	f10c 0c08 	add.w	ip, ip, #8
   81546:	4608      	mov	r0, r1
   81548:	3d10      	subs	r5, #16
   8154a:	2d10      	cmp	r5, #16
   8154c:	dd11      	ble.n	81572 <_vfiprintf_r+0x2fe>
   8154e:	1c41      	adds	r1, r0, #1
   81550:	3210      	adds	r2, #16
   81552:	2907      	cmp	r1, #7
   81554:	9215      	str	r2, [sp, #84]	; 0x54
   81556:	e88c 0840 	stmia.w	ip, {r6, fp}
   8155a:	9114      	str	r1, [sp, #80]	; 0x50
   8155c:	ddf0      	ble.n	81540 <_vfiprintf_r+0x2cc>
   8155e:	2a00      	cmp	r2, #0
   81560:	f040 81e6 	bne.w	81930 <_vfiprintf_r+0x6bc>
   81564:	3d10      	subs	r5, #16
   81566:	2d10      	cmp	r5, #16
   81568:	f04f 0301 	mov.w	r3, #1
   8156c:	4610      	mov	r0, r2
   8156e:	46cc      	mov	ip, r9
   81570:	dced      	bgt.n	8154e <_vfiprintf_r+0x2da>
   81572:	4631      	mov	r1, r6
   81574:	4666      	mov	r6, ip
   81576:	46a4      	mov	ip, r4
   81578:	462c      	mov	r4, r5
   8157a:	460d      	mov	r5, r1
   8157c:	4422      	add	r2, r4
   8157e:	2b07      	cmp	r3, #7
   81580:	9215      	str	r2, [sp, #84]	; 0x54
   81582:	6035      	str	r5, [r6, #0]
   81584:	6074      	str	r4, [r6, #4]
   81586:	9314      	str	r3, [sp, #80]	; 0x50
   81588:	f300 836d 	bgt.w	81c66 <_vfiprintf_r+0x9f2>
   8158c:	3608      	adds	r6, #8
   8158e:	1c59      	adds	r1, r3, #1
   81590:	e1de      	b.n	81950 <_vfiprintf_r+0x6dc>
   81592:	f01a 0f20 	tst.w	sl, #32
   81596:	9004      	str	r0, [sp, #16]
   81598:	46ac      	mov	ip, r5
   8159a:	f000 808d 	beq.w	816b8 <_vfiprintf_r+0x444>
   8159e:	9d08      	ldr	r5, [sp, #32]
   815a0:	1deb      	adds	r3, r5, #7
   815a2:	f023 0307 	bic.w	r3, r3, #7
   815a6:	f103 0b08 	add.w	fp, r3, #8
   815aa:	e9d3 4500 	ldrd	r4, r5, [r3]
   815ae:	f8cd b020 	str.w	fp, [sp, #32]
   815b2:	2301      	movs	r3, #1
   815b4:	e76f      	b.n	81496 <_vfiprintf_r+0x222>
   815b6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   815ba:	f898 3000 	ldrb.w	r3, [r8]
   815be:	e6c6      	b.n	8134e <_vfiprintf_r+0xda>
   815c0:	f04a 0a10 	orr.w	sl, sl, #16
   815c4:	f01a 0f20 	tst.w	sl, #32
   815c8:	9004      	str	r0, [sp, #16]
   815ca:	46ac      	mov	ip, r5
   815cc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   815d0:	f000 80c8 	beq.w	81764 <_vfiprintf_r+0x4f0>
   815d4:	9c08      	ldr	r4, [sp, #32]
   815d6:	1de1      	adds	r1, r4, #7
   815d8:	f021 0107 	bic.w	r1, r1, #7
   815dc:	e9d1 2300 	ldrd	r2, r3, [r1]
   815e0:	3108      	adds	r1, #8
   815e2:	9108      	str	r1, [sp, #32]
   815e4:	4614      	mov	r4, r2
   815e6:	461d      	mov	r5, r3
   815e8:	2a00      	cmp	r2, #0
   815ea:	f173 0b00 	sbcs.w	fp, r3, #0
   815ee:	f2c0 83ce 	blt.w	81d8e <_vfiprintf_r+0xb1a>
   815f2:	f1bc 0f00 	cmp.w	ip, #0
   815f6:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   815fa:	bfa8      	it	ge
   815fc:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81600:	ea54 0205 	orrs.w	r2, r4, r5
   81604:	9007      	str	r0, [sp, #28]
   81606:	f8cd c014 	str.w	ip, [sp, #20]
   8160a:	f04f 0301 	mov.w	r3, #1
   8160e:	f43f af53 	beq.w	814b8 <_vfiprintf_r+0x244>
   81612:	2b01      	cmp	r3, #1
   81614:	f000 8319 	beq.w	81c4a <_vfiprintf_r+0x9d6>
   81618:	2b02      	cmp	r3, #2
   8161a:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   8161e:	f040 824c 	bne.w	81aba <_vfiprintf_r+0x846>
   81622:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   81626:	4619      	mov	r1, r3
   81628:	f004 000f 	and.w	r0, r4, #15
   8162c:	0922      	lsrs	r2, r4, #4
   8162e:	f81b 0000 	ldrb.w	r0, [fp, r0]
   81632:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   81636:	092b      	lsrs	r3, r5, #4
   81638:	7008      	strb	r0, [r1, #0]
   8163a:	ea52 0003 	orrs.w	r0, r2, r3
   8163e:	460f      	mov	r7, r1
   81640:	4614      	mov	r4, r2
   81642:	461d      	mov	r5, r3
   81644:	f101 31ff 	add.w	r1, r1, #4294967295
   81648:	d1ee      	bne.n	81628 <_vfiprintf_r+0x3b4>
   8164a:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   8164e:	ebc7 0309 	rsb	r3, r7, r9
   81652:	9305      	str	r3, [sp, #20]
   81654:	e742      	b.n	814dc <_vfiprintf_r+0x268>
   81656:	f04a 0a10 	orr.w	sl, sl, #16
   8165a:	f01a 0320 	ands.w	r3, sl, #32
   8165e:	9004      	str	r0, [sp, #16]
   81660:	46ac      	mov	ip, r5
   81662:	f47f af0c 	bne.w	8147e <_vfiprintf_r+0x20a>
   81666:	f01a 0210 	ands.w	r2, sl, #16
   8166a:	f040 8311 	bne.w	81c90 <_vfiprintf_r+0xa1c>
   8166e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   81672:	f000 830d 	beq.w	81c90 <_vfiprintf_r+0xa1c>
   81676:	f8dd b020 	ldr.w	fp, [sp, #32]
   8167a:	4613      	mov	r3, r2
   8167c:	f8bb 4000 	ldrh.w	r4, [fp]
   81680:	f10b 0b04 	add.w	fp, fp, #4
   81684:	2500      	movs	r5, #0
   81686:	f8cd b020 	str.w	fp, [sp, #32]
   8168a:	e704      	b.n	81496 <_vfiprintf_r+0x222>
   8168c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81690:	2000      	movs	r0, #0
   81692:	f818 3b01 	ldrb.w	r3, [r8], #1
   81696:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8169a:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   8169e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   816a2:	2a09      	cmp	r2, #9
   816a4:	d9f5      	bls.n	81692 <_vfiprintf_r+0x41e>
   816a6:	e654      	b.n	81352 <_vfiprintf_r+0xde>
   816a8:	f04a 0a10 	orr.w	sl, sl, #16
   816ac:	f01a 0f20 	tst.w	sl, #32
   816b0:	9004      	str	r0, [sp, #16]
   816b2:	46ac      	mov	ip, r5
   816b4:	f47f af73 	bne.w	8159e <_vfiprintf_r+0x32a>
   816b8:	f01a 0f10 	tst.w	sl, #16
   816bc:	f040 82ef 	bne.w	81c9e <_vfiprintf_r+0xa2a>
   816c0:	f01a 0f40 	tst.w	sl, #64	; 0x40
   816c4:	f000 82eb 	beq.w	81c9e <_vfiprintf_r+0xa2a>
   816c8:	f8dd b020 	ldr.w	fp, [sp, #32]
   816cc:	2500      	movs	r5, #0
   816ce:	f8bb 4000 	ldrh.w	r4, [fp]
   816d2:	f10b 0b04 	add.w	fp, fp, #4
   816d6:	2301      	movs	r3, #1
   816d8:	f8cd b020 	str.w	fp, [sp, #32]
   816dc:	e6db      	b.n	81496 <_vfiprintf_r+0x222>
   816de:	46ac      	mov	ip, r5
   816e0:	4d51      	ldr	r5, [pc, #324]	; (81828 <_vfiprintf_r+0x5b4>)
   816e2:	f01a 0f20 	tst.w	sl, #32
   816e6:	9004      	str	r0, [sp, #16]
   816e8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   816ec:	950a      	str	r5, [sp, #40]	; 0x28
   816ee:	f000 80f0 	beq.w	818d2 <_vfiprintf_r+0x65e>
   816f2:	9d08      	ldr	r5, [sp, #32]
   816f4:	1dea      	adds	r2, r5, #7
   816f6:	f022 0207 	bic.w	r2, r2, #7
   816fa:	f102 0b08 	add.w	fp, r2, #8
   816fe:	f8cd b020 	str.w	fp, [sp, #32]
   81702:	e9d2 4500 	ldrd	r4, r5, [r2]
   81706:	f01a 0f01 	tst.w	sl, #1
   8170a:	f000 82aa 	beq.w	81c62 <_vfiprintf_r+0x9ee>
   8170e:	ea54 0b05 	orrs.w	fp, r4, r5
   81712:	f000 82a6 	beq.w	81c62 <_vfiprintf_r+0x9ee>
   81716:	2230      	movs	r2, #48	; 0x30
   81718:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   8171c:	f04a 0a02 	orr.w	sl, sl, #2
   81720:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81724:	2302      	movs	r3, #2
   81726:	e6b6      	b.n	81496 <_vfiprintf_r+0x222>
   81728:	9b08      	ldr	r3, [sp, #32]
   8172a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8172e:	681b      	ldr	r3, [r3, #0]
   81730:	2401      	movs	r4, #1
   81732:	f04f 0500 	mov.w	r5, #0
   81736:	f10b 0b04 	add.w	fp, fp, #4
   8173a:	9004      	str	r0, [sp, #16]
   8173c:	9403      	str	r4, [sp, #12]
   8173e:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   81742:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   81746:	f8cd b020 	str.w	fp, [sp, #32]
   8174a:	9405      	str	r4, [sp, #20]
   8174c:	af16      	add	r7, sp, #88	; 0x58
   8174e:	f04f 0c00 	mov.w	ip, #0
   81752:	e6d0      	b.n	814f6 <_vfiprintf_r+0x282>
   81754:	f01a 0f20 	tst.w	sl, #32
   81758:	9004      	str	r0, [sp, #16]
   8175a:	46ac      	mov	ip, r5
   8175c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81760:	f47f af38 	bne.w	815d4 <_vfiprintf_r+0x360>
   81764:	f01a 0f10 	tst.w	sl, #16
   81768:	f040 82a7 	bne.w	81cba <_vfiprintf_r+0xa46>
   8176c:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81770:	f000 82a3 	beq.w	81cba <_vfiprintf_r+0xa46>
   81774:	f8dd b020 	ldr.w	fp, [sp, #32]
   81778:	f9bb 4000 	ldrsh.w	r4, [fp]
   8177c:	f10b 0b04 	add.w	fp, fp, #4
   81780:	17e5      	asrs	r5, r4, #31
   81782:	4622      	mov	r2, r4
   81784:	462b      	mov	r3, r5
   81786:	f8cd b020 	str.w	fp, [sp, #32]
   8178a:	e72d      	b.n	815e8 <_vfiprintf_r+0x374>
   8178c:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   81790:	f898 3000 	ldrb.w	r3, [r8]
   81794:	e5db      	b.n	8134e <_vfiprintf_r+0xda>
   81796:	f898 3000 	ldrb.w	r3, [r8]
   8179a:	4642      	mov	r2, r8
   8179c:	2b6c      	cmp	r3, #108	; 0x6c
   8179e:	bf03      	ittte	eq
   817a0:	f108 0801 	addeq.w	r8, r8, #1
   817a4:	f04a 0a20 	orreq.w	sl, sl, #32
   817a8:	7853      	ldrbeq	r3, [r2, #1]
   817aa:	f04a 0a10 	orrne.w	sl, sl, #16
   817ae:	e5ce      	b.n	8134e <_vfiprintf_r+0xda>
   817b0:	f01a 0f20 	tst.w	sl, #32
   817b4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   817b8:	f000 82f7 	beq.w	81daa <_vfiprintf_r+0xb36>
   817bc:	9c08      	ldr	r4, [sp, #32]
   817be:	6821      	ldr	r1, [r4, #0]
   817c0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   817c2:	17e5      	asrs	r5, r4, #31
   817c4:	462b      	mov	r3, r5
   817c6:	9d08      	ldr	r5, [sp, #32]
   817c8:	4622      	mov	r2, r4
   817ca:	3504      	adds	r5, #4
   817cc:	9508      	str	r5, [sp, #32]
   817ce:	e9c1 2300 	strd	r2, r3, [r1]
   817d2:	e582      	b.n	812da <_vfiprintf_r+0x66>
   817d4:	9c08      	ldr	r4, [sp, #32]
   817d6:	46ac      	mov	ip, r5
   817d8:	6827      	ldr	r7, [r4, #0]
   817da:	f04f 0500 	mov.w	r5, #0
   817de:	9004      	str	r0, [sp, #16]
   817e0:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   817e4:	3404      	adds	r4, #4
   817e6:	2f00      	cmp	r7, #0
   817e8:	f000 8332 	beq.w	81e50 <_vfiprintf_r+0xbdc>
   817ec:	f1bc 0f00 	cmp.w	ip, #0
   817f0:	4638      	mov	r0, r7
   817f2:	f2c0 8307 	blt.w	81e04 <_vfiprintf_r+0xb90>
   817f6:	4662      	mov	r2, ip
   817f8:	2100      	movs	r1, #0
   817fa:	f8cd c004 	str.w	ip, [sp, #4]
   817fe:	f001 fbb1 	bl	82f64 <memchr>
   81802:	f8dd c004 	ldr.w	ip, [sp, #4]
   81806:	2800      	cmp	r0, #0
   81808:	f000 833a 	beq.w	81e80 <_vfiprintf_r+0xc0c>
   8180c:	1bc0      	subs	r0, r0, r7
   8180e:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81812:	4560      	cmp	r0, ip
   81814:	bfa8      	it	ge
   81816:	4660      	movge	r0, ip
   81818:	9005      	str	r0, [sp, #20]
   8181a:	9408      	str	r4, [sp, #32]
   8181c:	9507      	str	r5, [sp, #28]
   8181e:	f04f 0c00 	mov.w	ip, #0
   81822:	e65b      	b.n	814dc <_vfiprintf_r+0x268>
   81824:	00084094 	.word	0x00084094
   81828:	00084054 	.word	0x00084054
   8182c:	9b08      	ldr	r3, [sp, #32]
   8182e:	f8dd b020 	ldr.w	fp, [sp, #32]
   81832:	9004      	str	r0, [sp, #16]
   81834:	48b2      	ldr	r0, [pc, #712]	; (81b00 <_vfiprintf_r+0x88c>)
   81836:	681c      	ldr	r4, [r3, #0]
   81838:	2230      	movs	r2, #48	; 0x30
   8183a:	2378      	movs	r3, #120	; 0x78
   8183c:	f10b 0b04 	add.w	fp, fp, #4
   81840:	46ac      	mov	ip, r5
   81842:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   81846:	f04a 0a02 	orr.w	sl, sl, #2
   8184a:	f8cd b020 	str.w	fp, [sp, #32]
   8184e:	2500      	movs	r5, #0
   81850:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81854:	900a      	str	r0, [sp, #40]	; 0x28
   81856:	2302      	movs	r3, #2
   81858:	e61d      	b.n	81496 <_vfiprintf_r+0x222>
   8185a:	f04a 0a20 	orr.w	sl, sl, #32
   8185e:	f898 3000 	ldrb.w	r3, [r8]
   81862:	e574      	b.n	8134e <_vfiprintf_r+0xda>
   81864:	f8dd b020 	ldr.w	fp, [sp, #32]
   81868:	f8db 0000 	ldr.w	r0, [fp]
   8186c:	f10b 0304 	add.w	r3, fp, #4
   81870:	2800      	cmp	r0, #0
   81872:	f6ff adf7 	blt.w	81464 <_vfiprintf_r+0x1f0>
   81876:	9308      	str	r3, [sp, #32]
   81878:	f898 3000 	ldrb.w	r3, [r8]
   8187c:	e567      	b.n	8134e <_vfiprintf_r+0xda>
   8187e:	f898 3000 	ldrb.w	r3, [r8]
   81882:	212b      	movs	r1, #43	; 0x2b
   81884:	e563      	b.n	8134e <_vfiprintf_r+0xda>
   81886:	f898 3000 	ldrb.w	r3, [r8]
   8188a:	f108 0401 	add.w	r4, r8, #1
   8188e:	2b2a      	cmp	r3, #42	; 0x2a
   81890:	f000 8305 	beq.w	81e9e <_vfiprintf_r+0xc2a>
   81894:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81898:	2a09      	cmp	r2, #9
   8189a:	bf98      	it	ls
   8189c:	2500      	movls	r5, #0
   8189e:	f200 82fa 	bhi.w	81e96 <_vfiprintf_r+0xc22>
   818a2:	f814 3b01 	ldrb.w	r3, [r4], #1
   818a6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   818aa:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   818ae:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   818b2:	2a09      	cmp	r2, #9
   818b4:	d9f5      	bls.n	818a2 <_vfiprintf_r+0x62e>
   818b6:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   818ba:	46a0      	mov	r8, r4
   818bc:	e549      	b.n	81352 <_vfiprintf_r+0xde>
   818be:	4c90      	ldr	r4, [pc, #576]	; (81b00 <_vfiprintf_r+0x88c>)
   818c0:	f01a 0f20 	tst.w	sl, #32
   818c4:	9004      	str	r0, [sp, #16]
   818c6:	46ac      	mov	ip, r5
   818c8:	940a      	str	r4, [sp, #40]	; 0x28
   818ca:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   818ce:	f47f af10 	bne.w	816f2 <_vfiprintf_r+0x47e>
   818d2:	f01a 0f10 	tst.w	sl, #16
   818d6:	f040 81ea 	bne.w	81cae <_vfiprintf_r+0xa3a>
   818da:	f01a 0f40 	tst.w	sl, #64	; 0x40
   818de:	f000 81e6 	beq.w	81cae <_vfiprintf_r+0xa3a>
   818e2:	f8dd b020 	ldr.w	fp, [sp, #32]
   818e6:	2500      	movs	r5, #0
   818e8:	f8bb 4000 	ldrh.w	r4, [fp]
   818ec:	f10b 0b04 	add.w	fp, fp, #4
   818f0:	f8cd b020 	str.w	fp, [sp, #32]
   818f4:	e707      	b.n	81706 <_vfiprintf_r+0x492>
   818f6:	f898 3000 	ldrb.w	r3, [r8]
   818fa:	2900      	cmp	r1, #0
   818fc:	f47f ad27 	bne.w	8134e <_vfiprintf_r+0xda>
   81900:	2120      	movs	r1, #32
   81902:	e524      	b.n	8134e <_vfiprintf_r+0xda>
   81904:	f04a 0a01 	orr.w	sl, sl, #1
   81908:	f898 3000 	ldrb.w	r3, [r8]
   8190c:	e51f      	b.n	8134e <_vfiprintf_r+0xda>
   8190e:	9004      	str	r0, [sp, #16]
   81910:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81914:	2b00      	cmp	r3, #0
   81916:	f000 80f9 	beq.w	81b0c <_vfiprintf_r+0x898>
   8191a:	2501      	movs	r5, #1
   8191c:	f04f 0b00 	mov.w	fp, #0
   81920:	9503      	str	r5, [sp, #12]
   81922:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   81926:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8192a:	9505      	str	r5, [sp, #20]
   8192c:	af16      	add	r7, sp, #88	; 0x58
   8192e:	e70e      	b.n	8174e <_vfiprintf_r+0x4da>
   81930:	9806      	ldr	r0, [sp, #24]
   81932:	9902      	ldr	r1, [sp, #8]
   81934:	aa13      	add	r2, sp, #76	; 0x4c
   81936:	f7ff fc61 	bl	811fc <__sprint_r.part.0>
   8193a:	2800      	cmp	r0, #0
   8193c:	f040 80ed 	bne.w	81b1a <_vfiprintf_r+0x8a6>
   81940:	9814      	ldr	r0, [sp, #80]	; 0x50
   81942:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81944:	1c43      	adds	r3, r0, #1
   81946:	46cc      	mov	ip, r9
   81948:	e5fe      	b.n	81548 <_vfiprintf_r+0x2d4>
   8194a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8194c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8194e:	1c59      	adds	r1, r3, #1
   81950:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   81954:	b168      	cbz	r0, 81972 <_vfiprintf_r+0x6fe>
   81956:	3201      	adds	r2, #1
   81958:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   8195c:	2301      	movs	r3, #1
   8195e:	2907      	cmp	r1, #7
   81960:	9215      	str	r2, [sp, #84]	; 0x54
   81962:	9114      	str	r1, [sp, #80]	; 0x50
   81964:	e886 0009 	stmia.w	r6, {r0, r3}
   81968:	f300 8160 	bgt.w	81c2c <_vfiprintf_r+0x9b8>
   8196c:	460b      	mov	r3, r1
   8196e:	3608      	adds	r6, #8
   81970:	3101      	adds	r1, #1
   81972:	9c07      	ldr	r4, [sp, #28]
   81974:	b164      	cbz	r4, 81990 <_vfiprintf_r+0x71c>
   81976:	3202      	adds	r2, #2
   81978:	a812      	add	r0, sp, #72	; 0x48
   8197a:	2302      	movs	r3, #2
   8197c:	2907      	cmp	r1, #7
   8197e:	9215      	str	r2, [sp, #84]	; 0x54
   81980:	9114      	str	r1, [sp, #80]	; 0x50
   81982:	e886 0009 	stmia.w	r6, {r0, r3}
   81986:	f300 8157 	bgt.w	81c38 <_vfiprintf_r+0x9c4>
   8198a:	460b      	mov	r3, r1
   8198c:	3608      	adds	r6, #8
   8198e:	3101      	adds	r1, #1
   81990:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   81992:	2d80      	cmp	r5, #128	; 0x80
   81994:	f000 8101 	beq.w	81b9a <_vfiprintf_r+0x926>
   81998:	9d05      	ldr	r5, [sp, #20]
   8199a:	ebc5 040c 	rsb	r4, r5, ip
   8199e:	2c00      	cmp	r4, #0
   819a0:	dd2f      	ble.n	81a02 <_vfiprintf_r+0x78e>
   819a2:	2c10      	cmp	r4, #16
   819a4:	4d57      	ldr	r5, [pc, #348]	; (81b04 <_vfiprintf_r+0x890>)
   819a6:	dd22      	ble.n	819ee <_vfiprintf_r+0x77a>
   819a8:	4630      	mov	r0, r6
   819aa:	f04f 0b10 	mov.w	fp, #16
   819ae:	462e      	mov	r6, r5
   819b0:	4625      	mov	r5, r4
   819b2:	9c06      	ldr	r4, [sp, #24]
   819b4:	e006      	b.n	819c4 <_vfiprintf_r+0x750>
   819b6:	f103 0c02 	add.w	ip, r3, #2
   819ba:	3008      	adds	r0, #8
   819bc:	460b      	mov	r3, r1
   819be:	3d10      	subs	r5, #16
   819c0:	2d10      	cmp	r5, #16
   819c2:	dd10      	ble.n	819e6 <_vfiprintf_r+0x772>
   819c4:	1c59      	adds	r1, r3, #1
   819c6:	3210      	adds	r2, #16
   819c8:	2907      	cmp	r1, #7
   819ca:	9215      	str	r2, [sp, #84]	; 0x54
   819cc:	e880 0840 	stmia.w	r0, {r6, fp}
   819d0:	9114      	str	r1, [sp, #80]	; 0x50
   819d2:	ddf0      	ble.n	819b6 <_vfiprintf_r+0x742>
   819d4:	2a00      	cmp	r2, #0
   819d6:	d163      	bne.n	81aa0 <_vfiprintf_r+0x82c>
   819d8:	3d10      	subs	r5, #16
   819da:	2d10      	cmp	r5, #16
   819dc:	f04f 0c01 	mov.w	ip, #1
   819e0:	4613      	mov	r3, r2
   819e2:	4648      	mov	r0, r9
   819e4:	dcee      	bgt.n	819c4 <_vfiprintf_r+0x750>
   819e6:	462c      	mov	r4, r5
   819e8:	4661      	mov	r1, ip
   819ea:	4635      	mov	r5, r6
   819ec:	4606      	mov	r6, r0
   819ee:	4422      	add	r2, r4
   819f0:	2907      	cmp	r1, #7
   819f2:	9215      	str	r2, [sp, #84]	; 0x54
   819f4:	6035      	str	r5, [r6, #0]
   819f6:	6074      	str	r4, [r6, #4]
   819f8:	9114      	str	r1, [sp, #80]	; 0x50
   819fa:	f300 80c1 	bgt.w	81b80 <_vfiprintf_r+0x90c>
   819fe:	3608      	adds	r6, #8
   81a00:	3101      	adds	r1, #1
   81a02:	9d05      	ldr	r5, [sp, #20]
   81a04:	2907      	cmp	r1, #7
   81a06:	442a      	add	r2, r5
   81a08:	9215      	str	r2, [sp, #84]	; 0x54
   81a0a:	6037      	str	r7, [r6, #0]
   81a0c:	6075      	str	r5, [r6, #4]
   81a0e:	9114      	str	r1, [sp, #80]	; 0x50
   81a10:	f340 80c1 	ble.w	81b96 <_vfiprintf_r+0x922>
   81a14:	2a00      	cmp	r2, #0
   81a16:	f040 8130 	bne.w	81c7a <_vfiprintf_r+0xa06>
   81a1a:	9214      	str	r2, [sp, #80]	; 0x50
   81a1c:	464e      	mov	r6, r9
   81a1e:	f01a 0f04 	tst.w	sl, #4
   81a22:	f000 808b 	beq.w	81b3c <_vfiprintf_r+0x8c8>
   81a26:	9d04      	ldr	r5, [sp, #16]
   81a28:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81a2c:	ebcb 0405 	rsb	r4, fp, r5
   81a30:	2c00      	cmp	r4, #0
   81a32:	f340 8083 	ble.w	81b3c <_vfiprintf_r+0x8c8>
   81a36:	2c10      	cmp	r4, #16
   81a38:	f340 821e 	ble.w	81e78 <_vfiprintf_r+0xc04>
   81a3c:	9914      	ldr	r1, [sp, #80]	; 0x50
   81a3e:	4d32      	ldr	r5, [pc, #200]	; (81b08 <_vfiprintf_r+0x894>)
   81a40:	2710      	movs	r7, #16
   81a42:	f8dd a018 	ldr.w	sl, [sp, #24]
   81a46:	f8dd b008 	ldr.w	fp, [sp, #8]
   81a4a:	e005      	b.n	81a58 <_vfiprintf_r+0x7e4>
   81a4c:	1c88      	adds	r0, r1, #2
   81a4e:	3608      	adds	r6, #8
   81a50:	4619      	mov	r1, r3
   81a52:	3c10      	subs	r4, #16
   81a54:	2c10      	cmp	r4, #16
   81a56:	dd10      	ble.n	81a7a <_vfiprintf_r+0x806>
   81a58:	1c4b      	adds	r3, r1, #1
   81a5a:	3210      	adds	r2, #16
   81a5c:	2b07      	cmp	r3, #7
   81a5e:	9215      	str	r2, [sp, #84]	; 0x54
   81a60:	e886 00a0 	stmia.w	r6, {r5, r7}
   81a64:	9314      	str	r3, [sp, #80]	; 0x50
   81a66:	ddf1      	ble.n	81a4c <_vfiprintf_r+0x7d8>
   81a68:	2a00      	cmp	r2, #0
   81a6a:	d17d      	bne.n	81b68 <_vfiprintf_r+0x8f4>
   81a6c:	3c10      	subs	r4, #16
   81a6e:	2c10      	cmp	r4, #16
   81a70:	f04f 0001 	mov.w	r0, #1
   81a74:	4611      	mov	r1, r2
   81a76:	464e      	mov	r6, r9
   81a78:	dcee      	bgt.n	81a58 <_vfiprintf_r+0x7e4>
   81a7a:	4422      	add	r2, r4
   81a7c:	2807      	cmp	r0, #7
   81a7e:	9215      	str	r2, [sp, #84]	; 0x54
   81a80:	6035      	str	r5, [r6, #0]
   81a82:	6074      	str	r4, [r6, #4]
   81a84:	9014      	str	r0, [sp, #80]	; 0x50
   81a86:	dd59      	ble.n	81b3c <_vfiprintf_r+0x8c8>
   81a88:	2a00      	cmp	r2, #0
   81a8a:	d14f      	bne.n	81b2c <_vfiprintf_r+0x8b8>
   81a8c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81a8e:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81a92:	9d04      	ldr	r5, [sp, #16]
   81a94:	45ab      	cmp	fp, r5
   81a96:	bfac      	ite	ge
   81a98:	445c      	addge	r4, fp
   81a9a:	1964      	addlt	r4, r4, r5
   81a9c:	9409      	str	r4, [sp, #36]	; 0x24
   81a9e:	e05e      	b.n	81b5e <_vfiprintf_r+0x8ea>
   81aa0:	4620      	mov	r0, r4
   81aa2:	9902      	ldr	r1, [sp, #8]
   81aa4:	aa13      	add	r2, sp, #76	; 0x4c
   81aa6:	f7ff fba9 	bl	811fc <__sprint_r.part.0>
   81aaa:	2800      	cmp	r0, #0
   81aac:	d135      	bne.n	81b1a <_vfiprintf_r+0x8a6>
   81aae:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81ab0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81ab2:	f103 0c01 	add.w	ip, r3, #1
   81ab6:	4648      	mov	r0, r9
   81ab8:	e781      	b.n	819be <_vfiprintf_r+0x74a>
   81aba:	08e0      	lsrs	r0, r4, #3
   81abc:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   81ac0:	f004 0207 	and.w	r2, r4, #7
   81ac4:	08e9      	lsrs	r1, r5, #3
   81ac6:	3230      	adds	r2, #48	; 0x30
   81ac8:	ea50 0b01 	orrs.w	fp, r0, r1
   81acc:	461f      	mov	r7, r3
   81ace:	701a      	strb	r2, [r3, #0]
   81ad0:	4604      	mov	r4, r0
   81ad2:	460d      	mov	r5, r1
   81ad4:	f103 33ff 	add.w	r3, r3, #4294967295
   81ad8:	d1ef      	bne.n	81aba <_vfiprintf_r+0x846>
   81ada:	f01a 0f01 	tst.w	sl, #1
   81ade:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   81ae2:	4639      	mov	r1, r7
   81ae4:	f000 80b9 	beq.w	81c5a <_vfiprintf_r+0x9e6>
   81ae8:	2a30      	cmp	r2, #48	; 0x30
   81aea:	f43f acf4 	beq.w	814d6 <_vfiprintf_r+0x262>
   81aee:	461f      	mov	r7, r3
   81af0:	ebc7 0509 	rsb	r5, r7, r9
   81af4:	2330      	movs	r3, #48	; 0x30
   81af6:	9505      	str	r5, [sp, #20]
   81af8:	f801 3c01 	strb.w	r3, [r1, #-1]
   81afc:	e4ee      	b.n	814dc <_vfiprintf_r+0x268>
   81afe:	bf00      	nop
   81b00:	00084068 	.word	0x00084068
   81b04:	00084084 	.word	0x00084084
   81b08:	00084094 	.word	0x00084094
   81b0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   81b0e:	b123      	cbz	r3, 81b1a <_vfiprintf_r+0x8a6>
   81b10:	9806      	ldr	r0, [sp, #24]
   81b12:	9902      	ldr	r1, [sp, #8]
   81b14:	aa13      	add	r2, sp, #76	; 0x4c
   81b16:	f7ff fb71 	bl	811fc <__sprint_r.part.0>
   81b1a:	9c02      	ldr	r4, [sp, #8]
   81b1c:	89a3      	ldrh	r3, [r4, #12]
   81b1e:	065b      	lsls	r3, r3, #25
   81b20:	f53f ac98 	bmi.w	81454 <_vfiprintf_r+0x1e0>
   81b24:	9809      	ldr	r0, [sp, #36]	; 0x24
   81b26:	b031      	add	sp, #196	; 0xc4
   81b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81b2c:	9806      	ldr	r0, [sp, #24]
   81b2e:	9902      	ldr	r1, [sp, #8]
   81b30:	aa13      	add	r2, sp, #76	; 0x4c
   81b32:	f7ff fb63 	bl	811fc <__sprint_r.part.0>
   81b36:	2800      	cmp	r0, #0
   81b38:	d1ef      	bne.n	81b1a <_vfiprintf_r+0x8a6>
   81b3a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81b3c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81b3e:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81b42:	9d04      	ldr	r5, [sp, #16]
   81b44:	45ab      	cmp	fp, r5
   81b46:	bfac      	ite	ge
   81b48:	445c      	addge	r4, fp
   81b4a:	1964      	addlt	r4, r4, r5
   81b4c:	9409      	str	r4, [sp, #36]	; 0x24
   81b4e:	b132      	cbz	r2, 81b5e <_vfiprintf_r+0x8ea>
   81b50:	9806      	ldr	r0, [sp, #24]
   81b52:	9902      	ldr	r1, [sp, #8]
   81b54:	aa13      	add	r2, sp, #76	; 0x4c
   81b56:	f7ff fb51 	bl	811fc <__sprint_r.part.0>
   81b5a:	2800      	cmp	r0, #0
   81b5c:	d1dd      	bne.n	81b1a <_vfiprintf_r+0x8a6>
   81b5e:	2000      	movs	r0, #0
   81b60:	9014      	str	r0, [sp, #80]	; 0x50
   81b62:	464e      	mov	r6, r9
   81b64:	f7ff bbb9 	b.w	812da <_vfiprintf_r+0x66>
   81b68:	4650      	mov	r0, sl
   81b6a:	4659      	mov	r1, fp
   81b6c:	aa13      	add	r2, sp, #76	; 0x4c
   81b6e:	f7ff fb45 	bl	811fc <__sprint_r.part.0>
   81b72:	2800      	cmp	r0, #0
   81b74:	d1d1      	bne.n	81b1a <_vfiprintf_r+0x8a6>
   81b76:	9914      	ldr	r1, [sp, #80]	; 0x50
   81b78:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81b7a:	1c48      	adds	r0, r1, #1
   81b7c:	464e      	mov	r6, r9
   81b7e:	e768      	b.n	81a52 <_vfiprintf_r+0x7de>
   81b80:	2a00      	cmp	r2, #0
   81b82:	f040 80f7 	bne.w	81d74 <_vfiprintf_r+0xb00>
   81b86:	9c05      	ldr	r4, [sp, #20]
   81b88:	2301      	movs	r3, #1
   81b8a:	9720      	str	r7, [sp, #128]	; 0x80
   81b8c:	9421      	str	r4, [sp, #132]	; 0x84
   81b8e:	9415      	str	r4, [sp, #84]	; 0x54
   81b90:	4622      	mov	r2, r4
   81b92:	9314      	str	r3, [sp, #80]	; 0x50
   81b94:	464e      	mov	r6, r9
   81b96:	3608      	adds	r6, #8
   81b98:	e741      	b.n	81a1e <_vfiprintf_r+0x7aa>
   81b9a:	9d04      	ldr	r5, [sp, #16]
   81b9c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81ba0:	ebcb 0405 	rsb	r4, fp, r5
   81ba4:	2c00      	cmp	r4, #0
   81ba6:	f77f aef7 	ble.w	81998 <_vfiprintf_r+0x724>
   81baa:	2c10      	cmp	r4, #16
   81bac:	4da6      	ldr	r5, [pc, #664]	; (81e48 <_vfiprintf_r+0xbd4>)
   81bae:	f340 8170 	ble.w	81e92 <_vfiprintf_r+0xc1e>
   81bb2:	4629      	mov	r1, r5
   81bb4:	f04f 0b10 	mov.w	fp, #16
   81bb8:	4625      	mov	r5, r4
   81bba:	4664      	mov	r4, ip
   81bbc:	46b4      	mov	ip, r6
   81bbe:	460e      	mov	r6, r1
   81bc0:	e006      	b.n	81bd0 <_vfiprintf_r+0x95c>
   81bc2:	1c98      	adds	r0, r3, #2
   81bc4:	f10c 0c08 	add.w	ip, ip, #8
   81bc8:	460b      	mov	r3, r1
   81bca:	3d10      	subs	r5, #16
   81bcc:	2d10      	cmp	r5, #16
   81bce:	dd0f      	ble.n	81bf0 <_vfiprintf_r+0x97c>
   81bd0:	1c59      	adds	r1, r3, #1
   81bd2:	3210      	adds	r2, #16
   81bd4:	2907      	cmp	r1, #7
   81bd6:	9215      	str	r2, [sp, #84]	; 0x54
   81bd8:	e88c 0840 	stmia.w	ip, {r6, fp}
   81bdc:	9114      	str	r1, [sp, #80]	; 0x50
   81bde:	ddf0      	ble.n	81bc2 <_vfiprintf_r+0x94e>
   81be0:	b9ba      	cbnz	r2, 81c12 <_vfiprintf_r+0x99e>
   81be2:	3d10      	subs	r5, #16
   81be4:	2d10      	cmp	r5, #16
   81be6:	f04f 0001 	mov.w	r0, #1
   81bea:	4613      	mov	r3, r2
   81bec:	46cc      	mov	ip, r9
   81bee:	dcef      	bgt.n	81bd0 <_vfiprintf_r+0x95c>
   81bf0:	4633      	mov	r3, r6
   81bf2:	4666      	mov	r6, ip
   81bf4:	46a4      	mov	ip, r4
   81bf6:	462c      	mov	r4, r5
   81bf8:	461d      	mov	r5, r3
   81bfa:	4422      	add	r2, r4
   81bfc:	2807      	cmp	r0, #7
   81bfe:	9215      	str	r2, [sp, #84]	; 0x54
   81c00:	6035      	str	r5, [r6, #0]
   81c02:	6074      	str	r4, [r6, #4]
   81c04:	9014      	str	r0, [sp, #80]	; 0x50
   81c06:	f300 80af 	bgt.w	81d68 <_vfiprintf_r+0xaf4>
   81c0a:	3608      	adds	r6, #8
   81c0c:	1c41      	adds	r1, r0, #1
   81c0e:	4603      	mov	r3, r0
   81c10:	e6c2      	b.n	81998 <_vfiprintf_r+0x724>
   81c12:	9806      	ldr	r0, [sp, #24]
   81c14:	9902      	ldr	r1, [sp, #8]
   81c16:	aa13      	add	r2, sp, #76	; 0x4c
   81c18:	f7ff faf0 	bl	811fc <__sprint_r.part.0>
   81c1c:	2800      	cmp	r0, #0
   81c1e:	f47f af7c 	bne.w	81b1a <_vfiprintf_r+0x8a6>
   81c22:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81c24:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81c26:	1c58      	adds	r0, r3, #1
   81c28:	46cc      	mov	ip, r9
   81c2a:	e7ce      	b.n	81bca <_vfiprintf_r+0x956>
   81c2c:	2a00      	cmp	r2, #0
   81c2e:	d179      	bne.n	81d24 <_vfiprintf_r+0xab0>
   81c30:	4619      	mov	r1, r3
   81c32:	464e      	mov	r6, r9
   81c34:	4613      	mov	r3, r2
   81c36:	e69c      	b.n	81972 <_vfiprintf_r+0x6fe>
   81c38:	2a00      	cmp	r2, #0
   81c3a:	f040 8084 	bne.w	81d46 <_vfiprintf_r+0xad2>
   81c3e:	2101      	movs	r1, #1
   81c40:	4613      	mov	r3, r2
   81c42:	464e      	mov	r6, r9
   81c44:	e6a4      	b.n	81990 <_vfiprintf_r+0x71c>
   81c46:	464f      	mov	r7, r9
   81c48:	e448      	b.n	814dc <_vfiprintf_r+0x268>
   81c4a:	2d00      	cmp	r5, #0
   81c4c:	bf08      	it	eq
   81c4e:	2c0a      	cmpeq	r4, #10
   81c50:	d246      	bcs.n	81ce0 <_vfiprintf_r+0xa6c>
   81c52:	3430      	adds	r4, #48	; 0x30
   81c54:	af30      	add	r7, sp, #192	; 0xc0
   81c56:	f807 4d41 	strb.w	r4, [r7, #-65]!
   81c5a:	ebc7 0309 	rsb	r3, r7, r9
   81c5e:	9305      	str	r3, [sp, #20]
   81c60:	e43c      	b.n	814dc <_vfiprintf_r+0x268>
   81c62:	2302      	movs	r3, #2
   81c64:	e417      	b.n	81496 <_vfiprintf_r+0x222>
   81c66:	2a00      	cmp	r2, #0
   81c68:	f040 80af 	bne.w	81dca <_vfiprintf_r+0xb56>
   81c6c:	4613      	mov	r3, r2
   81c6e:	2101      	movs	r1, #1
   81c70:	464e      	mov	r6, r9
   81c72:	e66d      	b.n	81950 <_vfiprintf_r+0x6dc>
   81c74:	4644      	mov	r4, r8
   81c76:	f7ff bb58 	b.w	8132a <_vfiprintf_r+0xb6>
   81c7a:	9806      	ldr	r0, [sp, #24]
   81c7c:	9902      	ldr	r1, [sp, #8]
   81c7e:	aa13      	add	r2, sp, #76	; 0x4c
   81c80:	f7ff fabc 	bl	811fc <__sprint_r.part.0>
   81c84:	2800      	cmp	r0, #0
   81c86:	f47f af48 	bne.w	81b1a <_vfiprintf_r+0x8a6>
   81c8a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81c8c:	464e      	mov	r6, r9
   81c8e:	e6c6      	b.n	81a1e <_vfiprintf_r+0x7aa>
   81c90:	9d08      	ldr	r5, [sp, #32]
   81c92:	682c      	ldr	r4, [r5, #0]
   81c94:	3504      	adds	r5, #4
   81c96:	9508      	str	r5, [sp, #32]
   81c98:	2500      	movs	r5, #0
   81c9a:	f7ff bbfc 	b.w	81496 <_vfiprintf_r+0x222>
   81c9e:	9d08      	ldr	r5, [sp, #32]
   81ca0:	2301      	movs	r3, #1
   81ca2:	682c      	ldr	r4, [r5, #0]
   81ca4:	3504      	adds	r5, #4
   81ca6:	9508      	str	r5, [sp, #32]
   81ca8:	2500      	movs	r5, #0
   81caa:	f7ff bbf4 	b.w	81496 <_vfiprintf_r+0x222>
   81cae:	9d08      	ldr	r5, [sp, #32]
   81cb0:	682c      	ldr	r4, [r5, #0]
   81cb2:	3504      	adds	r5, #4
   81cb4:	9508      	str	r5, [sp, #32]
   81cb6:	2500      	movs	r5, #0
   81cb8:	e525      	b.n	81706 <_vfiprintf_r+0x492>
   81cba:	9d08      	ldr	r5, [sp, #32]
   81cbc:	682c      	ldr	r4, [r5, #0]
   81cbe:	3504      	adds	r5, #4
   81cc0:	9508      	str	r5, [sp, #32]
   81cc2:	17e5      	asrs	r5, r4, #31
   81cc4:	4622      	mov	r2, r4
   81cc6:	462b      	mov	r3, r5
   81cc8:	e48e      	b.n	815e8 <_vfiprintf_r+0x374>
   81cca:	9806      	ldr	r0, [sp, #24]
   81ccc:	9902      	ldr	r1, [sp, #8]
   81cce:	aa13      	add	r2, sp, #76	; 0x4c
   81cd0:	f7ff fa94 	bl	811fc <__sprint_r.part.0>
   81cd4:	2800      	cmp	r0, #0
   81cd6:	f47f af20 	bne.w	81b1a <_vfiprintf_r+0x8a6>
   81cda:	464e      	mov	r6, r9
   81cdc:	f7ff bb9a 	b.w	81414 <_vfiprintf_r+0x1a0>
   81ce0:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   81ce4:	9603      	str	r6, [sp, #12]
   81ce6:	465e      	mov	r6, fp
   81ce8:	46e3      	mov	fp, ip
   81cea:	4620      	mov	r0, r4
   81cec:	4629      	mov	r1, r5
   81cee:	220a      	movs	r2, #10
   81cf0:	2300      	movs	r3, #0
   81cf2:	f001 fe5f 	bl	839b4 <__aeabi_uldivmod>
   81cf6:	3230      	adds	r2, #48	; 0x30
   81cf8:	7032      	strb	r2, [r6, #0]
   81cfa:	4620      	mov	r0, r4
   81cfc:	4629      	mov	r1, r5
   81cfe:	220a      	movs	r2, #10
   81d00:	2300      	movs	r3, #0
   81d02:	f001 fe57 	bl	839b4 <__aeabi_uldivmod>
   81d06:	4604      	mov	r4, r0
   81d08:	460d      	mov	r5, r1
   81d0a:	ea54 0005 	orrs.w	r0, r4, r5
   81d0e:	4637      	mov	r7, r6
   81d10:	f106 36ff 	add.w	r6, r6, #4294967295
   81d14:	d1e9      	bne.n	81cea <_vfiprintf_r+0xa76>
   81d16:	ebc7 0309 	rsb	r3, r7, r9
   81d1a:	46dc      	mov	ip, fp
   81d1c:	9e03      	ldr	r6, [sp, #12]
   81d1e:	9305      	str	r3, [sp, #20]
   81d20:	f7ff bbdc 	b.w	814dc <_vfiprintf_r+0x268>
   81d24:	9806      	ldr	r0, [sp, #24]
   81d26:	9902      	ldr	r1, [sp, #8]
   81d28:	aa13      	add	r2, sp, #76	; 0x4c
   81d2a:	f8cd c004 	str.w	ip, [sp, #4]
   81d2e:	f7ff fa65 	bl	811fc <__sprint_r.part.0>
   81d32:	f8dd c004 	ldr.w	ip, [sp, #4]
   81d36:	2800      	cmp	r0, #0
   81d38:	f47f aeef 	bne.w	81b1a <_vfiprintf_r+0x8a6>
   81d3c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81d3e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d40:	1c59      	adds	r1, r3, #1
   81d42:	464e      	mov	r6, r9
   81d44:	e615      	b.n	81972 <_vfiprintf_r+0x6fe>
   81d46:	9806      	ldr	r0, [sp, #24]
   81d48:	9902      	ldr	r1, [sp, #8]
   81d4a:	aa13      	add	r2, sp, #76	; 0x4c
   81d4c:	f8cd c004 	str.w	ip, [sp, #4]
   81d50:	f7ff fa54 	bl	811fc <__sprint_r.part.0>
   81d54:	f8dd c004 	ldr.w	ip, [sp, #4]
   81d58:	2800      	cmp	r0, #0
   81d5a:	f47f aede 	bne.w	81b1a <_vfiprintf_r+0x8a6>
   81d5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81d60:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d62:	1c59      	adds	r1, r3, #1
   81d64:	464e      	mov	r6, r9
   81d66:	e613      	b.n	81990 <_vfiprintf_r+0x71c>
   81d68:	2a00      	cmp	r2, #0
   81d6a:	d156      	bne.n	81e1a <_vfiprintf_r+0xba6>
   81d6c:	2101      	movs	r1, #1
   81d6e:	4613      	mov	r3, r2
   81d70:	464e      	mov	r6, r9
   81d72:	e611      	b.n	81998 <_vfiprintf_r+0x724>
   81d74:	9806      	ldr	r0, [sp, #24]
   81d76:	9902      	ldr	r1, [sp, #8]
   81d78:	aa13      	add	r2, sp, #76	; 0x4c
   81d7a:	f7ff fa3f 	bl	811fc <__sprint_r.part.0>
   81d7e:	2800      	cmp	r0, #0
   81d80:	f47f aecb 	bne.w	81b1a <_vfiprintf_r+0x8a6>
   81d84:	9914      	ldr	r1, [sp, #80]	; 0x50
   81d86:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d88:	3101      	adds	r1, #1
   81d8a:	464e      	mov	r6, r9
   81d8c:	e639      	b.n	81a02 <_vfiprintf_r+0x78e>
   81d8e:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   81d92:	4264      	negs	r4, r4
   81d94:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   81d98:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   81d9c:	f8cd b01c 	str.w	fp, [sp, #28]
   81da0:	f8cd c014 	str.w	ip, [sp, #20]
   81da4:	2301      	movs	r3, #1
   81da6:	f7ff bb7e 	b.w	814a6 <_vfiprintf_r+0x232>
   81daa:	f01a 0f10 	tst.w	sl, #16
   81dae:	d11d      	bne.n	81dec <_vfiprintf_r+0xb78>
   81db0:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81db4:	d058      	beq.n	81e68 <_vfiprintf_r+0xbf4>
   81db6:	9d08      	ldr	r5, [sp, #32]
   81db8:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   81dbc:	682b      	ldr	r3, [r5, #0]
   81dbe:	3504      	adds	r5, #4
   81dc0:	9508      	str	r5, [sp, #32]
   81dc2:	f8a3 b000 	strh.w	fp, [r3]
   81dc6:	f7ff ba88 	b.w	812da <_vfiprintf_r+0x66>
   81dca:	9806      	ldr	r0, [sp, #24]
   81dcc:	9902      	ldr	r1, [sp, #8]
   81dce:	aa13      	add	r2, sp, #76	; 0x4c
   81dd0:	f8cd c004 	str.w	ip, [sp, #4]
   81dd4:	f7ff fa12 	bl	811fc <__sprint_r.part.0>
   81dd8:	f8dd c004 	ldr.w	ip, [sp, #4]
   81ddc:	2800      	cmp	r0, #0
   81dde:	f47f ae9c 	bne.w	81b1a <_vfiprintf_r+0x8a6>
   81de2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81de4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81de6:	1c59      	adds	r1, r3, #1
   81de8:	464e      	mov	r6, r9
   81dea:	e5b1      	b.n	81950 <_vfiprintf_r+0x6dc>
   81dec:	f8dd b020 	ldr.w	fp, [sp, #32]
   81df0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81df2:	f8db 3000 	ldr.w	r3, [fp]
   81df6:	f10b 0b04 	add.w	fp, fp, #4
   81dfa:	f8cd b020 	str.w	fp, [sp, #32]
   81dfe:	601c      	str	r4, [r3, #0]
   81e00:	f7ff ba6b 	b.w	812da <_vfiprintf_r+0x66>
   81e04:	9408      	str	r4, [sp, #32]
   81e06:	f001 fc0b 	bl	83620 <strlen>
   81e0a:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   81e0e:	9005      	str	r0, [sp, #20]
   81e10:	9407      	str	r4, [sp, #28]
   81e12:	f04f 0c00 	mov.w	ip, #0
   81e16:	f7ff bb61 	b.w	814dc <_vfiprintf_r+0x268>
   81e1a:	9806      	ldr	r0, [sp, #24]
   81e1c:	9902      	ldr	r1, [sp, #8]
   81e1e:	aa13      	add	r2, sp, #76	; 0x4c
   81e20:	f8cd c004 	str.w	ip, [sp, #4]
   81e24:	f7ff f9ea 	bl	811fc <__sprint_r.part.0>
   81e28:	f8dd c004 	ldr.w	ip, [sp, #4]
   81e2c:	2800      	cmp	r0, #0
   81e2e:	f47f ae74 	bne.w	81b1a <_vfiprintf_r+0x8a6>
   81e32:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81e34:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81e36:	1c59      	adds	r1, r3, #1
   81e38:	464e      	mov	r6, r9
   81e3a:	e5ad      	b.n	81998 <_vfiprintf_r+0x724>
   81e3c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81e3e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81e40:	3301      	adds	r3, #1
   81e42:	4d02      	ldr	r5, [pc, #8]	; (81e4c <_vfiprintf_r+0xbd8>)
   81e44:	f7ff bb9a 	b.w	8157c <_vfiprintf_r+0x308>
   81e48:	00084084 	.word	0x00084084
   81e4c:	00084094 	.word	0x00084094
   81e50:	f1bc 0f06 	cmp.w	ip, #6
   81e54:	bf34      	ite	cc
   81e56:	4663      	movcc	r3, ip
   81e58:	2306      	movcs	r3, #6
   81e5a:	9408      	str	r4, [sp, #32]
   81e5c:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   81e60:	9305      	str	r3, [sp, #20]
   81e62:	9403      	str	r4, [sp, #12]
   81e64:	4f16      	ldr	r7, [pc, #88]	; (81ec0 <_vfiprintf_r+0xc4c>)
   81e66:	e472      	b.n	8174e <_vfiprintf_r+0x4da>
   81e68:	9c08      	ldr	r4, [sp, #32]
   81e6a:	9d09      	ldr	r5, [sp, #36]	; 0x24
   81e6c:	6823      	ldr	r3, [r4, #0]
   81e6e:	3404      	adds	r4, #4
   81e70:	9408      	str	r4, [sp, #32]
   81e72:	601d      	str	r5, [r3, #0]
   81e74:	f7ff ba31 	b.w	812da <_vfiprintf_r+0x66>
   81e78:	9814      	ldr	r0, [sp, #80]	; 0x50
   81e7a:	4d12      	ldr	r5, [pc, #72]	; (81ec4 <_vfiprintf_r+0xc50>)
   81e7c:	3001      	adds	r0, #1
   81e7e:	e5fc      	b.n	81a7a <_vfiprintf_r+0x806>
   81e80:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81e84:	f8cd c014 	str.w	ip, [sp, #20]
   81e88:	9507      	str	r5, [sp, #28]
   81e8a:	9408      	str	r4, [sp, #32]
   81e8c:	4684      	mov	ip, r0
   81e8e:	f7ff bb25 	b.w	814dc <_vfiprintf_r+0x268>
   81e92:	4608      	mov	r0, r1
   81e94:	e6b1      	b.n	81bfa <_vfiprintf_r+0x986>
   81e96:	46a0      	mov	r8, r4
   81e98:	2500      	movs	r5, #0
   81e9a:	f7ff ba5a 	b.w	81352 <_vfiprintf_r+0xde>
   81e9e:	f8dd b020 	ldr.w	fp, [sp, #32]
   81ea2:	f898 3001 	ldrb.w	r3, [r8, #1]
   81ea6:	f8db 5000 	ldr.w	r5, [fp]
   81eaa:	f10b 0204 	add.w	r2, fp, #4
   81eae:	2d00      	cmp	r5, #0
   81eb0:	9208      	str	r2, [sp, #32]
   81eb2:	46a0      	mov	r8, r4
   81eb4:	f6bf aa4b 	bge.w	8134e <_vfiprintf_r+0xda>
   81eb8:	f04f 35ff 	mov.w	r5, #4294967295
   81ebc:	f7ff ba47 	b.w	8134e <_vfiprintf_r+0xda>
   81ec0:	0008407c 	.word	0x0008407c
   81ec4:	00084094 	.word	0x00084094

00081ec8 <__sbprintf>:
   81ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81ecc:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   81ece:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   81ed2:	4688      	mov	r8, r1
   81ed4:	9719      	str	r7, [sp, #100]	; 0x64
   81ed6:	f8d8 701c 	ldr.w	r7, [r8, #28]
   81eda:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   81ede:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   81ee2:	9707      	str	r7, [sp, #28]
   81ee4:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   81ee8:	ac1a      	add	r4, sp, #104	; 0x68
   81eea:	f44f 6580 	mov.w	r5, #1024	; 0x400
   81eee:	f02a 0a02 	bic.w	sl, sl, #2
   81ef2:	2600      	movs	r6, #0
   81ef4:	4669      	mov	r1, sp
   81ef6:	9400      	str	r4, [sp, #0]
   81ef8:	9404      	str	r4, [sp, #16]
   81efa:	9502      	str	r5, [sp, #8]
   81efc:	9505      	str	r5, [sp, #20]
   81efe:	f8ad a00c 	strh.w	sl, [sp, #12]
   81f02:	f8ad 900e 	strh.w	r9, [sp, #14]
   81f06:	9709      	str	r7, [sp, #36]	; 0x24
   81f08:	9606      	str	r6, [sp, #24]
   81f0a:	4605      	mov	r5, r0
   81f0c:	f7ff f9b2 	bl	81274 <_vfiprintf_r>
   81f10:	1e04      	subs	r4, r0, #0
   81f12:	db07      	blt.n	81f24 <__sbprintf+0x5c>
   81f14:	4628      	mov	r0, r5
   81f16:	4669      	mov	r1, sp
   81f18:	f000 f92a 	bl	82170 <_fflush_r>
   81f1c:	42b0      	cmp	r0, r6
   81f1e:	bf18      	it	ne
   81f20:	f04f 34ff 	movne.w	r4, #4294967295
   81f24:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   81f28:	065b      	lsls	r3, r3, #25
   81f2a:	d505      	bpl.n	81f38 <__sbprintf+0x70>
   81f2c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   81f30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81f34:	f8a8 300c 	strh.w	r3, [r8, #12]
   81f38:	4620      	mov	r0, r4
   81f3a:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   81f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81f42:	bf00      	nop

00081f44 <__swsetup_r>:
   81f44:	4b2f      	ldr	r3, [pc, #188]	; (82004 <__swsetup_r+0xc0>)
   81f46:	b570      	push	{r4, r5, r6, lr}
   81f48:	4606      	mov	r6, r0
   81f4a:	6818      	ldr	r0, [r3, #0]
   81f4c:	460c      	mov	r4, r1
   81f4e:	b110      	cbz	r0, 81f56 <__swsetup_r+0x12>
   81f50:	6b82      	ldr	r2, [r0, #56]	; 0x38
   81f52:	2a00      	cmp	r2, #0
   81f54:	d036      	beq.n	81fc4 <__swsetup_r+0x80>
   81f56:	89a5      	ldrh	r5, [r4, #12]
   81f58:	b2ab      	uxth	r3, r5
   81f5a:	0719      	lsls	r1, r3, #28
   81f5c:	d50c      	bpl.n	81f78 <__swsetup_r+0x34>
   81f5e:	6922      	ldr	r2, [r4, #16]
   81f60:	b1aa      	cbz	r2, 81f8e <__swsetup_r+0x4a>
   81f62:	f013 0101 	ands.w	r1, r3, #1
   81f66:	d01e      	beq.n	81fa6 <__swsetup_r+0x62>
   81f68:	6963      	ldr	r3, [r4, #20]
   81f6a:	2100      	movs	r1, #0
   81f6c:	425b      	negs	r3, r3
   81f6e:	61a3      	str	r3, [r4, #24]
   81f70:	60a1      	str	r1, [r4, #8]
   81f72:	b1f2      	cbz	r2, 81fb2 <__swsetup_r+0x6e>
   81f74:	2000      	movs	r0, #0
   81f76:	bd70      	pop	{r4, r5, r6, pc}
   81f78:	06da      	lsls	r2, r3, #27
   81f7a:	d53a      	bpl.n	81ff2 <__swsetup_r+0xae>
   81f7c:	075b      	lsls	r3, r3, #29
   81f7e:	d424      	bmi.n	81fca <__swsetup_r+0x86>
   81f80:	6922      	ldr	r2, [r4, #16]
   81f82:	f045 0308 	orr.w	r3, r5, #8
   81f86:	81a3      	strh	r3, [r4, #12]
   81f88:	b29b      	uxth	r3, r3
   81f8a:	2a00      	cmp	r2, #0
   81f8c:	d1e9      	bne.n	81f62 <__swsetup_r+0x1e>
   81f8e:	f403 7120 	and.w	r1, r3, #640	; 0x280
   81f92:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   81f96:	d0e4      	beq.n	81f62 <__swsetup_r+0x1e>
   81f98:	4630      	mov	r0, r6
   81f9a:	4621      	mov	r1, r4
   81f9c:	f000 fcce 	bl	8293c <__smakebuf_r>
   81fa0:	89a3      	ldrh	r3, [r4, #12]
   81fa2:	6922      	ldr	r2, [r4, #16]
   81fa4:	e7dd      	b.n	81f62 <__swsetup_r+0x1e>
   81fa6:	0798      	lsls	r0, r3, #30
   81fa8:	bf58      	it	pl
   81faa:	6961      	ldrpl	r1, [r4, #20]
   81fac:	60a1      	str	r1, [r4, #8]
   81fae:	2a00      	cmp	r2, #0
   81fb0:	d1e0      	bne.n	81f74 <__swsetup_r+0x30>
   81fb2:	89a3      	ldrh	r3, [r4, #12]
   81fb4:	061a      	lsls	r2, r3, #24
   81fb6:	d5dd      	bpl.n	81f74 <__swsetup_r+0x30>
   81fb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81fbc:	81a3      	strh	r3, [r4, #12]
   81fbe:	f04f 30ff 	mov.w	r0, #4294967295
   81fc2:	bd70      	pop	{r4, r5, r6, pc}
   81fc4:	f000 f8f0 	bl	821a8 <__sinit>
   81fc8:	e7c5      	b.n	81f56 <__swsetup_r+0x12>
   81fca:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81fcc:	b149      	cbz	r1, 81fe2 <__swsetup_r+0x9e>
   81fce:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81fd2:	4299      	cmp	r1, r3
   81fd4:	d003      	beq.n	81fde <__swsetup_r+0x9a>
   81fd6:	4630      	mov	r0, r6
   81fd8:	f000 fa2a 	bl	82430 <_free_r>
   81fdc:	89a5      	ldrh	r5, [r4, #12]
   81fde:	2300      	movs	r3, #0
   81fe0:	6323      	str	r3, [r4, #48]	; 0x30
   81fe2:	6922      	ldr	r2, [r4, #16]
   81fe4:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   81fe8:	2100      	movs	r1, #0
   81fea:	b2ad      	uxth	r5, r5
   81fec:	6022      	str	r2, [r4, #0]
   81fee:	6061      	str	r1, [r4, #4]
   81ff0:	e7c7      	b.n	81f82 <__swsetup_r+0x3e>
   81ff2:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   81ff6:	2309      	movs	r3, #9
   81ff8:	6033      	str	r3, [r6, #0]
   81ffa:	f04f 30ff 	mov.w	r0, #4294967295
   81ffe:	81a5      	strh	r5, [r4, #12]
   82000:	bd70      	pop	{r4, r5, r6, pc}
   82002:	bf00      	nop
   82004:	20070568 	.word	0x20070568

00082008 <register_fini>:
   82008:	4b02      	ldr	r3, [pc, #8]	; (82014 <register_fini+0xc>)
   8200a:	b113      	cbz	r3, 82012 <register_fini+0xa>
   8200c:	4802      	ldr	r0, [pc, #8]	; (82018 <register_fini+0x10>)
   8200e:	f000 b805 	b.w	8201c <atexit>
   82012:	4770      	bx	lr
   82014:	00000000 	.word	0x00000000
   82018:	000822a5 	.word	0x000822a5

0008201c <atexit>:
   8201c:	4601      	mov	r1, r0
   8201e:	2000      	movs	r0, #0
   82020:	4602      	mov	r2, r0
   82022:	4603      	mov	r3, r0
   82024:	f001 bbca 	b.w	837bc <__register_exitproc>

00082028 <__sflush_r>:
   82028:	898b      	ldrh	r3, [r1, #12]
   8202a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8202e:	b29a      	uxth	r2, r3
   82030:	460d      	mov	r5, r1
   82032:	0711      	lsls	r1, r2, #28
   82034:	4680      	mov	r8, r0
   82036:	d43c      	bmi.n	820b2 <__sflush_r+0x8a>
   82038:	686a      	ldr	r2, [r5, #4]
   8203a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8203e:	2a00      	cmp	r2, #0
   82040:	81ab      	strh	r3, [r5, #12]
   82042:	dd59      	ble.n	820f8 <__sflush_r+0xd0>
   82044:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82046:	2c00      	cmp	r4, #0
   82048:	d04b      	beq.n	820e2 <__sflush_r+0xba>
   8204a:	b29b      	uxth	r3, r3
   8204c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   82050:	2100      	movs	r1, #0
   82052:	b292      	uxth	r2, r2
   82054:	f8d8 6000 	ldr.w	r6, [r8]
   82058:	f8c8 1000 	str.w	r1, [r8]
   8205c:	2a00      	cmp	r2, #0
   8205e:	d04f      	beq.n	82100 <__sflush_r+0xd8>
   82060:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82062:	075f      	lsls	r7, r3, #29
   82064:	d505      	bpl.n	82072 <__sflush_r+0x4a>
   82066:	6869      	ldr	r1, [r5, #4]
   82068:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8206a:	1a52      	subs	r2, r2, r1
   8206c:	b10b      	cbz	r3, 82072 <__sflush_r+0x4a>
   8206e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82070:	1ad2      	subs	r2, r2, r3
   82072:	4640      	mov	r0, r8
   82074:	69e9      	ldr	r1, [r5, #28]
   82076:	2300      	movs	r3, #0
   82078:	47a0      	blx	r4
   8207a:	1c44      	adds	r4, r0, #1
   8207c:	d04a      	beq.n	82114 <__sflush_r+0xec>
   8207e:	89ab      	ldrh	r3, [r5, #12]
   82080:	692a      	ldr	r2, [r5, #16]
   82082:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82086:	b29b      	uxth	r3, r3
   82088:	2100      	movs	r1, #0
   8208a:	602a      	str	r2, [r5, #0]
   8208c:	04da      	lsls	r2, r3, #19
   8208e:	81ab      	strh	r3, [r5, #12]
   82090:	6069      	str	r1, [r5, #4]
   82092:	d44c      	bmi.n	8212e <__sflush_r+0x106>
   82094:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82096:	f8c8 6000 	str.w	r6, [r8]
   8209a:	b311      	cbz	r1, 820e2 <__sflush_r+0xba>
   8209c:	f105 0340 	add.w	r3, r5, #64	; 0x40
   820a0:	4299      	cmp	r1, r3
   820a2:	d002      	beq.n	820aa <__sflush_r+0x82>
   820a4:	4640      	mov	r0, r8
   820a6:	f000 f9c3 	bl	82430 <_free_r>
   820aa:	2000      	movs	r0, #0
   820ac:	6328      	str	r0, [r5, #48]	; 0x30
   820ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   820b2:	692e      	ldr	r6, [r5, #16]
   820b4:	b1ae      	cbz	r6, 820e2 <__sflush_r+0xba>
   820b6:	0791      	lsls	r1, r2, #30
   820b8:	682c      	ldr	r4, [r5, #0]
   820ba:	bf0c      	ite	eq
   820bc:	696b      	ldreq	r3, [r5, #20]
   820be:	2300      	movne	r3, #0
   820c0:	602e      	str	r6, [r5, #0]
   820c2:	1ba4      	subs	r4, r4, r6
   820c4:	60ab      	str	r3, [r5, #8]
   820c6:	e00a      	b.n	820de <__sflush_r+0xb6>
   820c8:	4632      	mov	r2, r6
   820ca:	4623      	mov	r3, r4
   820cc:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   820ce:	4640      	mov	r0, r8
   820d0:	69e9      	ldr	r1, [r5, #28]
   820d2:	47b8      	blx	r7
   820d4:	2800      	cmp	r0, #0
   820d6:	ebc0 0404 	rsb	r4, r0, r4
   820da:	4406      	add	r6, r0
   820dc:	dd04      	ble.n	820e8 <__sflush_r+0xc0>
   820de:	2c00      	cmp	r4, #0
   820e0:	dcf2      	bgt.n	820c8 <__sflush_r+0xa0>
   820e2:	2000      	movs	r0, #0
   820e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   820e8:	89ab      	ldrh	r3, [r5, #12]
   820ea:	f04f 30ff 	mov.w	r0, #4294967295
   820ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   820f2:	81ab      	strh	r3, [r5, #12]
   820f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   820f8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   820fa:	2a00      	cmp	r2, #0
   820fc:	dca2      	bgt.n	82044 <__sflush_r+0x1c>
   820fe:	e7f0      	b.n	820e2 <__sflush_r+0xba>
   82100:	2301      	movs	r3, #1
   82102:	4640      	mov	r0, r8
   82104:	69e9      	ldr	r1, [r5, #28]
   82106:	47a0      	blx	r4
   82108:	1c43      	adds	r3, r0, #1
   8210a:	4602      	mov	r2, r0
   8210c:	d01e      	beq.n	8214c <__sflush_r+0x124>
   8210e:	89ab      	ldrh	r3, [r5, #12]
   82110:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82112:	e7a6      	b.n	82062 <__sflush_r+0x3a>
   82114:	f8d8 3000 	ldr.w	r3, [r8]
   82118:	b95b      	cbnz	r3, 82132 <__sflush_r+0x10a>
   8211a:	89aa      	ldrh	r2, [r5, #12]
   8211c:	6929      	ldr	r1, [r5, #16]
   8211e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82122:	b292      	uxth	r2, r2
   82124:	606b      	str	r3, [r5, #4]
   82126:	04d3      	lsls	r3, r2, #19
   82128:	81aa      	strh	r2, [r5, #12]
   8212a:	6029      	str	r1, [r5, #0]
   8212c:	d5b2      	bpl.n	82094 <__sflush_r+0x6c>
   8212e:	6528      	str	r0, [r5, #80]	; 0x50
   82130:	e7b0      	b.n	82094 <__sflush_r+0x6c>
   82132:	2b1d      	cmp	r3, #29
   82134:	d001      	beq.n	8213a <__sflush_r+0x112>
   82136:	2b16      	cmp	r3, #22
   82138:	d113      	bne.n	82162 <__sflush_r+0x13a>
   8213a:	89a9      	ldrh	r1, [r5, #12]
   8213c:	692b      	ldr	r3, [r5, #16]
   8213e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   82142:	2200      	movs	r2, #0
   82144:	81a9      	strh	r1, [r5, #12]
   82146:	602b      	str	r3, [r5, #0]
   82148:	606a      	str	r2, [r5, #4]
   8214a:	e7a3      	b.n	82094 <__sflush_r+0x6c>
   8214c:	f8d8 3000 	ldr.w	r3, [r8]
   82150:	2b00      	cmp	r3, #0
   82152:	d0dc      	beq.n	8210e <__sflush_r+0xe6>
   82154:	2b1d      	cmp	r3, #29
   82156:	d001      	beq.n	8215c <__sflush_r+0x134>
   82158:	2b16      	cmp	r3, #22
   8215a:	d1c5      	bne.n	820e8 <__sflush_r+0xc0>
   8215c:	f8c8 6000 	str.w	r6, [r8]
   82160:	e7bf      	b.n	820e2 <__sflush_r+0xba>
   82162:	89ab      	ldrh	r3, [r5, #12]
   82164:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82168:	81ab      	strh	r3, [r5, #12]
   8216a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8216e:	bf00      	nop

00082170 <_fflush_r>:
   82170:	b510      	push	{r4, lr}
   82172:	4604      	mov	r4, r0
   82174:	b082      	sub	sp, #8
   82176:	b108      	cbz	r0, 8217c <_fflush_r+0xc>
   82178:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8217a:	b153      	cbz	r3, 82192 <_fflush_r+0x22>
   8217c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   82180:	b908      	cbnz	r0, 82186 <_fflush_r+0x16>
   82182:	b002      	add	sp, #8
   82184:	bd10      	pop	{r4, pc}
   82186:	4620      	mov	r0, r4
   82188:	b002      	add	sp, #8
   8218a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8218e:	f7ff bf4b 	b.w	82028 <__sflush_r>
   82192:	9101      	str	r1, [sp, #4]
   82194:	f000 f808 	bl	821a8 <__sinit>
   82198:	9901      	ldr	r1, [sp, #4]
   8219a:	e7ef      	b.n	8217c <_fflush_r+0xc>

0008219c <_cleanup_r>:
   8219c:	4901      	ldr	r1, [pc, #4]	; (821a4 <_cleanup_r+0x8>)
   8219e:	f000 bb9f 	b.w	828e0 <_fwalk>
   821a2:	bf00      	nop
   821a4:	00083909 	.word	0x00083909

000821a8 <__sinit>:
   821a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   821ac:	6b84      	ldr	r4, [r0, #56]	; 0x38
   821ae:	b083      	sub	sp, #12
   821b0:	4607      	mov	r7, r0
   821b2:	2c00      	cmp	r4, #0
   821b4:	d165      	bne.n	82282 <__sinit+0xda>
   821b6:	687d      	ldr	r5, [r7, #4]
   821b8:	4833      	ldr	r0, [pc, #204]	; (82288 <__sinit+0xe0>)
   821ba:	2304      	movs	r3, #4
   821bc:	2103      	movs	r1, #3
   821be:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   821c2:	63f8      	str	r0, [r7, #60]	; 0x3c
   821c4:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   821c8:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   821cc:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   821d0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   821d4:	81ab      	strh	r3, [r5, #12]
   821d6:	602c      	str	r4, [r5, #0]
   821d8:	606c      	str	r4, [r5, #4]
   821da:	60ac      	str	r4, [r5, #8]
   821dc:	666c      	str	r4, [r5, #100]	; 0x64
   821de:	81ec      	strh	r4, [r5, #14]
   821e0:	612c      	str	r4, [r5, #16]
   821e2:	616c      	str	r4, [r5, #20]
   821e4:	61ac      	str	r4, [r5, #24]
   821e6:	4621      	mov	r1, r4
   821e8:	2208      	movs	r2, #8
   821ea:	f7fe ff35 	bl	81058 <memset>
   821ee:	f8df b09c 	ldr.w	fp, [pc, #156]	; 8228c <__sinit+0xe4>
   821f2:	68be      	ldr	r6, [r7, #8]
   821f4:	f8df a098 	ldr.w	sl, [pc, #152]	; 82290 <__sinit+0xe8>
   821f8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 82294 <__sinit+0xec>
   821fc:	f8df 8098 	ldr.w	r8, [pc, #152]	; 82298 <__sinit+0xf0>
   82200:	2301      	movs	r3, #1
   82202:	2209      	movs	r2, #9
   82204:	61ed      	str	r5, [r5, #28]
   82206:	f8c5 b020 	str.w	fp, [r5, #32]
   8220a:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   8220e:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82212:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82216:	4621      	mov	r1, r4
   82218:	81f3      	strh	r3, [r6, #14]
   8221a:	81b2      	strh	r2, [r6, #12]
   8221c:	6034      	str	r4, [r6, #0]
   8221e:	6074      	str	r4, [r6, #4]
   82220:	60b4      	str	r4, [r6, #8]
   82222:	6674      	str	r4, [r6, #100]	; 0x64
   82224:	6134      	str	r4, [r6, #16]
   82226:	6174      	str	r4, [r6, #20]
   82228:	61b4      	str	r4, [r6, #24]
   8222a:	2208      	movs	r2, #8
   8222c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   82230:	9301      	str	r3, [sp, #4]
   82232:	f7fe ff11 	bl	81058 <memset>
   82236:	68fd      	ldr	r5, [r7, #12]
   82238:	2012      	movs	r0, #18
   8223a:	2202      	movs	r2, #2
   8223c:	61f6      	str	r6, [r6, #28]
   8223e:	f8c6 b020 	str.w	fp, [r6, #32]
   82242:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   82246:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   8224a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   8224e:	4621      	mov	r1, r4
   82250:	81a8      	strh	r0, [r5, #12]
   82252:	81ea      	strh	r2, [r5, #14]
   82254:	602c      	str	r4, [r5, #0]
   82256:	606c      	str	r4, [r5, #4]
   82258:	60ac      	str	r4, [r5, #8]
   8225a:	666c      	str	r4, [r5, #100]	; 0x64
   8225c:	612c      	str	r4, [r5, #16]
   8225e:	616c      	str	r4, [r5, #20]
   82260:	61ac      	str	r4, [r5, #24]
   82262:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82266:	2208      	movs	r2, #8
   82268:	f7fe fef6 	bl	81058 <memset>
   8226c:	9b01      	ldr	r3, [sp, #4]
   8226e:	61ed      	str	r5, [r5, #28]
   82270:	f8c5 b020 	str.w	fp, [r5, #32]
   82274:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82278:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   8227c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82280:	63bb      	str	r3, [r7, #56]	; 0x38
   82282:	b003      	add	sp, #12
   82284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82288:	0008219d 	.word	0x0008219d
   8228c:	0008359d 	.word	0x0008359d
   82290:	000835c1 	.word	0x000835c1
   82294:	000835f9 	.word	0x000835f9
   82298:	00083619 	.word	0x00083619

0008229c <__sfp_lock_acquire>:
   8229c:	4770      	bx	lr
   8229e:	bf00      	nop

000822a0 <__sfp_lock_release>:
   822a0:	4770      	bx	lr
   822a2:	bf00      	nop

000822a4 <__libc_fini_array>:
   822a4:	b538      	push	{r3, r4, r5, lr}
   822a6:	4d09      	ldr	r5, [pc, #36]	; (822cc <__libc_fini_array+0x28>)
   822a8:	4c09      	ldr	r4, [pc, #36]	; (822d0 <__libc_fini_array+0x2c>)
   822aa:	1b64      	subs	r4, r4, r5
   822ac:	10a4      	asrs	r4, r4, #2
   822ae:	bf18      	it	ne
   822b0:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   822b4:	d005      	beq.n	822c2 <__libc_fini_array+0x1e>
   822b6:	3c01      	subs	r4, #1
   822b8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   822bc:	4798      	blx	r3
   822be:	2c00      	cmp	r4, #0
   822c0:	d1f9      	bne.n	822b6 <__libc_fini_array+0x12>
   822c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   822c6:	f001 bef7 	b.w	840b8 <_fini>
   822ca:	bf00      	nop
   822cc:	000840c4 	.word	0x000840c4
   822d0:	000840c8 	.word	0x000840c8

000822d4 <_fputwc_r>:
   822d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   822d8:	8993      	ldrh	r3, [r2, #12]
   822da:	460f      	mov	r7, r1
   822dc:	0499      	lsls	r1, r3, #18
   822de:	b082      	sub	sp, #8
   822e0:	4614      	mov	r4, r2
   822e2:	4680      	mov	r8, r0
   822e4:	d406      	bmi.n	822f4 <_fputwc_r+0x20>
   822e6:	6e52      	ldr	r2, [r2, #100]	; 0x64
   822e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   822ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   822f0:	81a3      	strh	r3, [r4, #12]
   822f2:	6662      	str	r2, [r4, #100]	; 0x64
   822f4:	f000 fb1c 	bl	82930 <__locale_mb_cur_max>
   822f8:	2801      	cmp	r0, #1
   822fa:	d03e      	beq.n	8237a <_fputwc_r+0xa6>
   822fc:	463a      	mov	r2, r7
   822fe:	4640      	mov	r0, r8
   82300:	a901      	add	r1, sp, #4
   82302:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   82306:	f001 fa0f 	bl	83728 <_wcrtomb_r>
   8230a:	1c42      	adds	r2, r0, #1
   8230c:	4606      	mov	r6, r0
   8230e:	d02d      	beq.n	8236c <_fputwc_r+0x98>
   82310:	2800      	cmp	r0, #0
   82312:	d03a      	beq.n	8238a <_fputwc_r+0xb6>
   82314:	f89d 1004 	ldrb.w	r1, [sp, #4]
   82318:	2500      	movs	r5, #0
   8231a:	e009      	b.n	82330 <_fputwc_r+0x5c>
   8231c:	6823      	ldr	r3, [r4, #0]
   8231e:	7019      	strb	r1, [r3, #0]
   82320:	6823      	ldr	r3, [r4, #0]
   82322:	3301      	adds	r3, #1
   82324:	6023      	str	r3, [r4, #0]
   82326:	3501      	adds	r5, #1
   82328:	42b5      	cmp	r5, r6
   8232a:	d22e      	bcs.n	8238a <_fputwc_r+0xb6>
   8232c:	ab01      	add	r3, sp, #4
   8232e:	5ce9      	ldrb	r1, [r5, r3]
   82330:	68a3      	ldr	r3, [r4, #8]
   82332:	3b01      	subs	r3, #1
   82334:	2b00      	cmp	r3, #0
   82336:	60a3      	str	r3, [r4, #8]
   82338:	daf0      	bge.n	8231c <_fputwc_r+0x48>
   8233a:	69a2      	ldr	r2, [r4, #24]
   8233c:	4293      	cmp	r3, r2
   8233e:	db06      	blt.n	8234e <_fputwc_r+0x7a>
   82340:	6823      	ldr	r3, [r4, #0]
   82342:	7019      	strb	r1, [r3, #0]
   82344:	6823      	ldr	r3, [r4, #0]
   82346:	7819      	ldrb	r1, [r3, #0]
   82348:	3301      	adds	r3, #1
   8234a:	290a      	cmp	r1, #10
   8234c:	d1ea      	bne.n	82324 <_fputwc_r+0x50>
   8234e:	4640      	mov	r0, r8
   82350:	4622      	mov	r2, r4
   82352:	f001 f995 	bl	83680 <__swbuf_r>
   82356:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   8235a:	4258      	negs	r0, r3
   8235c:	4158      	adcs	r0, r3
   8235e:	2800      	cmp	r0, #0
   82360:	d0e1      	beq.n	82326 <_fputwc_r+0x52>
   82362:	f04f 30ff 	mov.w	r0, #4294967295
   82366:	b002      	add	sp, #8
   82368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8236c:	89a3      	ldrh	r3, [r4, #12]
   8236e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82372:	81a3      	strh	r3, [r4, #12]
   82374:	b002      	add	sp, #8
   82376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8237a:	1e7b      	subs	r3, r7, #1
   8237c:	2bfe      	cmp	r3, #254	; 0xfe
   8237e:	d8bd      	bhi.n	822fc <_fputwc_r+0x28>
   82380:	b2f9      	uxtb	r1, r7
   82382:	4606      	mov	r6, r0
   82384:	f88d 1004 	strb.w	r1, [sp, #4]
   82388:	e7c6      	b.n	82318 <_fputwc_r+0x44>
   8238a:	4638      	mov	r0, r7
   8238c:	b002      	add	sp, #8
   8238e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82392:	bf00      	nop

00082394 <_malloc_trim_r>:
   82394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82396:	4d23      	ldr	r5, [pc, #140]	; (82424 <_malloc_trim_r+0x90>)
   82398:	460f      	mov	r7, r1
   8239a:	4604      	mov	r4, r0
   8239c:	f000 ff08 	bl	831b0 <__malloc_lock>
   823a0:	68ab      	ldr	r3, [r5, #8]
   823a2:	685e      	ldr	r6, [r3, #4]
   823a4:	f026 0603 	bic.w	r6, r6, #3
   823a8:	1bf1      	subs	r1, r6, r7
   823aa:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   823ae:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   823b2:	f021 010f 	bic.w	r1, r1, #15
   823b6:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   823ba:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   823be:	db07      	blt.n	823d0 <_malloc_trim_r+0x3c>
   823c0:	4620      	mov	r0, r4
   823c2:	2100      	movs	r1, #0
   823c4:	f001 f8d8 	bl	83578 <_sbrk_r>
   823c8:	68ab      	ldr	r3, [r5, #8]
   823ca:	4433      	add	r3, r6
   823cc:	4298      	cmp	r0, r3
   823ce:	d004      	beq.n	823da <_malloc_trim_r+0x46>
   823d0:	4620      	mov	r0, r4
   823d2:	f000 feef 	bl	831b4 <__malloc_unlock>
   823d6:	2000      	movs	r0, #0
   823d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   823da:	4620      	mov	r0, r4
   823dc:	4279      	negs	r1, r7
   823de:	f001 f8cb 	bl	83578 <_sbrk_r>
   823e2:	3001      	adds	r0, #1
   823e4:	d00d      	beq.n	82402 <_malloc_trim_r+0x6e>
   823e6:	4b10      	ldr	r3, [pc, #64]	; (82428 <_malloc_trim_r+0x94>)
   823e8:	68aa      	ldr	r2, [r5, #8]
   823ea:	6819      	ldr	r1, [r3, #0]
   823ec:	1bf6      	subs	r6, r6, r7
   823ee:	f046 0601 	orr.w	r6, r6, #1
   823f2:	4620      	mov	r0, r4
   823f4:	1bc9      	subs	r1, r1, r7
   823f6:	6056      	str	r6, [r2, #4]
   823f8:	6019      	str	r1, [r3, #0]
   823fa:	f000 fedb 	bl	831b4 <__malloc_unlock>
   823fe:	2001      	movs	r0, #1
   82400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82402:	4620      	mov	r0, r4
   82404:	2100      	movs	r1, #0
   82406:	f001 f8b7 	bl	83578 <_sbrk_r>
   8240a:	68ab      	ldr	r3, [r5, #8]
   8240c:	1ac2      	subs	r2, r0, r3
   8240e:	2a0f      	cmp	r2, #15
   82410:	ddde      	ble.n	823d0 <_malloc_trim_r+0x3c>
   82412:	4d06      	ldr	r5, [pc, #24]	; (8242c <_malloc_trim_r+0x98>)
   82414:	4904      	ldr	r1, [pc, #16]	; (82428 <_malloc_trim_r+0x94>)
   82416:	682d      	ldr	r5, [r5, #0]
   82418:	f042 0201 	orr.w	r2, r2, #1
   8241c:	1b40      	subs	r0, r0, r5
   8241e:	605a      	str	r2, [r3, #4]
   82420:	6008      	str	r0, [r1, #0]
   82422:	e7d5      	b.n	823d0 <_malloc_trim_r+0x3c>
   82424:	20070590 	.word	0x20070590
   82428:	20070ae8 	.word	0x20070ae8
   8242c:	2007099c 	.word	0x2007099c

00082430 <_free_r>:
   82430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82434:	460d      	mov	r5, r1
   82436:	4606      	mov	r6, r0
   82438:	2900      	cmp	r1, #0
   8243a:	d055      	beq.n	824e8 <_free_r+0xb8>
   8243c:	f000 feb8 	bl	831b0 <__malloc_lock>
   82440:	f855 1c04 	ldr.w	r1, [r5, #-4]
   82444:	f8df c170 	ldr.w	ip, [pc, #368]	; 825b8 <_free_r+0x188>
   82448:	f1a5 0408 	sub.w	r4, r5, #8
   8244c:	f021 0301 	bic.w	r3, r1, #1
   82450:	18e2      	adds	r2, r4, r3
   82452:	f8dc 0008 	ldr.w	r0, [ip, #8]
   82456:	6857      	ldr	r7, [r2, #4]
   82458:	4290      	cmp	r0, r2
   8245a:	f027 0703 	bic.w	r7, r7, #3
   8245e:	d068      	beq.n	82532 <_free_r+0x102>
   82460:	f011 0101 	ands.w	r1, r1, #1
   82464:	6057      	str	r7, [r2, #4]
   82466:	d032      	beq.n	824ce <_free_r+0x9e>
   82468:	2100      	movs	r1, #0
   8246a:	19d0      	adds	r0, r2, r7
   8246c:	6840      	ldr	r0, [r0, #4]
   8246e:	07c0      	lsls	r0, r0, #31
   82470:	d406      	bmi.n	82480 <_free_r+0x50>
   82472:	443b      	add	r3, r7
   82474:	6890      	ldr	r0, [r2, #8]
   82476:	2900      	cmp	r1, #0
   82478:	d04d      	beq.n	82516 <_free_r+0xe6>
   8247a:	68d2      	ldr	r2, [r2, #12]
   8247c:	60c2      	str	r2, [r0, #12]
   8247e:	6090      	str	r0, [r2, #8]
   82480:	f043 0201 	orr.w	r2, r3, #1
   82484:	6062      	str	r2, [r4, #4]
   82486:	50e3      	str	r3, [r4, r3]
   82488:	b9e1      	cbnz	r1, 824c4 <_free_r+0x94>
   8248a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8248e:	d32d      	bcc.n	824ec <_free_r+0xbc>
   82490:	0a5a      	lsrs	r2, r3, #9
   82492:	2a04      	cmp	r2, #4
   82494:	d869      	bhi.n	8256a <_free_r+0x13a>
   82496:	0998      	lsrs	r0, r3, #6
   82498:	3038      	adds	r0, #56	; 0x38
   8249a:	0041      	lsls	r1, r0, #1
   8249c:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   824a0:	f8dc 2008 	ldr.w	r2, [ip, #8]
   824a4:	4944      	ldr	r1, [pc, #272]	; (825b8 <_free_r+0x188>)
   824a6:	4562      	cmp	r2, ip
   824a8:	d065      	beq.n	82576 <_free_r+0x146>
   824aa:	6851      	ldr	r1, [r2, #4]
   824ac:	f021 0103 	bic.w	r1, r1, #3
   824b0:	428b      	cmp	r3, r1
   824b2:	d202      	bcs.n	824ba <_free_r+0x8a>
   824b4:	6892      	ldr	r2, [r2, #8]
   824b6:	4594      	cmp	ip, r2
   824b8:	d1f7      	bne.n	824aa <_free_r+0x7a>
   824ba:	68d3      	ldr	r3, [r2, #12]
   824bc:	60e3      	str	r3, [r4, #12]
   824be:	60a2      	str	r2, [r4, #8]
   824c0:	609c      	str	r4, [r3, #8]
   824c2:	60d4      	str	r4, [r2, #12]
   824c4:	4630      	mov	r0, r6
   824c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   824ca:	f000 be73 	b.w	831b4 <__malloc_unlock>
   824ce:	f855 5c08 	ldr.w	r5, [r5, #-8]
   824d2:	f10c 0808 	add.w	r8, ip, #8
   824d6:	1b64      	subs	r4, r4, r5
   824d8:	68a0      	ldr	r0, [r4, #8]
   824da:	442b      	add	r3, r5
   824dc:	4540      	cmp	r0, r8
   824de:	d042      	beq.n	82566 <_free_r+0x136>
   824e0:	68e5      	ldr	r5, [r4, #12]
   824e2:	60c5      	str	r5, [r0, #12]
   824e4:	60a8      	str	r0, [r5, #8]
   824e6:	e7c0      	b.n	8246a <_free_r+0x3a>
   824e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   824ec:	08db      	lsrs	r3, r3, #3
   824ee:	109a      	asrs	r2, r3, #2
   824f0:	2001      	movs	r0, #1
   824f2:	4090      	lsls	r0, r2
   824f4:	f8dc 1004 	ldr.w	r1, [ip, #4]
   824f8:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   824fc:	689a      	ldr	r2, [r3, #8]
   824fe:	4301      	orrs	r1, r0
   82500:	60a2      	str	r2, [r4, #8]
   82502:	60e3      	str	r3, [r4, #12]
   82504:	f8cc 1004 	str.w	r1, [ip, #4]
   82508:	4630      	mov	r0, r6
   8250a:	609c      	str	r4, [r3, #8]
   8250c:	60d4      	str	r4, [r2, #12]
   8250e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82512:	f000 be4f 	b.w	831b4 <__malloc_unlock>
   82516:	4d29      	ldr	r5, [pc, #164]	; (825bc <_free_r+0x18c>)
   82518:	42a8      	cmp	r0, r5
   8251a:	d1ae      	bne.n	8247a <_free_r+0x4a>
   8251c:	f043 0201 	orr.w	r2, r3, #1
   82520:	f8cc 4014 	str.w	r4, [ip, #20]
   82524:	f8cc 4010 	str.w	r4, [ip, #16]
   82528:	60e0      	str	r0, [r4, #12]
   8252a:	60a0      	str	r0, [r4, #8]
   8252c:	6062      	str	r2, [r4, #4]
   8252e:	50e3      	str	r3, [r4, r3]
   82530:	e7c8      	b.n	824c4 <_free_r+0x94>
   82532:	441f      	add	r7, r3
   82534:	07cb      	lsls	r3, r1, #31
   82536:	d407      	bmi.n	82548 <_free_r+0x118>
   82538:	f855 1c08 	ldr.w	r1, [r5, #-8]
   8253c:	1a64      	subs	r4, r4, r1
   8253e:	68e3      	ldr	r3, [r4, #12]
   82540:	68a2      	ldr	r2, [r4, #8]
   82542:	440f      	add	r7, r1
   82544:	60d3      	str	r3, [r2, #12]
   82546:	609a      	str	r2, [r3, #8]
   82548:	4b1d      	ldr	r3, [pc, #116]	; (825c0 <_free_r+0x190>)
   8254a:	f047 0201 	orr.w	r2, r7, #1
   8254e:	681b      	ldr	r3, [r3, #0]
   82550:	6062      	str	r2, [r4, #4]
   82552:	429f      	cmp	r7, r3
   82554:	f8cc 4008 	str.w	r4, [ip, #8]
   82558:	d3b4      	bcc.n	824c4 <_free_r+0x94>
   8255a:	4b1a      	ldr	r3, [pc, #104]	; (825c4 <_free_r+0x194>)
   8255c:	4630      	mov	r0, r6
   8255e:	6819      	ldr	r1, [r3, #0]
   82560:	f7ff ff18 	bl	82394 <_malloc_trim_r>
   82564:	e7ae      	b.n	824c4 <_free_r+0x94>
   82566:	2101      	movs	r1, #1
   82568:	e77f      	b.n	8246a <_free_r+0x3a>
   8256a:	2a14      	cmp	r2, #20
   8256c:	d80b      	bhi.n	82586 <_free_r+0x156>
   8256e:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   82572:	0041      	lsls	r1, r0, #1
   82574:	e792      	b.n	8249c <_free_r+0x6c>
   82576:	1080      	asrs	r0, r0, #2
   82578:	2501      	movs	r5, #1
   8257a:	4085      	lsls	r5, r0
   8257c:	6848      	ldr	r0, [r1, #4]
   8257e:	4613      	mov	r3, r2
   82580:	4328      	orrs	r0, r5
   82582:	6048      	str	r0, [r1, #4]
   82584:	e79a      	b.n	824bc <_free_r+0x8c>
   82586:	2a54      	cmp	r2, #84	; 0x54
   82588:	d803      	bhi.n	82592 <_free_r+0x162>
   8258a:	0b18      	lsrs	r0, r3, #12
   8258c:	306e      	adds	r0, #110	; 0x6e
   8258e:	0041      	lsls	r1, r0, #1
   82590:	e784      	b.n	8249c <_free_r+0x6c>
   82592:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   82596:	d803      	bhi.n	825a0 <_free_r+0x170>
   82598:	0bd8      	lsrs	r0, r3, #15
   8259a:	3077      	adds	r0, #119	; 0x77
   8259c:	0041      	lsls	r1, r0, #1
   8259e:	e77d      	b.n	8249c <_free_r+0x6c>
   825a0:	f240 5154 	movw	r1, #1364	; 0x554
   825a4:	428a      	cmp	r2, r1
   825a6:	d803      	bhi.n	825b0 <_free_r+0x180>
   825a8:	0c98      	lsrs	r0, r3, #18
   825aa:	307c      	adds	r0, #124	; 0x7c
   825ac:	0041      	lsls	r1, r0, #1
   825ae:	e775      	b.n	8249c <_free_r+0x6c>
   825b0:	21fc      	movs	r1, #252	; 0xfc
   825b2:	207e      	movs	r0, #126	; 0x7e
   825b4:	e772      	b.n	8249c <_free_r+0x6c>
   825b6:	bf00      	nop
   825b8:	20070590 	.word	0x20070590
   825bc:	20070598 	.word	0x20070598
   825c0:	20070998 	.word	0x20070998
   825c4:	20070ae4 	.word	0x20070ae4

000825c8 <__sfvwrite_r>:
   825c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   825cc:	6893      	ldr	r3, [r2, #8]
   825ce:	b083      	sub	sp, #12
   825d0:	4616      	mov	r6, r2
   825d2:	4681      	mov	r9, r0
   825d4:	460c      	mov	r4, r1
   825d6:	b32b      	cbz	r3, 82624 <__sfvwrite_r+0x5c>
   825d8:	898b      	ldrh	r3, [r1, #12]
   825da:	0719      	lsls	r1, r3, #28
   825dc:	d526      	bpl.n	8262c <__sfvwrite_r+0x64>
   825de:	6922      	ldr	r2, [r4, #16]
   825e0:	b322      	cbz	r2, 8262c <__sfvwrite_r+0x64>
   825e2:	f003 0202 	and.w	r2, r3, #2
   825e6:	b292      	uxth	r2, r2
   825e8:	6835      	ldr	r5, [r6, #0]
   825ea:	2a00      	cmp	r2, #0
   825ec:	d02c      	beq.n	82648 <__sfvwrite_r+0x80>
   825ee:	f04f 0a00 	mov.w	sl, #0
   825f2:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 828dc <__sfvwrite_r+0x314>
   825f6:	46d0      	mov	r8, sl
   825f8:	45d8      	cmp	r8, fp
   825fa:	bf34      	ite	cc
   825fc:	4643      	movcc	r3, r8
   825fe:	465b      	movcs	r3, fp
   82600:	4652      	mov	r2, sl
   82602:	4648      	mov	r0, r9
   82604:	f1b8 0f00 	cmp.w	r8, #0
   82608:	d04f      	beq.n	826aa <__sfvwrite_r+0xe2>
   8260a:	69e1      	ldr	r1, [r4, #28]
   8260c:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8260e:	47b8      	blx	r7
   82610:	2800      	cmp	r0, #0
   82612:	dd56      	ble.n	826c2 <__sfvwrite_r+0xfa>
   82614:	68b3      	ldr	r3, [r6, #8]
   82616:	4482      	add	sl, r0
   82618:	1a1b      	subs	r3, r3, r0
   8261a:	ebc0 0808 	rsb	r8, r0, r8
   8261e:	60b3      	str	r3, [r6, #8]
   82620:	2b00      	cmp	r3, #0
   82622:	d1e9      	bne.n	825f8 <__sfvwrite_r+0x30>
   82624:	2000      	movs	r0, #0
   82626:	b003      	add	sp, #12
   82628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8262c:	4648      	mov	r0, r9
   8262e:	4621      	mov	r1, r4
   82630:	f7ff fc88 	bl	81f44 <__swsetup_r>
   82634:	2800      	cmp	r0, #0
   82636:	f040 8148 	bne.w	828ca <__sfvwrite_r+0x302>
   8263a:	89a3      	ldrh	r3, [r4, #12]
   8263c:	6835      	ldr	r5, [r6, #0]
   8263e:	f003 0202 	and.w	r2, r3, #2
   82642:	b292      	uxth	r2, r2
   82644:	2a00      	cmp	r2, #0
   82646:	d1d2      	bne.n	825ee <__sfvwrite_r+0x26>
   82648:	f013 0a01 	ands.w	sl, r3, #1
   8264c:	d142      	bne.n	826d4 <__sfvwrite_r+0x10c>
   8264e:	46d0      	mov	r8, sl
   82650:	f1b8 0f00 	cmp.w	r8, #0
   82654:	d023      	beq.n	8269e <__sfvwrite_r+0xd6>
   82656:	059a      	lsls	r2, r3, #22
   82658:	68a7      	ldr	r7, [r4, #8]
   8265a:	d576      	bpl.n	8274a <__sfvwrite_r+0x182>
   8265c:	45b8      	cmp	r8, r7
   8265e:	f0c0 80a4 	bcc.w	827aa <__sfvwrite_r+0x1e2>
   82662:	f413 6f90 	tst.w	r3, #1152	; 0x480
   82666:	f040 80b2 	bne.w	827ce <__sfvwrite_r+0x206>
   8266a:	6820      	ldr	r0, [r4, #0]
   8266c:	46bb      	mov	fp, r7
   8266e:	4651      	mov	r1, sl
   82670:	465a      	mov	r2, fp
   82672:	f000 fd37 	bl	830e4 <memmove>
   82676:	68a2      	ldr	r2, [r4, #8]
   82678:	6821      	ldr	r1, [r4, #0]
   8267a:	1bd2      	subs	r2, r2, r7
   8267c:	eb01 030b 	add.w	r3, r1, fp
   82680:	60a2      	str	r2, [r4, #8]
   82682:	6023      	str	r3, [r4, #0]
   82684:	4642      	mov	r2, r8
   82686:	68b3      	ldr	r3, [r6, #8]
   82688:	4492      	add	sl, r2
   8268a:	1a9b      	subs	r3, r3, r2
   8268c:	ebc2 0808 	rsb	r8, r2, r8
   82690:	60b3      	str	r3, [r6, #8]
   82692:	2b00      	cmp	r3, #0
   82694:	d0c6      	beq.n	82624 <__sfvwrite_r+0x5c>
   82696:	89a3      	ldrh	r3, [r4, #12]
   82698:	f1b8 0f00 	cmp.w	r8, #0
   8269c:	d1db      	bne.n	82656 <__sfvwrite_r+0x8e>
   8269e:	f8d5 a000 	ldr.w	sl, [r5]
   826a2:	f8d5 8004 	ldr.w	r8, [r5, #4]
   826a6:	3508      	adds	r5, #8
   826a8:	e7d2      	b.n	82650 <__sfvwrite_r+0x88>
   826aa:	f8d5 a000 	ldr.w	sl, [r5]
   826ae:	f8d5 8004 	ldr.w	r8, [r5, #4]
   826b2:	3508      	adds	r5, #8
   826b4:	e7a0      	b.n	825f8 <__sfvwrite_r+0x30>
   826b6:	4648      	mov	r0, r9
   826b8:	4621      	mov	r1, r4
   826ba:	f7ff fd59 	bl	82170 <_fflush_r>
   826be:	2800      	cmp	r0, #0
   826c0:	d059      	beq.n	82776 <__sfvwrite_r+0x1ae>
   826c2:	89a3      	ldrh	r3, [r4, #12]
   826c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   826c8:	f04f 30ff 	mov.w	r0, #4294967295
   826cc:	81a3      	strh	r3, [r4, #12]
   826ce:	b003      	add	sp, #12
   826d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826d4:	4692      	mov	sl, r2
   826d6:	9201      	str	r2, [sp, #4]
   826d8:	4693      	mov	fp, r2
   826da:	4690      	mov	r8, r2
   826dc:	f1b8 0f00 	cmp.w	r8, #0
   826e0:	d02b      	beq.n	8273a <__sfvwrite_r+0x172>
   826e2:	9f01      	ldr	r7, [sp, #4]
   826e4:	2f00      	cmp	r7, #0
   826e6:	d064      	beq.n	827b2 <__sfvwrite_r+0x1ea>
   826e8:	6820      	ldr	r0, [r4, #0]
   826ea:	6921      	ldr	r1, [r4, #16]
   826ec:	45c2      	cmp	sl, r8
   826ee:	bf34      	ite	cc
   826f0:	4653      	movcc	r3, sl
   826f2:	4643      	movcs	r3, r8
   826f4:	4288      	cmp	r0, r1
   826f6:	461f      	mov	r7, r3
   826f8:	f8d4 c008 	ldr.w	ip, [r4, #8]
   826fc:	6962      	ldr	r2, [r4, #20]
   826fe:	d903      	bls.n	82708 <__sfvwrite_r+0x140>
   82700:	4494      	add	ip, r2
   82702:	4563      	cmp	r3, ip
   82704:	f300 80ae 	bgt.w	82864 <__sfvwrite_r+0x29c>
   82708:	4293      	cmp	r3, r2
   8270a:	db36      	blt.n	8277a <__sfvwrite_r+0x1b2>
   8270c:	4613      	mov	r3, r2
   8270e:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82710:	4648      	mov	r0, r9
   82712:	69e1      	ldr	r1, [r4, #28]
   82714:	465a      	mov	r2, fp
   82716:	47b8      	blx	r7
   82718:	1e07      	subs	r7, r0, #0
   8271a:	ddd2      	ble.n	826c2 <__sfvwrite_r+0xfa>
   8271c:	ebba 0a07 	subs.w	sl, sl, r7
   82720:	d03a      	beq.n	82798 <__sfvwrite_r+0x1d0>
   82722:	68b3      	ldr	r3, [r6, #8]
   82724:	44bb      	add	fp, r7
   82726:	1bdb      	subs	r3, r3, r7
   82728:	ebc7 0808 	rsb	r8, r7, r8
   8272c:	60b3      	str	r3, [r6, #8]
   8272e:	2b00      	cmp	r3, #0
   82730:	f43f af78 	beq.w	82624 <__sfvwrite_r+0x5c>
   82734:	f1b8 0f00 	cmp.w	r8, #0
   82738:	d1d3      	bne.n	826e2 <__sfvwrite_r+0x11a>
   8273a:	2700      	movs	r7, #0
   8273c:	f8d5 b000 	ldr.w	fp, [r5]
   82740:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82744:	9701      	str	r7, [sp, #4]
   82746:	3508      	adds	r5, #8
   82748:	e7c8      	b.n	826dc <__sfvwrite_r+0x114>
   8274a:	6820      	ldr	r0, [r4, #0]
   8274c:	6923      	ldr	r3, [r4, #16]
   8274e:	4298      	cmp	r0, r3
   82750:	d802      	bhi.n	82758 <__sfvwrite_r+0x190>
   82752:	6963      	ldr	r3, [r4, #20]
   82754:	4598      	cmp	r8, r3
   82756:	d272      	bcs.n	8283e <__sfvwrite_r+0x276>
   82758:	45b8      	cmp	r8, r7
   8275a:	bf38      	it	cc
   8275c:	4647      	movcc	r7, r8
   8275e:	463a      	mov	r2, r7
   82760:	4651      	mov	r1, sl
   82762:	f000 fcbf 	bl	830e4 <memmove>
   82766:	68a3      	ldr	r3, [r4, #8]
   82768:	6822      	ldr	r2, [r4, #0]
   8276a:	1bdb      	subs	r3, r3, r7
   8276c:	443a      	add	r2, r7
   8276e:	60a3      	str	r3, [r4, #8]
   82770:	6022      	str	r2, [r4, #0]
   82772:	2b00      	cmp	r3, #0
   82774:	d09f      	beq.n	826b6 <__sfvwrite_r+0xee>
   82776:	463a      	mov	r2, r7
   82778:	e785      	b.n	82686 <__sfvwrite_r+0xbe>
   8277a:	461a      	mov	r2, r3
   8277c:	4659      	mov	r1, fp
   8277e:	9300      	str	r3, [sp, #0]
   82780:	f000 fcb0 	bl	830e4 <memmove>
   82784:	9b00      	ldr	r3, [sp, #0]
   82786:	68a1      	ldr	r1, [r4, #8]
   82788:	6822      	ldr	r2, [r4, #0]
   8278a:	1ac9      	subs	r1, r1, r3
   8278c:	ebba 0a07 	subs.w	sl, sl, r7
   82790:	4413      	add	r3, r2
   82792:	60a1      	str	r1, [r4, #8]
   82794:	6023      	str	r3, [r4, #0]
   82796:	d1c4      	bne.n	82722 <__sfvwrite_r+0x15a>
   82798:	4648      	mov	r0, r9
   8279a:	4621      	mov	r1, r4
   8279c:	f7ff fce8 	bl	82170 <_fflush_r>
   827a0:	2800      	cmp	r0, #0
   827a2:	d18e      	bne.n	826c2 <__sfvwrite_r+0xfa>
   827a4:	f8cd a004 	str.w	sl, [sp, #4]
   827a8:	e7bb      	b.n	82722 <__sfvwrite_r+0x15a>
   827aa:	6820      	ldr	r0, [r4, #0]
   827ac:	4647      	mov	r7, r8
   827ae:	46c3      	mov	fp, r8
   827b0:	e75d      	b.n	8266e <__sfvwrite_r+0xa6>
   827b2:	4658      	mov	r0, fp
   827b4:	210a      	movs	r1, #10
   827b6:	4642      	mov	r2, r8
   827b8:	f000 fbd4 	bl	82f64 <memchr>
   827bc:	2800      	cmp	r0, #0
   827be:	d07f      	beq.n	828c0 <__sfvwrite_r+0x2f8>
   827c0:	f100 0a01 	add.w	sl, r0, #1
   827c4:	2701      	movs	r7, #1
   827c6:	ebcb 0a0a 	rsb	sl, fp, sl
   827ca:	9701      	str	r7, [sp, #4]
   827cc:	e78c      	b.n	826e8 <__sfvwrite_r+0x120>
   827ce:	6822      	ldr	r2, [r4, #0]
   827d0:	6921      	ldr	r1, [r4, #16]
   827d2:	6967      	ldr	r7, [r4, #20]
   827d4:	ebc1 0c02 	rsb	ip, r1, r2
   827d8:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   827dc:	f10c 0201 	add.w	r2, ip, #1
   827e0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   827e4:	4442      	add	r2, r8
   827e6:	107f      	asrs	r7, r7, #1
   827e8:	4297      	cmp	r7, r2
   827ea:	bf34      	ite	cc
   827ec:	4617      	movcc	r7, r2
   827ee:	463a      	movcs	r2, r7
   827f0:	055b      	lsls	r3, r3, #21
   827f2:	d54f      	bpl.n	82894 <__sfvwrite_r+0x2cc>
   827f4:	4611      	mov	r1, r2
   827f6:	4648      	mov	r0, r9
   827f8:	f8cd c000 	str.w	ip, [sp]
   827fc:	f000 f916 	bl	82a2c <_malloc_r>
   82800:	f8dd c000 	ldr.w	ip, [sp]
   82804:	4683      	mov	fp, r0
   82806:	2800      	cmp	r0, #0
   82808:	d062      	beq.n	828d0 <__sfvwrite_r+0x308>
   8280a:	4662      	mov	r2, ip
   8280c:	6921      	ldr	r1, [r4, #16]
   8280e:	f8cd c000 	str.w	ip, [sp]
   82812:	f000 fbf1 	bl	82ff8 <memcpy>
   82816:	89a2      	ldrh	r2, [r4, #12]
   82818:	f8dd c000 	ldr.w	ip, [sp]
   8281c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   82820:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   82824:	81a2      	strh	r2, [r4, #12]
   82826:	eb0b 000c 	add.w	r0, fp, ip
   8282a:	ebcc 0207 	rsb	r2, ip, r7
   8282e:	f8c4 b010 	str.w	fp, [r4, #16]
   82832:	6167      	str	r7, [r4, #20]
   82834:	6020      	str	r0, [r4, #0]
   82836:	60a2      	str	r2, [r4, #8]
   82838:	4647      	mov	r7, r8
   8283a:	46c3      	mov	fp, r8
   8283c:	e717      	b.n	8266e <__sfvwrite_r+0xa6>
   8283e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   82842:	4590      	cmp	r8, r2
   82844:	bf38      	it	cc
   82846:	4642      	movcc	r2, r8
   82848:	fb92 f2f3 	sdiv	r2, r2, r3
   8284c:	fb02 f303 	mul.w	r3, r2, r3
   82850:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82852:	4648      	mov	r0, r9
   82854:	69e1      	ldr	r1, [r4, #28]
   82856:	4652      	mov	r2, sl
   82858:	47b8      	blx	r7
   8285a:	2800      	cmp	r0, #0
   8285c:	f77f af31 	ble.w	826c2 <__sfvwrite_r+0xfa>
   82860:	4602      	mov	r2, r0
   82862:	e710      	b.n	82686 <__sfvwrite_r+0xbe>
   82864:	4662      	mov	r2, ip
   82866:	4659      	mov	r1, fp
   82868:	f8cd c000 	str.w	ip, [sp]
   8286c:	f000 fc3a 	bl	830e4 <memmove>
   82870:	f8dd c000 	ldr.w	ip, [sp]
   82874:	6823      	ldr	r3, [r4, #0]
   82876:	4648      	mov	r0, r9
   82878:	4463      	add	r3, ip
   8287a:	6023      	str	r3, [r4, #0]
   8287c:	4621      	mov	r1, r4
   8287e:	f8cd c000 	str.w	ip, [sp]
   82882:	f7ff fc75 	bl	82170 <_fflush_r>
   82886:	f8dd c000 	ldr.w	ip, [sp]
   8288a:	2800      	cmp	r0, #0
   8288c:	f47f af19 	bne.w	826c2 <__sfvwrite_r+0xfa>
   82890:	4667      	mov	r7, ip
   82892:	e743      	b.n	8271c <__sfvwrite_r+0x154>
   82894:	4648      	mov	r0, r9
   82896:	f8cd c000 	str.w	ip, [sp]
   8289a:	f000 fc8d 	bl	831b8 <_realloc_r>
   8289e:	f8dd c000 	ldr.w	ip, [sp]
   828a2:	4683      	mov	fp, r0
   828a4:	2800      	cmp	r0, #0
   828a6:	d1be      	bne.n	82826 <__sfvwrite_r+0x25e>
   828a8:	4648      	mov	r0, r9
   828aa:	6921      	ldr	r1, [r4, #16]
   828ac:	f7ff fdc0 	bl	82430 <_free_r>
   828b0:	89a3      	ldrh	r3, [r4, #12]
   828b2:	220c      	movs	r2, #12
   828b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   828b8:	b29b      	uxth	r3, r3
   828ba:	f8c9 2000 	str.w	r2, [r9]
   828be:	e701      	b.n	826c4 <__sfvwrite_r+0xfc>
   828c0:	2701      	movs	r7, #1
   828c2:	f108 0a01 	add.w	sl, r8, #1
   828c6:	9701      	str	r7, [sp, #4]
   828c8:	e70e      	b.n	826e8 <__sfvwrite_r+0x120>
   828ca:	f04f 30ff 	mov.w	r0, #4294967295
   828ce:	e6aa      	b.n	82626 <__sfvwrite_r+0x5e>
   828d0:	230c      	movs	r3, #12
   828d2:	f8c9 3000 	str.w	r3, [r9]
   828d6:	89a3      	ldrh	r3, [r4, #12]
   828d8:	e6f4      	b.n	826c4 <__sfvwrite_r+0xfc>
   828da:	bf00      	nop
   828dc:	7ffffc00 	.word	0x7ffffc00

000828e0 <_fwalk>:
   828e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   828e4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   828e8:	4688      	mov	r8, r1
   828ea:	d019      	beq.n	82920 <_fwalk+0x40>
   828ec:	2600      	movs	r6, #0
   828ee:	687d      	ldr	r5, [r7, #4]
   828f0:	68bc      	ldr	r4, [r7, #8]
   828f2:	3d01      	subs	r5, #1
   828f4:	d40e      	bmi.n	82914 <_fwalk+0x34>
   828f6:	89a3      	ldrh	r3, [r4, #12]
   828f8:	3d01      	subs	r5, #1
   828fa:	2b01      	cmp	r3, #1
   828fc:	d906      	bls.n	8290c <_fwalk+0x2c>
   828fe:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82902:	4620      	mov	r0, r4
   82904:	3301      	adds	r3, #1
   82906:	d001      	beq.n	8290c <_fwalk+0x2c>
   82908:	47c0      	blx	r8
   8290a:	4306      	orrs	r6, r0
   8290c:	1c6b      	adds	r3, r5, #1
   8290e:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82912:	d1f0      	bne.n	828f6 <_fwalk+0x16>
   82914:	683f      	ldr	r7, [r7, #0]
   82916:	2f00      	cmp	r7, #0
   82918:	d1e9      	bne.n	828ee <_fwalk+0xe>
   8291a:	4630      	mov	r0, r6
   8291c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82920:	463e      	mov	r6, r7
   82922:	4630      	mov	r0, r6
   82924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082928 <__locale_charset>:
   82928:	4800      	ldr	r0, [pc, #0]	; (8292c <__locale_charset+0x4>)
   8292a:	4770      	bx	lr
   8292c:	2007056c 	.word	0x2007056c

00082930 <__locale_mb_cur_max>:
   82930:	4b01      	ldr	r3, [pc, #4]	; (82938 <__locale_mb_cur_max+0x8>)
   82932:	6818      	ldr	r0, [r3, #0]
   82934:	4770      	bx	lr
   82936:	bf00      	nop
   82938:	2007058c 	.word	0x2007058c

0008293c <__smakebuf_r>:
   8293c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8293e:	898b      	ldrh	r3, [r1, #12]
   82940:	b091      	sub	sp, #68	; 0x44
   82942:	b29a      	uxth	r2, r3
   82944:	0796      	lsls	r6, r2, #30
   82946:	460c      	mov	r4, r1
   82948:	4605      	mov	r5, r0
   8294a:	d437      	bmi.n	829bc <__smakebuf_r+0x80>
   8294c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82950:	2900      	cmp	r1, #0
   82952:	db17      	blt.n	82984 <__smakebuf_r+0x48>
   82954:	aa01      	add	r2, sp, #4
   82956:	f000 ffdf 	bl	83918 <_fstat_r>
   8295a:	2800      	cmp	r0, #0
   8295c:	db10      	blt.n	82980 <__smakebuf_r+0x44>
   8295e:	9b02      	ldr	r3, [sp, #8]
   82960:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   82964:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   82968:	424f      	negs	r7, r1
   8296a:	414f      	adcs	r7, r1
   8296c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   82970:	d02c      	beq.n	829cc <__smakebuf_r+0x90>
   82972:	89a3      	ldrh	r3, [r4, #12]
   82974:	f44f 6680 	mov.w	r6, #1024	; 0x400
   82978:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8297c:	81a3      	strh	r3, [r4, #12]
   8297e:	e00b      	b.n	82998 <__smakebuf_r+0x5c>
   82980:	89a3      	ldrh	r3, [r4, #12]
   82982:	b29a      	uxth	r2, r3
   82984:	f012 0f80 	tst.w	r2, #128	; 0x80
   82988:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8298c:	81a3      	strh	r3, [r4, #12]
   8298e:	bf14      	ite	ne
   82990:	2640      	movne	r6, #64	; 0x40
   82992:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   82996:	2700      	movs	r7, #0
   82998:	4628      	mov	r0, r5
   8299a:	4631      	mov	r1, r6
   8299c:	f000 f846 	bl	82a2c <_malloc_r>
   829a0:	89a3      	ldrh	r3, [r4, #12]
   829a2:	2800      	cmp	r0, #0
   829a4:	d029      	beq.n	829fa <__smakebuf_r+0xbe>
   829a6:	4a1b      	ldr	r2, [pc, #108]	; (82a14 <__smakebuf_r+0xd8>)
   829a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   829ac:	63ea      	str	r2, [r5, #60]	; 0x3c
   829ae:	81a3      	strh	r3, [r4, #12]
   829b0:	6020      	str	r0, [r4, #0]
   829b2:	6120      	str	r0, [r4, #16]
   829b4:	6166      	str	r6, [r4, #20]
   829b6:	b9a7      	cbnz	r7, 829e2 <__smakebuf_r+0xa6>
   829b8:	b011      	add	sp, #68	; 0x44
   829ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
   829bc:	f101 0343 	add.w	r3, r1, #67	; 0x43
   829c0:	2201      	movs	r2, #1
   829c2:	600b      	str	r3, [r1, #0]
   829c4:	610b      	str	r3, [r1, #16]
   829c6:	614a      	str	r2, [r1, #20]
   829c8:	b011      	add	sp, #68	; 0x44
   829ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
   829cc:	4a12      	ldr	r2, [pc, #72]	; (82a18 <__smakebuf_r+0xdc>)
   829ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   829d0:	4293      	cmp	r3, r2
   829d2:	d1ce      	bne.n	82972 <__smakebuf_r+0x36>
   829d4:	89a3      	ldrh	r3, [r4, #12]
   829d6:	f44f 6680 	mov.w	r6, #1024	; 0x400
   829da:	4333      	orrs	r3, r6
   829dc:	81a3      	strh	r3, [r4, #12]
   829de:	64e6      	str	r6, [r4, #76]	; 0x4c
   829e0:	e7da      	b.n	82998 <__smakebuf_r+0x5c>
   829e2:	4628      	mov	r0, r5
   829e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   829e8:	f000 ffaa 	bl	83940 <_isatty_r>
   829ec:	2800      	cmp	r0, #0
   829ee:	d0e3      	beq.n	829b8 <__smakebuf_r+0x7c>
   829f0:	89a3      	ldrh	r3, [r4, #12]
   829f2:	f043 0301 	orr.w	r3, r3, #1
   829f6:	81a3      	strh	r3, [r4, #12]
   829f8:	e7de      	b.n	829b8 <__smakebuf_r+0x7c>
   829fa:	059a      	lsls	r2, r3, #22
   829fc:	d4dc      	bmi.n	829b8 <__smakebuf_r+0x7c>
   829fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82a02:	f043 0302 	orr.w	r3, r3, #2
   82a06:	2101      	movs	r1, #1
   82a08:	81a3      	strh	r3, [r4, #12]
   82a0a:	6022      	str	r2, [r4, #0]
   82a0c:	6122      	str	r2, [r4, #16]
   82a0e:	6161      	str	r1, [r4, #20]
   82a10:	e7d2      	b.n	829b8 <__smakebuf_r+0x7c>
   82a12:	bf00      	nop
   82a14:	0008219d 	.word	0x0008219d
   82a18:	000835f9 	.word	0x000835f9

00082a1c <malloc>:
   82a1c:	4b02      	ldr	r3, [pc, #8]	; (82a28 <malloc+0xc>)
   82a1e:	4601      	mov	r1, r0
   82a20:	6818      	ldr	r0, [r3, #0]
   82a22:	f000 b803 	b.w	82a2c <_malloc_r>
   82a26:	bf00      	nop
   82a28:	20070568 	.word	0x20070568

00082a2c <_malloc_r>:
   82a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82a30:	f101 050b 	add.w	r5, r1, #11
   82a34:	2d16      	cmp	r5, #22
   82a36:	b083      	sub	sp, #12
   82a38:	4606      	mov	r6, r0
   82a3a:	d927      	bls.n	82a8c <_malloc_r+0x60>
   82a3c:	f035 0507 	bics.w	r5, r5, #7
   82a40:	d427      	bmi.n	82a92 <_malloc_r+0x66>
   82a42:	42a9      	cmp	r1, r5
   82a44:	d825      	bhi.n	82a92 <_malloc_r+0x66>
   82a46:	4630      	mov	r0, r6
   82a48:	f000 fbb2 	bl	831b0 <__malloc_lock>
   82a4c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   82a50:	d226      	bcs.n	82aa0 <_malloc_r+0x74>
   82a52:	4fc1      	ldr	r7, [pc, #772]	; (82d58 <_malloc_r+0x32c>)
   82a54:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   82a58:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   82a5c:	68dc      	ldr	r4, [r3, #12]
   82a5e:	429c      	cmp	r4, r3
   82a60:	f000 81d2 	beq.w	82e08 <_malloc_r+0x3dc>
   82a64:	6863      	ldr	r3, [r4, #4]
   82a66:	68e2      	ldr	r2, [r4, #12]
   82a68:	f023 0303 	bic.w	r3, r3, #3
   82a6c:	4423      	add	r3, r4
   82a6e:	6858      	ldr	r0, [r3, #4]
   82a70:	68a1      	ldr	r1, [r4, #8]
   82a72:	f040 0501 	orr.w	r5, r0, #1
   82a76:	60ca      	str	r2, [r1, #12]
   82a78:	4630      	mov	r0, r6
   82a7a:	6091      	str	r1, [r2, #8]
   82a7c:	605d      	str	r5, [r3, #4]
   82a7e:	f000 fb99 	bl	831b4 <__malloc_unlock>
   82a82:	3408      	adds	r4, #8
   82a84:	4620      	mov	r0, r4
   82a86:	b003      	add	sp, #12
   82a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82a8c:	2510      	movs	r5, #16
   82a8e:	42a9      	cmp	r1, r5
   82a90:	d9d9      	bls.n	82a46 <_malloc_r+0x1a>
   82a92:	2400      	movs	r4, #0
   82a94:	230c      	movs	r3, #12
   82a96:	4620      	mov	r0, r4
   82a98:	6033      	str	r3, [r6, #0]
   82a9a:	b003      	add	sp, #12
   82a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82aa0:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   82aa4:	f000 8089 	beq.w	82bba <_malloc_r+0x18e>
   82aa8:	f1bc 0f04 	cmp.w	ip, #4
   82aac:	f200 8160 	bhi.w	82d70 <_malloc_r+0x344>
   82ab0:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   82ab4:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   82ab8:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82abc:	4fa6      	ldr	r7, [pc, #664]	; (82d58 <_malloc_r+0x32c>)
   82abe:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   82ac2:	68cc      	ldr	r4, [r1, #12]
   82ac4:	42a1      	cmp	r1, r4
   82ac6:	d105      	bne.n	82ad4 <_malloc_r+0xa8>
   82ac8:	e00c      	b.n	82ae4 <_malloc_r+0xb8>
   82aca:	2b00      	cmp	r3, #0
   82acc:	da79      	bge.n	82bc2 <_malloc_r+0x196>
   82ace:	68e4      	ldr	r4, [r4, #12]
   82ad0:	42a1      	cmp	r1, r4
   82ad2:	d007      	beq.n	82ae4 <_malloc_r+0xb8>
   82ad4:	6862      	ldr	r2, [r4, #4]
   82ad6:	f022 0203 	bic.w	r2, r2, #3
   82ada:	1b53      	subs	r3, r2, r5
   82adc:	2b0f      	cmp	r3, #15
   82ade:	ddf4      	ble.n	82aca <_malloc_r+0x9e>
   82ae0:	f10c 3cff 	add.w	ip, ip, #4294967295
   82ae4:	f10c 0c01 	add.w	ip, ip, #1
   82ae8:	4b9b      	ldr	r3, [pc, #620]	; (82d58 <_malloc_r+0x32c>)
   82aea:	693c      	ldr	r4, [r7, #16]
   82aec:	f103 0e08 	add.w	lr, r3, #8
   82af0:	4574      	cmp	r4, lr
   82af2:	f000 817e 	beq.w	82df2 <_malloc_r+0x3c6>
   82af6:	6861      	ldr	r1, [r4, #4]
   82af8:	f021 0103 	bic.w	r1, r1, #3
   82afc:	1b4a      	subs	r2, r1, r5
   82afe:	2a0f      	cmp	r2, #15
   82b00:	f300 8164 	bgt.w	82dcc <_malloc_r+0x3a0>
   82b04:	2a00      	cmp	r2, #0
   82b06:	f8c3 e014 	str.w	lr, [r3, #20]
   82b0a:	f8c3 e010 	str.w	lr, [r3, #16]
   82b0e:	da69      	bge.n	82be4 <_malloc_r+0x1b8>
   82b10:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82b14:	f080 813a 	bcs.w	82d8c <_malloc_r+0x360>
   82b18:	08c9      	lsrs	r1, r1, #3
   82b1a:	108a      	asrs	r2, r1, #2
   82b1c:	f04f 0801 	mov.w	r8, #1
   82b20:	fa08 f802 	lsl.w	r8, r8, r2
   82b24:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   82b28:	685a      	ldr	r2, [r3, #4]
   82b2a:	6888      	ldr	r0, [r1, #8]
   82b2c:	ea48 0202 	orr.w	r2, r8, r2
   82b30:	60a0      	str	r0, [r4, #8]
   82b32:	60e1      	str	r1, [r4, #12]
   82b34:	605a      	str	r2, [r3, #4]
   82b36:	608c      	str	r4, [r1, #8]
   82b38:	60c4      	str	r4, [r0, #12]
   82b3a:	ea4f 03ac 	mov.w	r3, ip, asr #2
   82b3e:	2001      	movs	r0, #1
   82b40:	4098      	lsls	r0, r3
   82b42:	4290      	cmp	r0, r2
   82b44:	d85b      	bhi.n	82bfe <_malloc_r+0x1d2>
   82b46:	4202      	tst	r2, r0
   82b48:	d106      	bne.n	82b58 <_malloc_r+0x12c>
   82b4a:	f02c 0c03 	bic.w	ip, ip, #3
   82b4e:	0040      	lsls	r0, r0, #1
   82b50:	4202      	tst	r2, r0
   82b52:	f10c 0c04 	add.w	ip, ip, #4
   82b56:	d0fa      	beq.n	82b4e <_malloc_r+0x122>
   82b58:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   82b5c:	4644      	mov	r4, r8
   82b5e:	46e1      	mov	r9, ip
   82b60:	68e3      	ldr	r3, [r4, #12]
   82b62:	429c      	cmp	r4, r3
   82b64:	d107      	bne.n	82b76 <_malloc_r+0x14a>
   82b66:	e146      	b.n	82df6 <_malloc_r+0x3ca>
   82b68:	2a00      	cmp	r2, #0
   82b6a:	f280 8157 	bge.w	82e1c <_malloc_r+0x3f0>
   82b6e:	68db      	ldr	r3, [r3, #12]
   82b70:	429c      	cmp	r4, r3
   82b72:	f000 8140 	beq.w	82df6 <_malloc_r+0x3ca>
   82b76:	6859      	ldr	r1, [r3, #4]
   82b78:	f021 0103 	bic.w	r1, r1, #3
   82b7c:	1b4a      	subs	r2, r1, r5
   82b7e:	2a0f      	cmp	r2, #15
   82b80:	ddf2      	ble.n	82b68 <_malloc_r+0x13c>
   82b82:	461c      	mov	r4, r3
   82b84:	f854 cf08 	ldr.w	ip, [r4, #8]!
   82b88:	68d9      	ldr	r1, [r3, #12]
   82b8a:	f045 0901 	orr.w	r9, r5, #1
   82b8e:	f042 0801 	orr.w	r8, r2, #1
   82b92:	441d      	add	r5, r3
   82b94:	f8c3 9004 	str.w	r9, [r3, #4]
   82b98:	4630      	mov	r0, r6
   82b9a:	f8cc 100c 	str.w	r1, [ip, #12]
   82b9e:	f8c1 c008 	str.w	ip, [r1, #8]
   82ba2:	617d      	str	r5, [r7, #20]
   82ba4:	613d      	str	r5, [r7, #16]
   82ba6:	f8c5 e00c 	str.w	lr, [r5, #12]
   82baa:	f8c5 e008 	str.w	lr, [r5, #8]
   82bae:	f8c5 8004 	str.w	r8, [r5, #4]
   82bb2:	50aa      	str	r2, [r5, r2]
   82bb4:	f000 fafe 	bl	831b4 <__malloc_unlock>
   82bb8:	e764      	b.n	82a84 <_malloc_r+0x58>
   82bba:	217e      	movs	r1, #126	; 0x7e
   82bbc:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   82bc0:	e77c      	b.n	82abc <_malloc_r+0x90>
   82bc2:	4422      	add	r2, r4
   82bc4:	6850      	ldr	r0, [r2, #4]
   82bc6:	68e3      	ldr	r3, [r4, #12]
   82bc8:	68a1      	ldr	r1, [r4, #8]
   82bca:	f040 0501 	orr.w	r5, r0, #1
   82bce:	60cb      	str	r3, [r1, #12]
   82bd0:	4630      	mov	r0, r6
   82bd2:	6099      	str	r1, [r3, #8]
   82bd4:	6055      	str	r5, [r2, #4]
   82bd6:	f000 faed 	bl	831b4 <__malloc_unlock>
   82bda:	3408      	adds	r4, #8
   82bdc:	4620      	mov	r0, r4
   82bde:	b003      	add	sp, #12
   82be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82be4:	4421      	add	r1, r4
   82be6:	684b      	ldr	r3, [r1, #4]
   82be8:	4630      	mov	r0, r6
   82bea:	f043 0301 	orr.w	r3, r3, #1
   82bee:	604b      	str	r3, [r1, #4]
   82bf0:	f000 fae0 	bl	831b4 <__malloc_unlock>
   82bf4:	3408      	adds	r4, #8
   82bf6:	4620      	mov	r0, r4
   82bf8:	b003      	add	sp, #12
   82bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82bfe:	68bc      	ldr	r4, [r7, #8]
   82c00:	6863      	ldr	r3, [r4, #4]
   82c02:	f023 0903 	bic.w	r9, r3, #3
   82c06:	45a9      	cmp	r9, r5
   82c08:	d304      	bcc.n	82c14 <_malloc_r+0x1e8>
   82c0a:	ebc5 0309 	rsb	r3, r5, r9
   82c0e:	2b0f      	cmp	r3, #15
   82c10:	f300 8091 	bgt.w	82d36 <_malloc_r+0x30a>
   82c14:	4b51      	ldr	r3, [pc, #324]	; (82d5c <_malloc_r+0x330>)
   82c16:	4a52      	ldr	r2, [pc, #328]	; (82d60 <_malloc_r+0x334>)
   82c18:	6819      	ldr	r1, [r3, #0]
   82c1a:	6813      	ldr	r3, [r2, #0]
   82c1c:	eb05 0a01 	add.w	sl, r5, r1
   82c20:	3301      	adds	r3, #1
   82c22:	eb04 0b09 	add.w	fp, r4, r9
   82c26:	f000 8161 	beq.w	82eec <_malloc_r+0x4c0>
   82c2a:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   82c2e:	f10a 0a0f 	add.w	sl, sl, #15
   82c32:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   82c36:	f02a 0a0f 	bic.w	sl, sl, #15
   82c3a:	4630      	mov	r0, r6
   82c3c:	4651      	mov	r1, sl
   82c3e:	9201      	str	r2, [sp, #4]
   82c40:	f000 fc9a 	bl	83578 <_sbrk_r>
   82c44:	f1b0 3fff 	cmp.w	r0, #4294967295
   82c48:	4680      	mov	r8, r0
   82c4a:	9a01      	ldr	r2, [sp, #4]
   82c4c:	f000 8101 	beq.w	82e52 <_malloc_r+0x426>
   82c50:	4583      	cmp	fp, r0
   82c52:	f200 80fb 	bhi.w	82e4c <_malloc_r+0x420>
   82c56:	f8df c114 	ldr.w	ip, [pc, #276]	; 82d6c <_malloc_r+0x340>
   82c5a:	45c3      	cmp	fp, r8
   82c5c:	f8dc 3000 	ldr.w	r3, [ip]
   82c60:	4453      	add	r3, sl
   82c62:	f8cc 3000 	str.w	r3, [ip]
   82c66:	f000 814a 	beq.w	82efe <_malloc_r+0x4d2>
   82c6a:	6812      	ldr	r2, [r2, #0]
   82c6c:	493c      	ldr	r1, [pc, #240]	; (82d60 <_malloc_r+0x334>)
   82c6e:	3201      	adds	r2, #1
   82c70:	bf1b      	ittet	ne
   82c72:	ebcb 0b08 	rsbne	fp, fp, r8
   82c76:	445b      	addne	r3, fp
   82c78:	f8c1 8000 	streq.w	r8, [r1]
   82c7c:	f8cc 3000 	strne.w	r3, [ip]
   82c80:	f018 0307 	ands.w	r3, r8, #7
   82c84:	f000 8114 	beq.w	82eb0 <_malloc_r+0x484>
   82c88:	f1c3 0208 	rsb	r2, r3, #8
   82c8c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   82c90:	4490      	add	r8, r2
   82c92:	3308      	adds	r3, #8
   82c94:	44c2      	add	sl, r8
   82c96:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   82c9a:	ebca 0a03 	rsb	sl, sl, r3
   82c9e:	4651      	mov	r1, sl
   82ca0:	4630      	mov	r0, r6
   82ca2:	f8cd c004 	str.w	ip, [sp, #4]
   82ca6:	f000 fc67 	bl	83578 <_sbrk_r>
   82caa:	1c43      	adds	r3, r0, #1
   82cac:	f8dd c004 	ldr.w	ip, [sp, #4]
   82cb0:	f000 8135 	beq.w	82f1e <_malloc_r+0x4f2>
   82cb4:	ebc8 0200 	rsb	r2, r8, r0
   82cb8:	4452      	add	r2, sl
   82cba:	f042 0201 	orr.w	r2, r2, #1
   82cbe:	f8dc 3000 	ldr.w	r3, [ip]
   82cc2:	42bc      	cmp	r4, r7
   82cc4:	4453      	add	r3, sl
   82cc6:	f8c7 8008 	str.w	r8, [r7, #8]
   82cca:	f8cc 3000 	str.w	r3, [ip]
   82cce:	f8c8 2004 	str.w	r2, [r8, #4]
   82cd2:	f8df a098 	ldr.w	sl, [pc, #152]	; 82d6c <_malloc_r+0x340>
   82cd6:	d015      	beq.n	82d04 <_malloc_r+0x2d8>
   82cd8:	f1b9 0f0f 	cmp.w	r9, #15
   82cdc:	f240 80eb 	bls.w	82eb6 <_malloc_r+0x48a>
   82ce0:	6861      	ldr	r1, [r4, #4]
   82ce2:	f1a9 020c 	sub.w	r2, r9, #12
   82ce6:	f022 0207 	bic.w	r2, r2, #7
   82cea:	f001 0101 	and.w	r1, r1, #1
   82cee:	ea42 0e01 	orr.w	lr, r2, r1
   82cf2:	2005      	movs	r0, #5
   82cf4:	18a1      	adds	r1, r4, r2
   82cf6:	2a0f      	cmp	r2, #15
   82cf8:	f8c4 e004 	str.w	lr, [r4, #4]
   82cfc:	6048      	str	r0, [r1, #4]
   82cfe:	6088      	str	r0, [r1, #8]
   82d00:	f200 8111 	bhi.w	82f26 <_malloc_r+0x4fa>
   82d04:	4a17      	ldr	r2, [pc, #92]	; (82d64 <_malloc_r+0x338>)
   82d06:	68bc      	ldr	r4, [r7, #8]
   82d08:	6811      	ldr	r1, [r2, #0]
   82d0a:	428b      	cmp	r3, r1
   82d0c:	bf88      	it	hi
   82d0e:	6013      	strhi	r3, [r2, #0]
   82d10:	4a15      	ldr	r2, [pc, #84]	; (82d68 <_malloc_r+0x33c>)
   82d12:	6811      	ldr	r1, [r2, #0]
   82d14:	428b      	cmp	r3, r1
   82d16:	bf88      	it	hi
   82d18:	6013      	strhi	r3, [r2, #0]
   82d1a:	6862      	ldr	r2, [r4, #4]
   82d1c:	f022 0203 	bic.w	r2, r2, #3
   82d20:	4295      	cmp	r5, r2
   82d22:	ebc5 0302 	rsb	r3, r5, r2
   82d26:	d801      	bhi.n	82d2c <_malloc_r+0x300>
   82d28:	2b0f      	cmp	r3, #15
   82d2a:	dc04      	bgt.n	82d36 <_malloc_r+0x30a>
   82d2c:	4630      	mov	r0, r6
   82d2e:	f000 fa41 	bl	831b4 <__malloc_unlock>
   82d32:	2400      	movs	r4, #0
   82d34:	e6a6      	b.n	82a84 <_malloc_r+0x58>
   82d36:	f045 0201 	orr.w	r2, r5, #1
   82d3a:	f043 0301 	orr.w	r3, r3, #1
   82d3e:	4425      	add	r5, r4
   82d40:	6062      	str	r2, [r4, #4]
   82d42:	4630      	mov	r0, r6
   82d44:	60bd      	str	r5, [r7, #8]
   82d46:	606b      	str	r3, [r5, #4]
   82d48:	f000 fa34 	bl	831b4 <__malloc_unlock>
   82d4c:	3408      	adds	r4, #8
   82d4e:	4620      	mov	r0, r4
   82d50:	b003      	add	sp, #12
   82d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d56:	bf00      	nop
   82d58:	20070590 	.word	0x20070590
   82d5c:	20070ae4 	.word	0x20070ae4
   82d60:	2007099c 	.word	0x2007099c
   82d64:	20070ae0 	.word	0x20070ae0
   82d68:	20070adc 	.word	0x20070adc
   82d6c:	20070ae8 	.word	0x20070ae8
   82d70:	f1bc 0f14 	cmp.w	ip, #20
   82d74:	d961      	bls.n	82e3a <_malloc_r+0x40e>
   82d76:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   82d7a:	f200 808f 	bhi.w	82e9c <_malloc_r+0x470>
   82d7e:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   82d82:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   82d86:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82d8a:	e697      	b.n	82abc <_malloc_r+0x90>
   82d8c:	0a4b      	lsrs	r3, r1, #9
   82d8e:	2b04      	cmp	r3, #4
   82d90:	d958      	bls.n	82e44 <_malloc_r+0x418>
   82d92:	2b14      	cmp	r3, #20
   82d94:	f200 80ad 	bhi.w	82ef2 <_malloc_r+0x4c6>
   82d98:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   82d9c:	0050      	lsls	r0, r2, #1
   82d9e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   82da2:	6883      	ldr	r3, [r0, #8]
   82da4:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 82f60 <_malloc_r+0x534>
   82da8:	4283      	cmp	r3, r0
   82daa:	f000 808a 	beq.w	82ec2 <_malloc_r+0x496>
   82dae:	685a      	ldr	r2, [r3, #4]
   82db0:	f022 0203 	bic.w	r2, r2, #3
   82db4:	4291      	cmp	r1, r2
   82db6:	d202      	bcs.n	82dbe <_malloc_r+0x392>
   82db8:	689b      	ldr	r3, [r3, #8]
   82dba:	4298      	cmp	r0, r3
   82dbc:	d1f7      	bne.n	82dae <_malloc_r+0x382>
   82dbe:	68d9      	ldr	r1, [r3, #12]
   82dc0:	687a      	ldr	r2, [r7, #4]
   82dc2:	60e1      	str	r1, [r4, #12]
   82dc4:	60a3      	str	r3, [r4, #8]
   82dc6:	608c      	str	r4, [r1, #8]
   82dc8:	60dc      	str	r4, [r3, #12]
   82dca:	e6b6      	b.n	82b3a <_malloc_r+0x10e>
   82dcc:	f045 0701 	orr.w	r7, r5, #1
   82dd0:	f042 0101 	orr.w	r1, r2, #1
   82dd4:	4425      	add	r5, r4
   82dd6:	6067      	str	r7, [r4, #4]
   82dd8:	4630      	mov	r0, r6
   82dda:	615d      	str	r5, [r3, #20]
   82ddc:	611d      	str	r5, [r3, #16]
   82dde:	f8c5 e00c 	str.w	lr, [r5, #12]
   82de2:	f8c5 e008 	str.w	lr, [r5, #8]
   82de6:	6069      	str	r1, [r5, #4]
   82de8:	50aa      	str	r2, [r5, r2]
   82dea:	3408      	adds	r4, #8
   82dec:	f000 f9e2 	bl	831b4 <__malloc_unlock>
   82df0:	e648      	b.n	82a84 <_malloc_r+0x58>
   82df2:	685a      	ldr	r2, [r3, #4]
   82df4:	e6a1      	b.n	82b3a <_malloc_r+0x10e>
   82df6:	f109 0901 	add.w	r9, r9, #1
   82dfa:	f019 0f03 	tst.w	r9, #3
   82dfe:	f104 0408 	add.w	r4, r4, #8
   82e02:	f47f aead 	bne.w	82b60 <_malloc_r+0x134>
   82e06:	e02d      	b.n	82e64 <_malloc_r+0x438>
   82e08:	f104 0308 	add.w	r3, r4, #8
   82e0c:	6964      	ldr	r4, [r4, #20]
   82e0e:	42a3      	cmp	r3, r4
   82e10:	bf08      	it	eq
   82e12:	f10c 0c02 	addeq.w	ip, ip, #2
   82e16:	f43f ae67 	beq.w	82ae8 <_malloc_r+0xbc>
   82e1a:	e623      	b.n	82a64 <_malloc_r+0x38>
   82e1c:	4419      	add	r1, r3
   82e1e:	6848      	ldr	r0, [r1, #4]
   82e20:	461c      	mov	r4, r3
   82e22:	f854 2f08 	ldr.w	r2, [r4, #8]!
   82e26:	68db      	ldr	r3, [r3, #12]
   82e28:	f040 0501 	orr.w	r5, r0, #1
   82e2c:	604d      	str	r5, [r1, #4]
   82e2e:	4630      	mov	r0, r6
   82e30:	60d3      	str	r3, [r2, #12]
   82e32:	609a      	str	r2, [r3, #8]
   82e34:	f000 f9be 	bl	831b4 <__malloc_unlock>
   82e38:	e624      	b.n	82a84 <_malloc_r+0x58>
   82e3a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   82e3e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82e42:	e63b      	b.n	82abc <_malloc_r+0x90>
   82e44:	098a      	lsrs	r2, r1, #6
   82e46:	3238      	adds	r2, #56	; 0x38
   82e48:	0050      	lsls	r0, r2, #1
   82e4a:	e7a8      	b.n	82d9e <_malloc_r+0x372>
   82e4c:	42bc      	cmp	r4, r7
   82e4e:	f43f af02 	beq.w	82c56 <_malloc_r+0x22a>
   82e52:	68bc      	ldr	r4, [r7, #8]
   82e54:	6862      	ldr	r2, [r4, #4]
   82e56:	f022 0203 	bic.w	r2, r2, #3
   82e5a:	e761      	b.n	82d20 <_malloc_r+0x2f4>
   82e5c:	f8d8 8000 	ldr.w	r8, [r8]
   82e60:	4598      	cmp	r8, r3
   82e62:	d17a      	bne.n	82f5a <_malloc_r+0x52e>
   82e64:	f01c 0f03 	tst.w	ip, #3
   82e68:	f1a8 0308 	sub.w	r3, r8, #8
   82e6c:	f10c 3cff 	add.w	ip, ip, #4294967295
   82e70:	d1f4      	bne.n	82e5c <_malloc_r+0x430>
   82e72:	687b      	ldr	r3, [r7, #4]
   82e74:	ea23 0300 	bic.w	r3, r3, r0
   82e78:	607b      	str	r3, [r7, #4]
   82e7a:	0040      	lsls	r0, r0, #1
   82e7c:	4298      	cmp	r0, r3
   82e7e:	f63f aebe 	bhi.w	82bfe <_malloc_r+0x1d2>
   82e82:	2800      	cmp	r0, #0
   82e84:	f43f aebb 	beq.w	82bfe <_malloc_r+0x1d2>
   82e88:	4203      	tst	r3, r0
   82e8a:	46cc      	mov	ip, r9
   82e8c:	f47f ae64 	bne.w	82b58 <_malloc_r+0x12c>
   82e90:	0040      	lsls	r0, r0, #1
   82e92:	4203      	tst	r3, r0
   82e94:	f10c 0c04 	add.w	ip, ip, #4
   82e98:	d0fa      	beq.n	82e90 <_malloc_r+0x464>
   82e9a:	e65d      	b.n	82b58 <_malloc_r+0x12c>
   82e9c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   82ea0:	d819      	bhi.n	82ed6 <_malloc_r+0x4aa>
   82ea2:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   82ea6:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   82eaa:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82eae:	e605      	b.n	82abc <_malloc_r+0x90>
   82eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   82eb4:	e6ee      	b.n	82c94 <_malloc_r+0x268>
   82eb6:	2301      	movs	r3, #1
   82eb8:	f8c8 3004 	str.w	r3, [r8, #4]
   82ebc:	4644      	mov	r4, r8
   82ebe:	2200      	movs	r2, #0
   82ec0:	e72e      	b.n	82d20 <_malloc_r+0x2f4>
   82ec2:	1092      	asrs	r2, r2, #2
   82ec4:	2001      	movs	r0, #1
   82ec6:	4090      	lsls	r0, r2
   82ec8:	f8d8 2004 	ldr.w	r2, [r8, #4]
   82ecc:	4619      	mov	r1, r3
   82ece:	4302      	orrs	r2, r0
   82ed0:	f8c8 2004 	str.w	r2, [r8, #4]
   82ed4:	e775      	b.n	82dc2 <_malloc_r+0x396>
   82ed6:	f240 5354 	movw	r3, #1364	; 0x554
   82eda:	459c      	cmp	ip, r3
   82edc:	d81b      	bhi.n	82f16 <_malloc_r+0x4ea>
   82ede:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   82ee2:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   82ee6:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82eea:	e5e7      	b.n	82abc <_malloc_r+0x90>
   82eec:	f10a 0a10 	add.w	sl, sl, #16
   82ef0:	e6a3      	b.n	82c3a <_malloc_r+0x20e>
   82ef2:	2b54      	cmp	r3, #84	; 0x54
   82ef4:	d81f      	bhi.n	82f36 <_malloc_r+0x50a>
   82ef6:	0b0a      	lsrs	r2, r1, #12
   82ef8:	326e      	adds	r2, #110	; 0x6e
   82efa:	0050      	lsls	r0, r2, #1
   82efc:	e74f      	b.n	82d9e <_malloc_r+0x372>
   82efe:	f3cb 010b 	ubfx	r1, fp, #0, #12
   82f02:	2900      	cmp	r1, #0
   82f04:	f47f aeb1 	bne.w	82c6a <_malloc_r+0x23e>
   82f08:	eb0a 0109 	add.w	r1, sl, r9
   82f0c:	68ba      	ldr	r2, [r7, #8]
   82f0e:	f041 0101 	orr.w	r1, r1, #1
   82f12:	6051      	str	r1, [r2, #4]
   82f14:	e6f6      	b.n	82d04 <_malloc_r+0x2d8>
   82f16:	21fc      	movs	r1, #252	; 0xfc
   82f18:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   82f1c:	e5ce      	b.n	82abc <_malloc_r+0x90>
   82f1e:	2201      	movs	r2, #1
   82f20:	f04f 0a00 	mov.w	sl, #0
   82f24:	e6cb      	b.n	82cbe <_malloc_r+0x292>
   82f26:	f104 0108 	add.w	r1, r4, #8
   82f2a:	4630      	mov	r0, r6
   82f2c:	f7ff fa80 	bl	82430 <_free_r>
   82f30:	f8da 3000 	ldr.w	r3, [sl]
   82f34:	e6e6      	b.n	82d04 <_malloc_r+0x2d8>
   82f36:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   82f3a:	d803      	bhi.n	82f44 <_malloc_r+0x518>
   82f3c:	0bca      	lsrs	r2, r1, #15
   82f3e:	3277      	adds	r2, #119	; 0x77
   82f40:	0050      	lsls	r0, r2, #1
   82f42:	e72c      	b.n	82d9e <_malloc_r+0x372>
   82f44:	f240 5254 	movw	r2, #1364	; 0x554
   82f48:	4293      	cmp	r3, r2
   82f4a:	d803      	bhi.n	82f54 <_malloc_r+0x528>
   82f4c:	0c8a      	lsrs	r2, r1, #18
   82f4e:	327c      	adds	r2, #124	; 0x7c
   82f50:	0050      	lsls	r0, r2, #1
   82f52:	e724      	b.n	82d9e <_malloc_r+0x372>
   82f54:	20fc      	movs	r0, #252	; 0xfc
   82f56:	227e      	movs	r2, #126	; 0x7e
   82f58:	e721      	b.n	82d9e <_malloc_r+0x372>
   82f5a:	687b      	ldr	r3, [r7, #4]
   82f5c:	e78d      	b.n	82e7a <_malloc_r+0x44e>
   82f5e:	bf00      	nop
   82f60:	20070590 	.word	0x20070590

00082f64 <memchr>:
   82f64:	0783      	lsls	r3, r0, #30
   82f66:	b470      	push	{r4, r5, r6}
   82f68:	b2c9      	uxtb	r1, r1
   82f6a:	d040      	beq.n	82fee <memchr+0x8a>
   82f6c:	1e54      	subs	r4, r2, #1
   82f6e:	b32a      	cbz	r2, 82fbc <memchr+0x58>
   82f70:	7803      	ldrb	r3, [r0, #0]
   82f72:	428b      	cmp	r3, r1
   82f74:	d023      	beq.n	82fbe <memchr+0x5a>
   82f76:	1c43      	adds	r3, r0, #1
   82f78:	e004      	b.n	82f84 <memchr+0x20>
   82f7a:	b1fc      	cbz	r4, 82fbc <memchr+0x58>
   82f7c:	7805      	ldrb	r5, [r0, #0]
   82f7e:	4614      	mov	r4, r2
   82f80:	428d      	cmp	r5, r1
   82f82:	d01c      	beq.n	82fbe <memchr+0x5a>
   82f84:	f013 0f03 	tst.w	r3, #3
   82f88:	4618      	mov	r0, r3
   82f8a:	f104 32ff 	add.w	r2, r4, #4294967295
   82f8e:	f103 0301 	add.w	r3, r3, #1
   82f92:	d1f2      	bne.n	82f7a <memchr+0x16>
   82f94:	2c03      	cmp	r4, #3
   82f96:	d814      	bhi.n	82fc2 <memchr+0x5e>
   82f98:	1e65      	subs	r5, r4, #1
   82f9a:	b354      	cbz	r4, 82ff2 <memchr+0x8e>
   82f9c:	7803      	ldrb	r3, [r0, #0]
   82f9e:	428b      	cmp	r3, r1
   82fa0:	d00d      	beq.n	82fbe <memchr+0x5a>
   82fa2:	1c42      	adds	r2, r0, #1
   82fa4:	2300      	movs	r3, #0
   82fa6:	e002      	b.n	82fae <memchr+0x4a>
   82fa8:	7804      	ldrb	r4, [r0, #0]
   82faa:	428c      	cmp	r4, r1
   82fac:	d007      	beq.n	82fbe <memchr+0x5a>
   82fae:	42ab      	cmp	r3, r5
   82fb0:	4610      	mov	r0, r2
   82fb2:	f103 0301 	add.w	r3, r3, #1
   82fb6:	f102 0201 	add.w	r2, r2, #1
   82fba:	d1f5      	bne.n	82fa8 <memchr+0x44>
   82fbc:	2000      	movs	r0, #0
   82fbe:	bc70      	pop	{r4, r5, r6}
   82fc0:	4770      	bx	lr
   82fc2:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   82fc6:	4603      	mov	r3, r0
   82fc8:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   82fcc:	681a      	ldr	r2, [r3, #0]
   82fce:	4618      	mov	r0, r3
   82fd0:	4072      	eors	r2, r6
   82fd2:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   82fd6:	ea25 0202 	bic.w	r2, r5, r2
   82fda:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   82fde:	f103 0304 	add.w	r3, r3, #4
   82fe2:	d1d9      	bne.n	82f98 <memchr+0x34>
   82fe4:	3c04      	subs	r4, #4
   82fe6:	2c03      	cmp	r4, #3
   82fe8:	4618      	mov	r0, r3
   82fea:	d8ef      	bhi.n	82fcc <memchr+0x68>
   82fec:	e7d4      	b.n	82f98 <memchr+0x34>
   82fee:	4614      	mov	r4, r2
   82ff0:	e7d0      	b.n	82f94 <memchr+0x30>
   82ff2:	4620      	mov	r0, r4
   82ff4:	e7e3      	b.n	82fbe <memchr+0x5a>
   82ff6:	bf00      	nop

00082ff8 <memcpy>:
   82ff8:	4684      	mov	ip, r0
   82ffa:	ea41 0300 	orr.w	r3, r1, r0
   82ffe:	f013 0303 	ands.w	r3, r3, #3
   83002:	d149      	bne.n	83098 <memcpy+0xa0>
   83004:	3a40      	subs	r2, #64	; 0x40
   83006:	d323      	bcc.n	83050 <memcpy+0x58>
   83008:	680b      	ldr	r3, [r1, #0]
   8300a:	6003      	str	r3, [r0, #0]
   8300c:	684b      	ldr	r3, [r1, #4]
   8300e:	6043      	str	r3, [r0, #4]
   83010:	688b      	ldr	r3, [r1, #8]
   83012:	6083      	str	r3, [r0, #8]
   83014:	68cb      	ldr	r3, [r1, #12]
   83016:	60c3      	str	r3, [r0, #12]
   83018:	690b      	ldr	r3, [r1, #16]
   8301a:	6103      	str	r3, [r0, #16]
   8301c:	694b      	ldr	r3, [r1, #20]
   8301e:	6143      	str	r3, [r0, #20]
   83020:	698b      	ldr	r3, [r1, #24]
   83022:	6183      	str	r3, [r0, #24]
   83024:	69cb      	ldr	r3, [r1, #28]
   83026:	61c3      	str	r3, [r0, #28]
   83028:	6a0b      	ldr	r3, [r1, #32]
   8302a:	6203      	str	r3, [r0, #32]
   8302c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   8302e:	6243      	str	r3, [r0, #36]	; 0x24
   83030:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83032:	6283      	str	r3, [r0, #40]	; 0x28
   83034:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83036:	62c3      	str	r3, [r0, #44]	; 0x2c
   83038:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8303a:	6303      	str	r3, [r0, #48]	; 0x30
   8303c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   8303e:	6343      	str	r3, [r0, #52]	; 0x34
   83040:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83042:	6383      	str	r3, [r0, #56]	; 0x38
   83044:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83046:	63c3      	str	r3, [r0, #60]	; 0x3c
   83048:	3040      	adds	r0, #64	; 0x40
   8304a:	3140      	adds	r1, #64	; 0x40
   8304c:	3a40      	subs	r2, #64	; 0x40
   8304e:	d2db      	bcs.n	83008 <memcpy+0x10>
   83050:	3230      	adds	r2, #48	; 0x30
   83052:	d30b      	bcc.n	8306c <memcpy+0x74>
   83054:	680b      	ldr	r3, [r1, #0]
   83056:	6003      	str	r3, [r0, #0]
   83058:	684b      	ldr	r3, [r1, #4]
   8305a:	6043      	str	r3, [r0, #4]
   8305c:	688b      	ldr	r3, [r1, #8]
   8305e:	6083      	str	r3, [r0, #8]
   83060:	68cb      	ldr	r3, [r1, #12]
   83062:	60c3      	str	r3, [r0, #12]
   83064:	3010      	adds	r0, #16
   83066:	3110      	adds	r1, #16
   83068:	3a10      	subs	r2, #16
   8306a:	d2f3      	bcs.n	83054 <memcpy+0x5c>
   8306c:	320c      	adds	r2, #12
   8306e:	d305      	bcc.n	8307c <memcpy+0x84>
   83070:	f851 3b04 	ldr.w	r3, [r1], #4
   83074:	f840 3b04 	str.w	r3, [r0], #4
   83078:	3a04      	subs	r2, #4
   8307a:	d2f9      	bcs.n	83070 <memcpy+0x78>
   8307c:	3204      	adds	r2, #4
   8307e:	d008      	beq.n	83092 <memcpy+0x9a>
   83080:	07d2      	lsls	r2, r2, #31
   83082:	bf1c      	itt	ne
   83084:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83088:	f800 3b01 	strbne.w	r3, [r0], #1
   8308c:	d301      	bcc.n	83092 <memcpy+0x9a>
   8308e:	880b      	ldrh	r3, [r1, #0]
   83090:	8003      	strh	r3, [r0, #0]
   83092:	4660      	mov	r0, ip
   83094:	4770      	bx	lr
   83096:	bf00      	nop
   83098:	2a08      	cmp	r2, #8
   8309a:	d313      	bcc.n	830c4 <memcpy+0xcc>
   8309c:	078b      	lsls	r3, r1, #30
   8309e:	d0b1      	beq.n	83004 <memcpy+0xc>
   830a0:	f010 0303 	ands.w	r3, r0, #3
   830a4:	d0ae      	beq.n	83004 <memcpy+0xc>
   830a6:	f1c3 0304 	rsb	r3, r3, #4
   830aa:	1ad2      	subs	r2, r2, r3
   830ac:	07db      	lsls	r3, r3, #31
   830ae:	bf1c      	itt	ne
   830b0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   830b4:	f800 3b01 	strbne.w	r3, [r0], #1
   830b8:	d3a4      	bcc.n	83004 <memcpy+0xc>
   830ba:	f831 3b02 	ldrh.w	r3, [r1], #2
   830be:	f820 3b02 	strh.w	r3, [r0], #2
   830c2:	e79f      	b.n	83004 <memcpy+0xc>
   830c4:	3a04      	subs	r2, #4
   830c6:	d3d9      	bcc.n	8307c <memcpy+0x84>
   830c8:	3a01      	subs	r2, #1
   830ca:	f811 3b01 	ldrb.w	r3, [r1], #1
   830ce:	f800 3b01 	strb.w	r3, [r0], #1
   830d2:	d2f9      	bcs.n	830c8 <memcpy+0xd0>
   830d4:	780b      	ldrb	r3, [r1, #0]
   830d6:	7003      	strb	r3, [r0, #0]
   830d8:	784b      	ldrb	r3, [r1, #1]
   830da:	7043      	strb	r3, [r0, #1]
   830dc:	788b      	ldrb	r3, [r1, #2]
   830de:	7083      	strb	r3, [r0, #2]
   830e0:	4660      	mov	r0, ip
   830e2:	4770      	bx	lr

000830e4 <memmove>:
   830e4:	4288      	cmp	r0, r1
   830e6:	b4f0      	push	{r4, r5, r6, r7}
   830e8:	d910      	bls.n	8310c <memmove+0x28>
   830ea:	188c      	adds	r4, r1, r2
   830ec:	42a0      	cmp	r0, r4
   830ee:	d20d      	bcs.n	8310c <memmove+0x28>
   830f0:	1885      	adds	r5, r0, r2
   830f2:	1e53      	subs	r3, r2, #1
   830f4:	b142      	cbz	r2, 83108 <memmove+0x24>
   830f6:	4621      	mov	r1, r4
   830f8:	462a      	mov	r2, r5
   830fa:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   830fe:	3b01      	subs	r3, #1
   83100:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83104:	1c5c      	adds	r4, r3, #1
   83106:	d1f8      	bne.n	830fa <memmove+0x16>
   83108:	bcf0      	pop	{r4, r5, r6, r7}
   8310a:	4770      	bx	lr
   8310c:	2a0f      	cmp	r2, #15
   8310e:	d944      	bls.n	8319a <memmove+0xb6>
   83110:	ea40 0301 	orr.w	r3, r0, r1
   83114:	079b      	lsls	r3, r3, #30
   83116:	d144      	bne.n	831a2 <memmove+0xbe>
   83118:	f1a2 0710 	sub.w	r7, r2, #16
   8311c:	093f      	lsrs	r7, r7, #4
   8311e:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   83122:	3610      	adds	r6, #16
   83124:	460c      	mov	r4, r1
   83126:	4603      	mov	r3, r0
   83128:	6825      	ldr	r5, [r4, #0]
   8312a:	3310      	adds	r3, #16
   8312c:	f843 5c10 	str.w	r5, [r3, #-16]
   83130:	6865      	ldr	r5, [r4, #4]
   83132:	3410      	adds	r4, #16
   83134:	f843 5c0c 	str.w	r5, [r3, #-12]
   83138:	f854 5c08 	ldr.w	r5, [r4, #-8]
   8313c:	f843 5c08 	str.w	r5, [r3, #-8]
   83140:	f854 5c04 	ldr.w	r5, [r4, #-4]
   83144:	f843 5c04 	str.w	r5, [r3, #-4]
   83148:	42b3      	cmp	r3, r6
   8314a:	d1ed      	bne.n	83128 <memmove+0x44>
   8314c:	1c7b      	adds	r3, r7, #1
   8314e:	f002 0c0f 	and.w	ip, r2, #15
   83152:	011b      	lsls	r3, r3, #4
   83154:	f1bc 0f03 	cmp.w	ip, #3
   83158:	4419      	add	r1, r3
   8315a:	4403      	add	r3, r0
   8315c:	d923      	bls.n	831a6 <memmove+0xc2>
   8315e:	460e      	mov	r6, r1
   83160:	461d      	mov	r5, r3
   83162:	4664      	mov	r4, ip
   83164:	f856 7b04 	ldr.w	r7, [r6], #4
   83168:	3c04      	subs	r4, #4
   8316a:	2c03      	cmp	r4, #3
   8316c:	f845 7b04 	str.w	r7, [r5], #4
   83170:	d8f8      	bhi.n	83164 <memmove+0x80>
   83172:	f1ac 0404 	sub.w	r4, ip, #4
   83176:	f024 0403 	bic.w	r4, r4, #3
   8317a:	3404      	adds	r4, #4
   8317c:	f002 0203 	and.w	r2, r2, #3
   83180:	4423      	add	r3, r4
   83182:	4421      	add	r1, r4
   83184:	2a00      	cmp	r2, #0
   83186:	d0bf      	beq.n	83108 <memmove+0x24>
   83188:	441a      	add	r2, r3
   8318a:	f811 4b01 	ldrb.w	r4, [r1], #1
   8318e:	f803 4b01 	strb.w	r4, [r3], #1
   83192:	4293      	cmp	r3, r2
   83194:	d1f9      	bne.n	8318a <memmove+0xa6>
   83196:	bcf0      	pop	{r4, r5, r6, r7}
   83198:	4770      	bx	lr
   8319a:	4603      	mov	r3, r0
   8319c:	2a00      	cmp	r2, #0
   8319e:	d1f3      	bne.n	83188 <memmove+0xa4>
   831a0:	e7b2      	b.n	83108 <memmove+0x24>
   831a2:	4603      	mov	r3, r0
   831a4:	e7f0      	b.n	83188 <memmove+0xa4>
   831a6:	4662      	mov	r2, ip
   831a8:	2a00      	cmp	r2, #0
   831aa:	d1ed      	bne.n	83188 <memmove+0xa4>
   831ac:	e7ac      	b.n	83108 <memmove+0x24>
   831ae:	bf00      	nop

000831b0 <__malloc_lock>:
   831b0:	4770      	bx	lr
   831b2:	bf00      	nop

000831b4 <__malloc_unlock>:
   831b4:	4770      	bx	lr
   831b6:	bf00      	nop

000831b8 <_realloc_r>:
   831b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   831bc:	460c      	mov	r4, r1
   831be:	b083      	sub	sp, #12
   831c0:	4690      	mov	r8, r2
   831c2:	4681      	mov	r9, r0
   831c4:	2900      	cmp	r1, #0
   831c6:	f000 80ba 	beq.w	8333e <_realloc_r+0x186>
   831ca:	f7ff fff1 	bl	831b0 <__malloc_lock>
   831ce:	f108 060b 	add.w	r6, r8, #11
   831d2:	f854 3c04 	ldr.w	r3, [r4, #-4]
   831d6:	2e16      	cmp	r6, #22
   831d8:	f023 0503 	bic.w	r5, r3, #3
   831dc:	f1a4 0708 	sub.w	r7, r4, #8
   831e0:	d84b      	bhi.n	8327a <_realloc_r+0xc2>
   831e2:	2110      	movs	r1, #16
   831e4:	460e      	mov	r6, r1
   831e6:	45b0      	cmp	r8, r6
   831e8:	d84c      	bhi.n	83284 <_realloc_r+0xcc>
   831ea:	428d      	cmp	r5, r1
   831ec:	da51      	bge.n	83292 <_realloc_r+0xda>
   831ee:	f8df b384 	ldr.w	fp, [pc, #900]	; 83574 <_realloc_r+0x3bc>
   831f2:	1978      	adds	r0, r7, r5
   831f4:	f8db e008 	ldr.w	lr, [fp, #8]
   831f8:	4586      	cmp	lr, r0
   831fa:	f000 80a6 	beq.w	8334a <_realloc_r+0x192>
   831fe:	6842      	ldr	r2, [r0, #4]
   83200:	f022 0c01 	bic.w	ip, r2, #1
   83204:	4484      	add	ip, r0
   83206:	f8dc c004 	ldr.w	ip, [ip, #4]
   8320a:	f01c 0f01 	tst.w	ip, #1
   8320e:	d054      	beq.n	832ba <_realloc_r+0x102>
   83210:	2200      	movs	r2, #0
   83212:	4610      	mov	r0, r2
   83214:	07db      	lsls	r3, r3, #31
   83216:	d46f      	bmi.n	832f8 <_realloc_r+0x140>
   83218:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8321c:	ebc3 0a07 	rsb	sl, r3, r7
   83220:	f8da 3004 	ldr.w	r3, [sl, #4]
   83224:	f023 0303 	bic.w	r3, r3, #3
   83228:	442b      	add	r3, r5
   8322a:	2800      	cmp	r0, #0
   8322c:	d062      	beq.n	832f4 <_realloc_r+0x13c>
   8322e:	4570      	cmp	r0, lr
   83230:	f000 80e9 	beq.w	83406 <_realloc_r+0x24e>
   83234:	eb02 0e03 	add.w	lr, r2, r3
   83238:	458e      	cmp	lr, r1
   8323a:	db5b      	blt.n	832f4 <_realloc_r+0x13c>
   8323c:	68c3      	ldr	r3, [r0, #12]
   8323e:	6882      	ldr	r2, [r0, #8]
   83240:	46d0      	mov	r8, sl
   83242:	60d3      	str	r3, [r2, #12]
   83244:	609a      	str	r2, [r3, #8]
   83246:	f858 1f08 	ldr.w	r1, [r8, #8]!
   8324a:	f8da 300c 	ldr.w	r3, [sl, #12]
   8324e:	1f2a      	subs	r2, r5, #4
   83250:	2a24      	cmp	r2, #36	; 0x24
   83252:	60cb      	str	r3, [r1, #12]
   83254:	6099      	str	r1, [r3, #8]
   83256:	f200 8123 	bhi.w	834a0 <_realloc_r+0x2e8>
   8325a:	2a13      	cmp	r2, #19
   8325c:	f240 80b0 	bls.w	833c0 <_realloc_r+0x208>
   83260:	6823      	ldr	r3, [r4, #0]
   83262:	2a1b      	cmp	r2, #27
   83264:	f8ca 3008 	str.w	r3, [sl, #8]
   83268:	6863      	ldr	r3, [r4, #4]
   8326a:	f8ca 300c 	str.w	r3, [sl, #12]
   8326e:	f200 812b 	bhi.w	834c8 <_realloc_r+0x310>
   83272:	3408      	adds	r4, #8
   83274:	f10a 0310 	add.w	r3, sl, #16
   83278:	e0a3      	b.n	833c2 <_realloc_r+0x20a>
   8327a:	f026 0607 	bic.w	r6, r6, #7
   8327e:	2e00      	cmp	r6, #0
   83280:	4631      	mov	r1, r6
   83282:	dab0      	bge.n	831e6 <_realloc_r+0x2e>
   83284:	230c      	movs	r3, #12
   83286:	2000      	movs	r0, #0
   83288:	f8c9 3000 	str.w	r3, [r9]
   8328c:	b003      	add	sp, #12
   8328e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83292:	46a0      	mov	r8, r4
   83294:	1baa      	subs	r2, r5, r6
   83296:	2a0f      	cmp	r2, #15
   83298:	f003 0301 	and.w	r3, r3, #1
   8329c:	d81a      	bhi.n	832d4 <_realloc_r+0x11c>
   8329e:	432b      	orrs	r3, r5
   832a0:	607b      	str	r3, [r7, #4]
   832a2:	443d      	add	r5, r7
   832a4:	686b      	ldr	r3, [r5, #4]
   832a6:	f043 0301 	orr.w	r3, r3, #1
   832aa:	606b      	str	r3, [r5, #4]
   832ac:	4648      	mov	r0, r9
   832ae:	f7ff ff81 	bl	831b4 <__malloc_unlock>
   832b2:	4640      	mov	r0, r8
   832b4:	b003      	add	sp, #12
   832b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   832ba:	f022 0203 	bic.w	r2, r2, #3
   832be:	eb02 0c05 	add.w	ip, r2, r5
   832c2:	458c      	cmp	ip, r1
   832c4:	dba6      	blt.n	83214 <_realloc_r+0x5c>
   832c6:	68c2      	ldr	r2, [r0, #12]
   832c8:	6881      	ldr	r1, [r0, #8]
   832ca:	46a0      	mov	r8, r4
   832cc:	60ca      	str	r2, [r1, #12]
   832ce:	4665      	mov	r5, ip
   832d0:	6091      	str	r1, [r2, #8]
   832d2:	e7df      	b.n	83294 <_realloc_r+0xdc>
   832d4:	19b9      	adds	r1, r7, r6
   832d6:	4333      	orrs	r3, r6
   832d8:	f042 0001 	orr.w	r0, r2, #1
   832dc:	607b      	str	r3, [r7, #4]
   832de:	440a      	add	r2, r1
   832e0:	6048      	str	r0, [r1, #4]
   832e2:	6853      	ldr	r3, [r2, #4]
   832e4:	3108      	adds	r1, #8
   832e6:	f043 0301 	orr.w	r3, r3, #1
   832ea:	6053      	str	r3, [r2, #4]
   832ec:	4648      	mov	r0, r9
   832ee:	f7ff f89f 	bl	82430 <_free_r>
   832f2:	e7db      	b.n	832ac <_realloc_r+0xf4>
   832f4:	428b      	cmp	r3, r1
   832f6:	da33      	bge.n	83360 <_realloc_r+0x1a8>
   832f8:	4641      	mov	r1, r8
   832fa:	4648      	mov	r0, r9
   832fc:	f7ff fb96 	bl	82a2c <_malloc_r>
   83300:	4680      	mov	r8, r0
   83302:	2800      	cmp	r0, #0
   83304:	d0d2      	beq.n	832ac <_realloc_r+0xf4>
   83306:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8330a:	f1a0 0108 	sub.w	r1, r0, #8
   8330e:	f023 0201 	bic.w	r2, r3, #1
   83312:	443a      	add	r2, r7
   83314:	4291      	cmp	r1, r2
   83316:	f000 80bc 	beq.w	83492 <_realloc_r+0x2da>
   8331a:	1f2a      	subs	r2, r5, #4
   8331c:	2a24      	cmp	r2, #36	; 0x24
   8331e:	d86e      	bhi.n	833fe <_realloc_r+0x246>
   83320:	2a13      	cmp	r2, #19
   83322:	d842      	bhi.n	833aa <_realloc_r+0x1f2>
   83324:	4603      	mov	r3, r0
   83326:	4622      	mov	r2, r4
   83328:	6811      	ldr	r1, [r2, #0]
   8332a:	6019      	str	r1, [r3, #0]
   8332c:	6851      	ldr	r1, [r2, #4]
   8332e:	6059      	str	r1, [r3, #4]
   83330:	6892      	ldr	r2, [r2, #8]
   83332:	609a      	str	r2, [r3, #8]
   83334:	4621      	mov	r1, r4
   83336:	4648      	mov	r0, r9
   83338:	f7ff f87a 	bl	82430 <_free_r>
   8333c:	e7b6      	b.n	832ac <_realloc_r+0xf4>
   8333e:	4611      	mov	r1, r2
   83340:	b003      	add	sp, #12
   83342:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83346:	f7ff bb71 	b.w	82a2c <_malloc_r>
   8334a:	f8de 2004 	ldr.w	r2, [lr, #4]
   8334e:	f106 0c10 	add.w	ip, r6, #16
   83352:	f022 0203 	bic.w	r2, r2, #3
   83356:	1950      	adds	r0, r2, r5
   83358:	4560      	cmp	r0, ip
   8335a:	da3d      	bge.n	833d8 <_realloc_r+0x220>
   8335c:	4670      	mov	r0, lr
   8335e:	e759      	b.n	83214 <_realloc_r+0x5c>
   83360:	46d0      	mov	r8, sl
   83362:	f858 0f08 	ldr.w	r0, [r8, #8]!
   83366:	f8da 100c 	ldr.w	r1, [sl, #12]
   8336a:	1f2a      	subs	r2, r5, #4
   8336c:	2a24      	cmp	r2, #36	; 0x24
   8336e:	60c1      	str	r1, [r0, #12]
   83370:	6088      	str	r0, [r1, #8]
   83372:	f200 80a0 	bhi.w	834b6 <_realloc_r+0x2fe>
   83376:	2a13      	cmp	r2, #19
   83378:	f240 809b 	bls.w	834b2 <_realloc_r+0x2fa>
   8337c:	6821      	ldr	r1, [r4, #0]
   8337e:	2a1b      	cmp	r2, #27
   83380:	f8ca 1008 	str.w	r1, [sl, #8]
   83384:	6861      	ldr	r1, [r4, #4]
   83386:	f8ca 100c 	str.w	r1, [sl, #12]
   8338a:	f200 80b2 	bhi.w	834f2 <_realloc_r+0x33a>
   8338e:	3408      	adds	r4, #8
   83390:	f10a 0210 	add.w	r2, sl, #16
   83394:	6821      	ldr	r1, [r4, #0]
   83396:	461d      	mov	r5, r3
   83398:	6011      	str	r1, [r2, #0]
   8339a:	6861      	ldr	r1, [r4, #4]
   8339c:	4657      	mov	r7, sl
   8339e:	6051      	str	r1, [r2, #4]
   833a0:	68a3      	ldr	r3, [r4, #8]
   833a2:	6093      	str	r3, [r2, #8]
   833a4:	f8da 3004 	ldr.w	r3, [sl, #4]
   833a8:	e774      	b.n	83294 <_realloc_r+0xdc>
   833aa:	6823      	ldr	r3, [r4, #0]
   833ac:	2a1b      	cmp	r2, #27
   833ae:	6003      	str	r3, [r0, #0]
   833b0:	6863      	ldr	r3, [r4, #4]
   833b2:	6043      	str	r3, [r0, #4]
   833b4:	d862      	bhi.n	8347c <_realloc_r+0x2c4>
   833b6:	f100 0308 	add.w	r3, r0, #8
   833ba:	f104 0208 	add.w	r2, r4, #8
   833be:	e7b3      	b.n	83328 <_realloc_r+0x170>
   833c0:	4643      	mov	r3, r8
   833c2:	6822      	ldr	r2, [r4, #0]
   833c4:	4675      	mov	r5, lr
   833c6:	601a      	str	r2, [r3, #0]
   833c8:	6862      	ldr	r2, [r4, #4]
   833ca:	4657      	mov	r7, sl
   833cc:	605a      	str	r2, [r3, #4]
   833ce:	68a2      	ldr	r2, [r4, #8]
   833d0:	609a      	str	r2, [r3, #8]
   833d2:	f8da 3004 	ldr.w	r3, [sl, #4]
   833d6:	e75d      	b.n	83294 <_realloc_r+0xdc>
   833d8:	1b83      	subs	r3, r0, r6
   833da:	4437      	add	r7, r6
   833dc:	f043 0301 	orr.w	r3, r3, #1
   833e0:	f8cb 7008 	str.w	r7, [fp, #8]
   833e4:	607b      	str	r3, [r7, #4]
   833e6:	f854 3c04 	ldr.w	r3, [r4, #-4]
   833ea:	4648      	mov	r0, r9
   833ec:	f003 0301 	and.w	r3, r3, #1
   833f0:	431e      	orrs	r6, r3
   833f2:	f844 6c04 	str.w	r6, [r4, #-4]
   833f6:	f7ff fedd 	bl	831b4 <__malloc_unlock>
   833fa:	4620      	mov	r0, r4
   833fc:	e75a      	b.n	832b4 <_realloc_r+0xfc>
   833fe:	4621      	mov	r1, r4
   83400:	f7ff fe70 	bl	830e4 <memmove>
   83404:	e796      	b.n	83334 <_realloc_r+0x17c>
   83406:	eb02 0c03 	add.w	ip, r2, r3
   8340a:	f106 0210 	add.w	r2, r6, #16
   8340e:	4594      	cmp	ip, r2
   83410:	f6ff af70 	blt.w	832f4 <_realloc_r+0x13c>
   83414:	4657      	mov	r7, sl
   83416:	f857 1f08 	ldr.w	r1, [r7, #8]!
   8341a:	f8da 300c 	ldr.w	r3, [sl, #12]
   8341e:	1f2a      	subs	r2, r5, #4
   83420:	2a24      	cmp	r2, #36	; 0x24
   83422:	60cb      	str	r3, [r1, #12]
   83424:	6099      	str	r1, [r3, #8]
   83426:	f200 8086 	bhi.w	83536 <_realloc_r+0x37e>
   8342a:	2a13      	cmp	r2, #19
   8342c:	d977      	bls.n	8351e <_realloc_r+0x366>
   8342e:	6823      	ldr	r3, [r4, #0]
   83430:	2a1b      	cmp	r2, #27
   83432:	f8ca 3008 	str.w	r3, [sl, #8]
   83436:	6863      	ldr	r3, [r4, #4]
   83438:	f8ca 300c 	str.w	r3, [sl, #12]
   8343c:	f200 8084 	bhi.w	83548 <_realloc_r+0x390>
   83440:	3408      	adds	r4, #8
   83442:	f10a 0310 	add.w	r3, sl, #16
   83446:	6822      	ldr	r2, [r4, #0]
   83448:	601a      	str	r2, [r3, #0]
   8344a:	6862      	ldr	r2, [r4, #4]
   8344c:	605a      	str	r2, [r3, #4]
   8344e:	68a2      	ldr	r2, [r4, #8]
   83450:	609a      	str	r2, [r3, #8]
   83452:	ebc6 020c 	rsb	r2, r6, ip
   83456:	eb0a 0306 	add.w	r3, sl, r6
   8345a:	f042 0201 	orr.w	r2, r2, #1
   8345e:	f8cb 3008 	str.w	r3, [fp, #8]
   83462:	605a      	str	r2, [r3, #4]
   83464:	f8da 3004 	ldr.w	r3, [sl, #4]
   83468:	4648      	mov	r0, r9
   8346a:	f003 0301 	and.w	r3, r3, #1
   8346e:	431e      	orrs	r6, r3
   83470:	f8ca 6004 	str.w	r6, [sl, #4]
   83474:	f7ff fe9e 	bl	831b4 <__malloc_unlock>
   83478:	4638      	mov	r0, r7
   8347a:	e71b      	b.n	832b4 <_realloc_r+0xfc>
   8347c:	68a3      	ldr	r3, [r4, #8]
   8347e:	2a24      	cmp	r2, #36	; 0x24
   83480:	6083      	str	r3, [r0, #8]
   83482:	68e3      	ldr	r3, [r4, #12]
   83484:	60c3      	str	r3, [r0, #12]
   83486:	d02b      	beq.n	834e0 <_realloc_r+0x328>
   83488:	f100 0310 	add.w	r3, r0, #16
   8348c:	f104 0210 	add.w	r2, r4, #16
   83490:	e74a      	b.n	83328 <_realloc_r+0x170>
   83492:	f850 2c04 	ldr.w	r2, [r0, #-4]
   83496:	46a0      	mov	r8, r4
   83498:	f022 0203 	bic.w	r2, r2, #3
   8349c:	4415      	add	r5, r2
   8349e:	e6f9      	b.n	83294 <_realloc_r+0xdc>
   834a0:	4621      	mov	r1, r4
   834a2:	4640      	mov	r0, r8
   834a4:	4675      	mov	r5, lr
   834a6:	4657      	mov	r7, sl
   834a8:	f7ff fe1c 	bl	830e4 <memmove>
   834ac:	f8da 3004 	ldr.w	r3, [sl, #4]
   834b0:	e6f0      	b.n	83294 <_realloc_r+0xdc>
   834b2:	4642      	mov	r2, r8
   834b4:	e76e      	b.n	83394 <_realloc_r+0x1dc>
   834b6:	4621      	mov	r1, r4
   834b8:	4640      	mov	r0, r8
   834ba:	461d      	mov	r5, r3
   834bc:	4657      	mov	r7, sl
   834be:	f7ff fe11 	bl	830e4 <memmove>
   834c2:	f8da 3004 	ldr.w	r3, [sl, #4]
   834c6:	e6e5      	b.n	83294 <_realloc_r+0xdc>
   834c8:	68a3      	ldr	r3, [r4, #8]
   834ca:	2a24      	cmp	r2, #36	; 0x24
   834cc:	f8ca 3010 	str.w	r3, [sl, #16]
   834d0:	68e3      	ldr	r3, [r4, #12]
   834d2:	f8ca 3014 	str.w	r3, [sl, #20]
   834d6:	d018      	beq.n	8350a <_realloc_r+0x352>
   834d8:	3410      	adds	r4, #16
   834da:	f10a 0318 	add.w	r3, sl, #24
   834de:	e770      	b.n	833c2 <_realloc_r+0x20a>
   834e0:	6922      	ldr	r2, [r4, #16]
   834e2:	f100 0318 	add.w	r3, r0, #24
   834e6:	6102      	str	r2, [r0, #16]
   834e8:	6961      	ldr	r1, [r4, #20]
   834ea:	f104 0218 	add.w	r2, r4, #24
   834ee:	6141      	str	r1, [r0, #20]
   834f0:	e71a      	b.n	83328 <_realloc_r+0x170>
   834f2:	68a1      	ldr	r1, [r4, #8]
   834f4:	2a24      	cmp	r2, #36	; 0x24
   834f6:	f8ca 1010 	str.w	r1, [sl, #16]
   834fa:	68e1      	ldr	r1, [r4, #12]
   834fc:	f8ca 1014 	str.w	r1, [sl, #20]
   83500:	d00f      	beq.n	83522 <_realloc_r+0x36a>
   83502:	3410      	adds	r4, #16
   83504:	f10a 0218 	add.w	r2, sl, #24
   83508:	e744      	b.n	83394 <_realloc_r+0x1dc>
   8350a:	6922      	ldr	r2, [r4, #16]
   8350c:	f10a 0320 	add.w	r3, sl, #32
   83510:	f8ca 2018 	str.w	r2, [sl, #24]
   83514:	6962      	ldr	r2, [r4, #20]
   83516:	3418      	adds	r4, #24
   83518:	f8ca 201c 	str.w	r2, [sl, #28]
   8351c:	e751      	b.n	833c2 <_realloc_r+0x20a>
   8351e:	463b      	mov	r3, r7
   83520:	e791      	b.n	83446 <_realloc_r+0x28e>
   83522:	6921      	ldr	r1, [r4, #16]
   83524:	f10a 0220 	add.w	r2, sl, #32
   83528:	f8ca 1018 	str.w	r1, [sl, #24]
   8352c:	6961      	ldr	r1, [r4, #20]
   8352e:	3418      	adds	r4, #24
   83530:	f8ca 101c 	str.w	r1, [sl, #28]
   83534:	e72e      	b.n	83394 <_realloc_r+0x1dc>
   83536:	4621      	mov	r1, r4
   83538:	4638      	mov	r0, r7
   8353a:	f8cd c004 	str.w	ip, [sp, #4]
   8353e:	f7ff fdd1 	bl	830e4 <memmove>
   83542:	f8dd c004 	ldr.w	ip, [sp, #4]
   83546:	e784      	b.n	83452 <_realloc_r+0x29a>
   83548:	68a3      	ldr	r3, [r4, #8]
   8354a:	2a24      	cmp	r2, #36	; 0x24
   8354c:	f8ca 3010 	str.w	r3, [sl, #16]
   83550:	68e3      	ldr	r3, [r4, #12]
   83552:	f8ca 3014 	str.w	r3, [sl, #20]
   83556:	d003      	beq.n	83560 <_realloc_r+0x3a8>
   83558:	3410      	adds	r4, #16
   8355a:	f10a 0318 	add.w	r3, sl, #24
   8355e:	e772      	b.n	83446 <_realloc_r+0x28e>
   83560:	6922      	ldr	r2, [r4, #16]
   83562:	f10a 0320 	add.w	r3, sl, #32
   83566:	f8ca 2018 	str.w	r2, [sl, #24]
   8356a:	6962      	ldr	r2, [r4, #20]
   8356c:	3418      	adds	r4, #24
   8356e:	f8ca 201c 	str.w	r2, [sl, #28]
   83572:	e768      	b.n	83446 <_realloc_r+0x28e>
   83574:	20070590 	.word	0x20070590

00083578 <_sbrk_r>:
   83578:	b538      	push	{r3, r4, r5, lr}
   8357a:	4c07      	ldr	r4, [pc, #28]	; (83598 <_sbrk_r+0x20>)
   8357c:	2300      	movs	r3, #0
   8357e:	4605      	mov	r5, r0
   83580:	4608      	mov	r0, r1
   83582:	6023      	str	r3, [r4, #0]
   83584:	f7fd fb4e 	bl	80c24 <_sbrk>
   83588:	1c43      	adds	r3, r0, #1
   8358a:	d000      	beq.n	8358e <_sbrk_r+0x16>
   8358c:	bd38      	pop	{r3, r4, r5, pc}
   8358e:	6823      	ldr	r3, [r4, #0]
   83590:	2b00      	cmp	r3, #0
   83592:	d0fb      	beq.n	8358c <_sbrk_r+0x14>
   83594:	602b      	str	r3, [r5, #0]
   83596:	bd38      	pop	{r3, r4, r5, pc}
   83598:	20070b1c 	.word	0x20070b1c

0008359c <__sread>:
   8359c:	b510      	push	{r4, lr}
   8359e:	460c      	mov	r4, r1
   835a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   835a4:	f000 f9f2 	bl	8398c <_read_r>
   835a8:	2800      	cmp	r0, #0
   835aa:	db03      	blt.n	835b4 <__sread+0x18>
   835ac:	6d23      	ldr	r3, [r4, #80]	; 0x50
   835ae:	4403      	add	r3, r0
   835b0:	6523      	str	r3, [r4, #80]	; 0x50
   835b2:	bd10      	pop	{r4, pc}
   835b4:	89a3      	ldrh	r3, [r4, #12]
   835b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   835ba:	81a3      	strh	r3, [r4, #12]
   835bc:	bd10      	pop	{r4, pc}
   835be:	bf00      	nop

000835c0 <__swrite>:
   835c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   835c4:	460c      	mov	r4, r1
   835c6:	8989      	ldrh	r1, [r1, #12]
   835c8:	461d      	mov	r5, r3
   835ca:	05cb      	lsls	r3, r1, #23
   835cc:	4616      	mov	r6, r2
   835ce:	4607      	mov	r7, r0
   835d0:	d506      	bpl.n	835e0 <__swrite+0x20>
   835d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   835d6:	2200      	movs	r2, #0
   835d8:	2302      	movs	r3, #2
   835da:	f000 f9c3 	bl	83964 <_lseek_r>
   835de:	89a1      	ldrh	r1, [r4, #12]
   835e0:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   835e4:	81a1      	strh	r1, [r4, #12]
   835e6:	4638      	mov	r0, r7
   835e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   835ec:	4632      	mov	r2, r6
   835ee:	462b      	mov	r3, r5
   835f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   835f4:	f000 b8ce 	b.w	83794 <_write_r>

000835f8 <__sseek>:
   835f8:	b510      	push	{r4, lr}
   835fa:	460c      	mov	r4, r1
   835fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83600:	f000 f9b0 	bl	83964 <_lseek_r>
   83604:	89a3      	ldrh	r3, [r4, #12]
   83606:	1c42      	adds	r2, r0, #1
   83608:	bf0e      	itee	eq
   8360a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8360e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83612:	6520      	strne	r0, [r4, #80]	; 0x50
   83614:	81a3      	strh	r3, [r4, #12]
   83616:	bd10      	pop	{r4, pc}

00083618 <__sclose>:
   83618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8361c:	f000 b922 	b.w	83864 <_close_r>

00083620 <strlen>:
   83620:	f020 0103 	bic.w	r1, r0, #3
   83624:	f010 0003 	ands.w	r0, r0, #3
   83628:	f1c0 0000 	rsb	r0, r0, #0
   8362c:	f851 3b04 	ldr.w	r3, [r1], #4
   83630:	f100 0c04 	add.w	ip, r0, #4
   83634:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   83638:	f06f 0200 	mvn.w	r2, #0
   8363c:	bf1c      	itt	ne
   8363e:	fa22 f20c 	lsrne.w	r2, r2, ip
   83642:	4313      	orrne	r3, r2
   83644:	f04f 0c01 	mov.w	ip, #1
   83648:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8364c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83650:	eba3 020c 	sub.w	r2, r3, ip
   83654:	ea22 0203 	bic.w	r2, r2, r3
   83658:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   8365c:	bf04      	itt	eq
   8365e:	f851 3b04 	ldreq.w	r3, [r1], #4
   83662:	3004      	addeq	r0, #4
   83664:	d0f4      	beq.n	83650 <strlen+0x30>
   83666:	f013 0fff 	tst.w	r3, #255	; 0xff
   8366a:	bf1f      	itttt	ne
   8366c:	3001      	addne	r0, #1
   8366e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   83672:	3001      	addne	r0, #1
   83674:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   83678:	bf18      	it	ne
   8367a:	3001      	addne	r0, #1
   8367c:	4770      	bx	lr
   8367e:	bf00      	nop

00083680 <__swbuf_r>:
   83680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83682:	460d      	mov	r5, r1
   83684:	4614      	mov	r4, r2
   83686:	4607      	mov	r7, r0
   83688:	b110      	cbz	r0, 83690 <__swbuf_r+0x10>
   8368a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8368c:	2b00      	cmp	r3, #0
   8368e:	d048      	beq.n	83722 <__swbuf_r+0xa2>
   83690:	89a2      	ldrh	r2, [r4, #12]
   83692:	69a0      	ldr	r0, [r4, #24]
   83694:	b293      	uxth	r3, r2
   83696:	60a0      	str	r0, [r4, #8]
   83698:	0718      	lsls	r0, r3, #28
   8369a:	d538      	bpl.n	8370e <__swbuf_r+0x8e>
   8369c:	6926      	ldr	r6, [r4, #16]
   8369e:	2e00      	cmp	r6, #0
   836a0:	d035      	beq.n	8370e <__swbuf_r+0x8e>
   836a2:	0499      	lsls	r1, r3, #18
   836a4:	b2ed      	uxtb	r5, r5
   836a6:	d515      	bpl.n	836d4 <__swbuf_r+0x54>
   836a8:	6823      	ldr	r3, [r4, #0]
   836aa:	6962      	ldr	r2, [r4, #20]
   836ac:	1b9e      	subs	r6, r3, r6
   836ae:	4296      	cmp	r6, r2
   836b0:	da1c      	bge.n	836ec <__swbuf_r+0x6c>
   836b2:	3601      	adds	r6, #1
   836b4:	68a2      	ldr	r2, [r4, #8]
   836b6:	1c59      	adds	r1, r3, #1
   836b8:	3a01      	subs	r2, #1
   836ba:	60a2      	str	r2, [r4, #8]
   836bc:	6021      	str	r1, [r4, #0]
   836be:	701d      	strb	r5, [r3, #0]
   836c0:	6963      	ldr	r3, [r4, #20]
   836c2:	42b3      	cmp	r3, r6
   836c4:	d01a      	beq.n	836fc <__swbuf_r+0x7c>
   836c6:	89a3      	ldrh	r3, [r4, #12]
   836c8:	07db      	lsls	r3, r3, #31
   836ca:	d501      	bpl.n	836d0 <__swbuf_r+0x50>
   836cc:	2d0a      	cmp	r5, #10
   836ce:	d015      	beq.n	836fc <__swbuf_r+0x7c>
   836d0:	4628      	mov	r0, r5
   836d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   836d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
   836d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   836da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   836de:	6663      	str	r3, [r4, #100]	; 0x64
   836e0:	6823      	ldr	r3, [r4, #0]
   836e2:	81a2      	strh	r2, [r4, #12]
   836e4:	6962      	ldr	r2, [r4, #20]
   836e6:	1b9e      	subs	r6, r3, r6
   836e8:	4296      	cmp	r6, r2
   836ea:	dbe2      	blt.n	836b2 <__swbuf_r+0x32>
   836ec:	4638      	mov	r0, r7
   836ee:	4621      	mov	r1, r4
   836f0:	f7fe fd3e 	bl	82170 <_fflush_r>
   836f4:	b940      	cbnz	r0, 83708 <__swbuf_r+0x88>
   836f6:	6823      	ldr	r3, [r4, #0]
   836f8:	2601      	movs	r6, #1
   836fa:	e7db      	b.n	836b4 <__swbuf_r+0x34>
   836fc:	4638      	mov	r0, r7
   836fe:	4621      	mov	r1, r4
   83700:	f7fe fd36 	bl	82170 <_fflush_r>
   83704:	2800      	cmp	r0, #0
   83706:	d0e3      	beq.n	836d0 <__swbuf_r+0x50>
   83708:	f04f 30ff 	mov.w	r0, #4294967295
   8370c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8370e:	4638      	mov	r0, r7
   83710:	4621      	mov	r1, r4
   83712:	f7fe fc17 	bl	81f44 <__swsetup_r>
   83716:	2800      	cmp	r0, #0
   83718:	d1f6      	bne.n	83708 <__swbuf_r+0x88>
   8371a:	89a2      	ldrh	r2, [r4, #12]
   8371c:	6926      	ldr	r6, [r4, #16]
   8371e:	b293      	uxth	r3, r2
   83720:	e7bf      	b.n	836a2 <__swbuf_r+0x22>
   83722:	f7fe fd41 	bl	821a8 <__sinit>
   83726:	e7b3      	b.n	83690 <__swbuf_r+0x10>

00083728 <_wcrtomb_r>:
   83728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8372c:	461e      	mov	r6, r3
   8372e:	b086      	sub	sp, #24
   83730:	460c      	mov	r4, r1
   83732:	4605      	mov	r5, r0
   83734:	4617      	mov	r7, r2
   83736:	4b0f      	ldr	r3, [pc, #60]	; (83774 <_wcrtomb_r+0x4c>)
   83738:	b191      	cbz	r1, 83760 <_wcrtomb_r+0x38>
   8373a:	f8d3 8000 	ldr.w	r8, [r3]
   8373e:	f7ff f8f3 	bl	82928 <__locale_charset>
   83742:	9600      	str	r6, [sp, #0]
   83744:	4603      	mov	r3, r0
   83746:	4621      	mov	r1, r4
   83748:	463a      	mov	r2, r7
   8374a:	4628      	mov	r0, r5
   8374c:	47c0      	blx	r8
   8374e:	1c43      	adds	r3, r0, #1
   83750:	d103      	bne.n	8375a <_wcrtomb_r+0x32>
   83752:	2200      	movs	r2, #0
   83754:	238a      	movs	r3, #138	; 0x8a
   83756:	6032      	str	r2, [r6, #0]
   83758:	602b      	str	r3, [r5, #0]
   8375a:	b006      	add	sp, #24
   8375c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83760:	681f      	ldr	r7, [r3, #0]
   83762:	f7ff f8e1 	bl	82928 <__locale_charset>
   83766:	9600      	str	r6, [sp, #0]
   83768:	4603      	mov	r3, r0
   8376a:	4622      	mov	r2, r4
   8376c:	4628      	mov	r0, r5
   8376e:	a903      	add	r1, sp, #12
   83770:	47b8      	blx	r7
   83772:	e7ec      	b.n	8374e <_wcrtomb_r+0x26>
   83774:	200709a0 	.word	0x200709a0

00083778 <__ascii_wctomb>:
   83778:	b121      	cbz	r1, 83784 <__ascii_wctomb+0xc>
   8377a:	2aff      	cmp	r2, #255	; 0xff
   8377c:	d804      	bhi.n	83788 <__ascii_wctomb+0x10>
   8377e:	700a      	strb	r2, [r1, #0]
   83780:	2001      	movs	r0, #1
   83782:	4770      	bx	lr
   83784:	4608      	mov	r0, r1
   83786:	4770      	bx	lr
   83788:	238a      	movs	r3, #138	; 0x8a
   8378a:	6003      	str	r3, [r0, #0]
   8378c:	f04f 30ff 	mov.w	r0, #4294967295
   83790:	4770      	bx	lr
   83792:	bf00      	nop

00083794 <_write_r>:
   83794:	b570      	push	{r4, r5, r6, lr}
   83796:	4c08      	ldr	r4, [pc, #32]	; (837b8 <_write_r+0x24>)
   83798:	4606      	mov	r6, r0
   8379a:	2500      	movs	r5, #0
   8379c:	4608      	mov	r0, r1
   8379e:	4611      	mov	r1, r2
   837a0:	461a      	mov	r2, r3
   837a2:	6025      	str	r5, [r4, #0]
   837a4:	f7fc fd84 	bl	802b0 <_write>
   837a8:	1c43      	adds	r3, r0, #1
   837aa:	d000      	beq.n	837ae <_write_r+0x1a>
   837ac:	bd70      	pop	{r4, r5, r6, pc}
   837ae:	6823      	ldr	r3, [r4, #0]
   837b0:	2b00      	cmp	r3, #0
   837b2:	d0fb      	beq.n	837ac <_write_r+0x18>
   837b4:	6033      	str	r3, [r6, #0]
   837b6:	bd70      	pop	{r4, r5, r6, pc}
   837b8:	20070b1c 	.word	0x20070b1c

000837bc <__register_exitproc>:
   837bc:	b5f0      	push	{r4, r5, r6, r7, lr}
   837be:	4c27      	ldr	r4, [pc, #156]	; (8385c <__register_exitproc+0xa0>)
   837c0:	b085      	sub	sp, #20
   837c2:	6826      	ldr	r6, [r4, #0]
   837c4:	4607      	mov	r7, r0
   837c6:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   837ca:	2c00      	cmp	r4, #0
   837cc:	d040      	beq.n	83850 <__register_exitproc+0x94>
   837ce:	6865      	ldr	r5, [r4, #4]
   837d0:	2d1f      	cmp	r5, #31
   837d2:	dd1e      	ble.n	83812 <__register_exitproc+0x56>
   837d4:	4822      	ldr	r0, [pc, #136]	; (83860 <__register_exitproc+0xa4>)
   837d6:	b918      	cbnz	r0, 837e0 <__register_exitproc+0x24>
   837d8:	f04f 30ff 	mov.w	r0, #4294967295
   837dc:	b005      	add	sp, #20
   837de:	bdf0      	pop	{r4, r5, r6, r7, pc}
   837e0:	f44f 70c8 	mov.w	r0, #400	; 0x190
   837e4:	9103      	str	r1, [sp, #12]
   837e6:	9202      	str	r2, [sp, #8]
   837e8:	9301      	str	r3, [sp, #4]
   837ea:	f7ff f917 	bl	82a1c <malloc>
   837ee:	9903      	ldr	r1, [sp, #12]
   837f0:	4604      	mov	r4, r0
   837f2:	9a02      	ldr	r2, [sp, #8]
   837f4:	9b01      	ldr	r3, [sp, #4]
   837f6:	2800      	cmp	r0, #0
   837f8:	d0ee      	beq.n	837d8 <__register_exitproc+0x1c>
   837fa:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   837fe:	2000      	movs	r0, #0
   83800:	6025      	str	r5, [r4, #0]
   83802:	6060      	str	r0, [r4, #4]
   83804:	4605      	mov	r5, r0
   83806:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8380a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8380e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   83812:	b93f      	cbnz	r7, 83824 <__register_exitproc+0x68>
   83814:	1c6b      	adds	r3, r5, #1
   83816:	2000      	movs	r0, #0
   83818:	3502      	adds	r5, #2
   8381a:	6063      	str	r3, [r4, #4]
   8381c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   83820:	b005      	add	sp, #20
   83822:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83824:	2601      	movs	r6, #1
   83826:	40ae      	lsls	r6, r5
   83828:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   8382c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   83830:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   83834:	2f02      	cmp	r7, #2
   83836:	ea42 0206 	orr.w	r2, r2, r6
   8383a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   8383e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   83842:	d1e7      	bne.n	83814 <__register_exitproc+0x58>
   83844:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   83848:	431e      	orrs	r6, r3
   8384a:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   8384e:	e7e1      	b.n	83814 <__register_exitproc+0x58>
   83850:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   83854:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83858:	e7b9      	b.n	837ce <__register_exitproc+0x12>
   8385a:	bf00      	nop
   8385c:	00084050 	.word	0x00084050
   83860:	00082a1d 	.word	0x00082a1d

00083864 <_close_r>:
   83864:	b538      	push	{r3, r4, r5, lr}
   83866:	4c07      	ldr	r4, [pc, #28]	; (83884 <_close_r+0x20>)
   83868:	2300      	movs	r3, #0
   8386a:	4605      	mov	r5, r0
   8386c:	4608      	mov	r0, r1
   8386e:	6023      	str	r3, [r4, #0]
   83870:	f7fd f9f2 	bl	80c58 <_close>
   83874:	1c43      	adds	r3, r0, #1
   83876:	d000      	beq.n	8387a <_close_r+0x16>
   83878:	bd38      	pop	{r3, r4, r5, pc}
   8387a:	6823      	ldr	r3, [r4, #0]
   8387c:	2b00      	cmp	r3, #0
   8387e:	d0fb      	beq.n	83878 <_close_r+0x14>
   83880:	602b      	str	r3, [r5, #0]
   83882:	bd38      	pop	{r3, r4, r5, pc}
   83884:	20070b1c 	.word	0x20070b1c

00083888 <_fclose_r>:
   83888:	b570      	push	{r4, r5, r6, lr}
   8388a:	460c      	mov	r4, r1
   8388c:	4605      	mov	r5, r0
   8388e:	b131      	cbz	r1, 8389e <_fclose_r+0x16>
   83890:	b110      	cbz	r0, 83898 <_fclose_r+0x10>
   83892:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83894:	2b00      	cmp	r3, #0
   83896:	d02f      	beq.n	838f8 <_fclose_r+0x70>
   83898:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8389c:	b90b      	cbnz	r3, 838a2 <_fclose_r+0x1a>
   8389e:	2000      	movs	r0, #0
   838a0:	bd70      	pop	{r4, r5, r6, pc}
   838a2:	4628      	mov	r0, r5
   838a4:	4621      	mov	r1, r4
   838a6:	f7fe fc63 	bl	82170 <_fflush_r>
   838aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   838ac:	4606      	mov	r6, r0
   838ae:	b133      	cbz	r3, 838be <_fclose_r+0x36>
   838b0:	4628      	mov	r0, r5
   838b2:	69e1      	ldr	r1, [r4, #28]
   838b4:	4798      	blx	r3
   838b6:	2800      	cmp	r0, #0
   838b8:	bfb8      	it	lt
   838ba:	f04f 36ff 	movlt.w	r6, #4294967295
   838be:	89a3      	ldrh	r3, [r4, #12]
   838c0:	061b      	lsls	r3, r3, #24
   838c2:	d41c      	bmi.n	838fe <_fclose_r+0x76>
   838c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
   838c6:	b141      	cbz	r1, 838da <_fclose_r+0x52>
   838c8:	f104 0340 	add.w	r3, r4, #64	; 0x40
   838cc:	4299      	cmp	r1, r3
   838ce:	d002      	beq.n	838d6 <_fclose_r+0x4e>
   838d0:	4628      	mov	r0, r5
   838d2:	f7fe fdad 	bl	82430 <_free_r>
   838d6:	2300      	movs	r3, #0
   838d8:	6323      	str	r3, [r4, #48]	; 0x30
   838da:	6c61      	ldr	r1, [r4, #68]	; 0x44
   838dc:	b121      	cbz	r1, 838e8 <_fclose_r+0x60>
   838de:	4628      	mov	r0, r5
   838e0:	f7fe fda6 	bl	82430 <_free_r>
   838e4:	2300      	movs	r3, #0
   838e6:	6463      	str	r3, [r4, #68]	; 0x44
   838e8:	f7fe fcd8 	bl	8229c <__sfp_lock_acquire>
   838ec:	2300      	movs	r3, #0
   838ee:	81a3      	strh	r3, [r4, #12]
   838f0:	f7fe fcd6 	bl	822a0 <__sfp_lock_release>
   838f4:	4630      	mov	r0, r6
   838f6:	bd70      	pop	{r4, r5, r6, pc}
   838f8:	f7fe fc56 	bl	821a8 <__sinit>
   838fc:	e7cc      	b.n	83898 <_fclose_r+0x10>
   838fe:	4628      	mov	r0, r5
   83900:	6921      	ldr	r1, [r4, #16]
   83902:	f7fe fd95 	bl	82430 <_free_r>
   83906:	e7dd      	b.n	838c4 <_fclose_r+0x3c>

00083908 <fclose>:
   83908:	4b02      	ldr	r3, [pc, #8]	; (83914 <fclose+0xc>)
   8390a:	4601      	mov	r1, r0
   8390c:	6818      	ldr	r0, [r3, #0]
   8390e:	f7ff bfbb 	b.w	83888 <_fclose_r>
   83912:	bf00      	nop
   83914:	20070568 	.word	0x20070568

00083918 <_fstat_r>:
   83918:	b538      	push	{r3, r4, r5, lr}
   8391a:	4c08      	ldr	r4, [pc, #32]	; (8393c <_fstat_r+0x24>)
   8391c:	2300      	movs	r3, #0
   8391e:	4605      	mov	r5, r0
   83920:	4608      	mov	r0, r1
   83922:	4611      	mov	r1, r2
   83924:	6023      	str	r3, [r4, #0]
   83926:	f7fd f99b 	bl	80c60 <_fstat>
   8392a:	1c43      	adds	r3, r0, #1
   8392c:	d000      	beq.n	83930 <_fstat_r+0x18>
   8392e:	bd38      	pop	{r3, r4, r5, pc}
   83930:	6823      	ldr	r3, [r4, #0]
   83932:	2b00      	cmp	r3, #0
   83934:	d0fb      	beq.n	8392e <_fstat_r+0x16>
   83936:	602b      	str	r3, [r5, #0]
   83938:	bd38      	pop	{r3, r4, r5, pc}
   8393a:	bf00      	nop
   8393c:	20070b1c 	.word	0x20070b1c

00083940 <_isatty_r>:
   83940:	b538      	push	{r3, r4, r5, lr}
   83942:	4c07      	ldr	r4, [pc, #28]	; (83960 <_isatty_r+0x20>)
   83944:	2300      	movs	r3, #0
   83946:	4605      	mov	r5, r0
   83948:	4608      	mov	r0, r1
   8394a:	6023      	str	r3, [r4, #0]
   8394c:	f7fd f98e 	bl	80c6c <_isatty>
   83950:	1c43      	adds	r3, r0, #1
   83952:	d000      	beq.n	83956 <_isatty_r+0x16>
   83954:	bd38      	pop	{r3, r4, r5, pc}
   83956:	6823      	ldr	r3, [r4, #0]
   83958:	2b00      	cmp	r3, #0
   8395a:	d0fb      	beq.n	83954 <_isatty_r+0x14>
   8395c:	602b      	str	r3, [r5, #0]
   8395e:	bd38      	pop	{r3, r4, r5, pc}
   83960:	20070b1c 	.word	0x20070b1c

00083964 <_lseek_r>:
   83964:	b570      	push	{r4, r5, r6, lr}
   83966:	4c08      	ldr	r4, [pc, #32]	; (83988 <_lseek_r+0x24>)
   83968:	4606      	mov	r6, r0
   8396a:	2500      	movs	r5, #0
   8396c:	4608      	mov	r0, r1
   8396e:	4611      	mov	r1, r2
   83970:	461a      	mov	r2, r3
   83972:	6025      	str	r5, [r4, #0]
   83974:	f7fd f97c 	bl	80c70 <_lseek>
   83978:	1c43      	adds	r3, r0, #1
   8397a:	d000      	beq.n	8397e <_lseek_r+0x1a>
   8397c:	bd70      	pop	{r4, r5, r6, pc}
   8397e:	6823      	ldr	r3, [r4, #0]
   83980:	2b00      	cmp	r3, #0
   83982:	d0fb      	beq.n	8397c <_lseek_r+0x18>
   83984:	6033      	str	r3, [r6, #0]
   83986:	bd70      	pop	{r4, r5, r6, pc}
   83988:	20070b1c 	.word	0x20070b1c

0008398c <_read_r>:
   8398c:	b570      	push	{r4, r5, r6, lr}
   8398e:	4c08      	ldr	r4, [pc, #32]	; (839b0 <_read_r+0x24>)
   83990:	4606      	mov	r6, r0
   83992:	2500      	movs	r5, #0
   83994:	4608      	mov	r0, r1
   83996:	4611      	mov	r1, r2
   83998:	461a      	mov	r2, r3
   8399a:	6025      	str	r5, [r4, #0]
   8399c:	f7fc fc68 	bl	80270 <_read>
   839a0:	1c43      	adds	r3, r0, #1
   839a2:	d000      	beq.n	839a6 <_read_r+0x1a>
   839a4:	bd70      	pop	{r4, r5, r6, pc}
   839a6:	6823      	ldr	r3, [r4, #0]
   839a8:	2b00      	cmp	r3, #0
   839aa:	d0fb      	beq.n	839a4 <_read_r+0x18>
   839ac:	6033      	str	r3, [r6, #0]
   839ae:	bd70      	pop	{r4, r5, r6, pc}
   839b0:	20070b1c 	.word	0x20070b1c

000839b4 <__aeabi_uldivmod>:
   839b4:	b94b      	cbnz	r3, 839ca <__aeabi_uldivmod+0x16>
   839b6:	b942      	cbnz	r2, 839ca <__aeabi_uldivmod+0x16>
   839b8:	2900      	cmp	r1, #0
   839ba:	bf08      	it	eq
   839bc:	2800      	cmpeq	r0, #0
   839be:	d002      	beq.n	839c6 <__aeabi_uldivmod+0x12>
   839c0:	f04f 31ff 	mov.w	r1, #4294967295
   839c4:	4608      	mov	r0, r1
   839c6:	f000 b83b 	b.w	83a40 <__aeabi_idiv0>
   839ca:	b082      	sub	sp, #8
   839cc:	46ec      	mov	ip, sp
   839ce:	e92d 5000 	stmdb	sp!, {ip, lr}
   839d2:	f000 f81d 	bl	83a10 <__gnu_uldivmod_helper>
   839d6:	f8dd e004 	ldr.w	lr, [sp, #4]
   839da:	b002      	add	sp, #8
   839dc:	bc0c      	pop	{r2, r3}
   839de:	4770      	bx	lr

000839e0 <__gnu_ldivmod_helper>:
   839e0:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   839e4:	9e08      	ldr	r6, [sp, #32]
   839e6:	4614      	mov	r4, r2
   839e8:	461d      	mov	r5, r3
   839ea:	4680      	mov	r8, r0
   839ec:	4689      	mov	r9, r1
   839ee:	f000 f829 	bl	83a44 <__divdi3>
   839f2:	fb04 f301 	mul.w	r3, r4, r1
   839f6:	fba4 ab00 	umull	sl, fp, r4, r0
   839fa:	fb00 3205 	mla	r2, r0, r5, r3
   839fe:	4493      	add	fp, r2
   83a00:	ebb8 080a 	subs.w	r8, r8, sl
   83a04:	eb69 090b 	sbc.w	r9, r9, fp
   83a08:	e9c6 8900 	strd	r8, r9, [r6]
   83a0c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083a10 <__gnu_uldivmod_helper>:
   83a10:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83a14:	9e08      	ldr	r6, [sp, #32]
   83a16:	4614      	mov	r4, r2
   83a18:	461d      	mov	r5, r3
   83a1a:	4680      	mov	r8, r0
   83a1c:	4689      	mov	r9, r1
   83a1e:	f000 f961 	bl	83ce4 <__udivdi3>
   83a22:	fb00 f505 	mul.w	r5, r0, r5
   83a26:	fba0 ab04 	umull	sl, fp, r0, r4
   83a2a:	fb04 5401 	mla	r4, r4, r1, r5
   83a2e:	44a3      	add	fp, r4
   83a30:	ebb8 080a 	subs.w	r8, r8, sl
   83a34:	eb69 090b 	sbc.w	r9, r9, fp
   83a38:	e9c6 8900 	strd	r8, r9, [r6]
   83a3c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083a40 <__aeabi_idiv0>:
   83a40:	4770      	bx	lr
   83a42:	bf00      	nop

00083a44 <__divdi3>:
   83a44:	2900      	cmp	r1, #0
   83a46:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83a4a:	f2c0 80a1 	blt.w	83b90 <__divdi3+0x14c>
   83a4e:	2400      	movs	r4, #0
   83a50:	2b00      	cmp	r3, #0
   83a52:	f2c0 8098 	blt.w	83b86 <__divdi3+0x142>
   83a56:	4615      	mov	r5, r2
   83a58:	4606      	mov	r6, r0
   83a5a:	460f      	mov	r7, r1
   83a5c:	2b00      	cmp	r3, #0
   83a5e:	d13f      	bne.n	83ae0 <__divdi3+0x9c>
   83a60:	428a      	cmp	r2, r1
   83a62:	d958      	bls.n	83b16 <__divdi3+0xd2>
   83a64:	fab2 f382 	clz	r3, r2
   83a68:	b14b      	cbz	r3, 83a7e <__divdi3+0x3a>
   83a6a:	f1c3 0220 	rsb	r2, r3, #32
   83a6e:	fa01 f703 	lsl.w	r7, r1, r3
   83a72:	fa20 f202 	lsr.w	r2, r0, r2
   83a76:	409d      	lsls	r5, r3
   83a78:	fa00 f603 	lsl.w	r6, r0, r3
   83a7c:	4317      	orrs	r7, r2
   83a7e:	0c29      	lsrs	r1, r5, #16
   83a80:	fbb7 f2f1 	udiv	r2, r7, r1
   83a84:	fb01 7712 	mls	r7, r1, r2, r7
   83a88:	b2a8      	uxth	r0, r5
   83a8a:	fb00 f302 	mul.w	r3, r0, r2
   83a8e:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   83a92:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   83a96:	42bb      	cmp	r3, r7
   83a98:	d909      	bls.n	83aae <__divdi3+0x6a>
   83a9a:	197f      	adds	r7, r7, r5
   83a9c:	f102 3cff 	add.w	ip, r2, #4294967295
   83aa0:	f080 8105 	bcs.w	83cae <__divdi3+0x26a>
   83aa4:	42bb      	cmp	r3, r7
   83aa6:	f240 8102 	bls.w	83cae <__divdi3+0x26a>
   83aaa:	3a02      	subs	r2, #2
   83aac:	442f      	add	r7, r5
   83aae:	1aff      	subs	r7, r7, r3
   83ab0:	fbb7 f3f1 	udiv	r3, r7, r1
   83ab4:	fb01 7113 	mls	r1, r1, r3, r7
   83ab8:	fb00 f003 	mul.w	r0, r0, r3
   83abc:	b2b6      	uxth	r6, r6
   83abe:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   83ac2:	4288      	cmp	r0, r1
   83ac4:	d908      	bls.n	83ad8 <__divdi3+0x94>
   83ac6:	1949      	adds	r1, r1, r5
   83ac8:	f103 37ff 	add.w	r7, r3, #4294967295
   83acc:	f080 80f1 	bcs.w	83cb2 <__divdi3+0x26e>
   83ad0:	4288      	cmp	r0, r1
   83ad2:	f240 80ee 	bls.w	83cb2 <__divdi3+0x26e>
   83ad6:	3b02      	subs	r3, #2
   83ad8:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83adc:	2300      	movs	r3, #0
   83ade:	e003      	b.n	83ae8 <__divdi3+0xa4>
   83ae0:	428b      	cmp	r3, r1
   83ae2:	d90a      	bls.n	83afa <__divdi3+0xb6>
   83ae4:	2300      	movs	r3, #0
   83ae6:	461a      	mov	r2, r3
   83ae8:	4610      	mov	r0, r2
   83aea:	4619      	mov	r1, r3
   83aec:	b114      	cbz	r4, 83af4 <__divdi3+0xb0>
   83aee:	4240      	negs	r0, r0
   83af0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83af4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83af8:	4770      	bx	lr
   83afa:	fab3 f883 	clz	r8, r3
   83afe:	f1b8 0f00 	cmp.w	r8, #0
   83b02:	f040 8088 	bne.w	83c16 <__divdi3+0x1d2>
   83b06:	428b      	cmp	r3, r1
   83b08:	d302      	bcc.n	83b10 <__divdi3+0xcc>
   83b0a:	4282      	cmp	r2, r0
   83b0c:	f200 80e2 	bhi.w	83cd4 <__divdi3+0x290>
   83b10:	2300      	movs	r3, #0
   83b12:	2201      	movs	r2, #1
   83b14:	e7e8      	b.n	83ae8 <__divdi3+0xa4>
   83b16:	b912      	cbnz	r2, 83b1e <__divdi3+0xda>
   83b18:	2301      	movs	r3, #1
   83b1a:	fbb3 f5f2 	udiv	r5, r3, r2
   83b1e:	fab5 f285 	clz	r2, r5
   83b22:	2a00      	cmp	r2, #0
   83b24:	d13a      	bne.n	83b9c <__divdi3+0x158>
   83b26:	1b7f      	subs	r7, r7, r5
   83b28:	0c28      	lsrs	r0, r5, #16
   83b2a:	fa1f fc85 	uxth.w	ip, r5
   83b2e:	2301      	movs	r3, #1
   83b30:	fbb7 f1f0 	udiv	r1, r7, r0
   83b34:	fb00 7711 	mls	r7, r0, r1, r7
   83b38:	fb0c f201 	mul.w	r2, ip, r1
   83b3c:	ea4f 4816 	mov.w	r8, r6, lsr #16
   83b40:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   83b44:	42ba      	cmp	r2, r7
   83b46:	d907      	bls.n	83b58 <__divdi3+0x114>
   83b48:	197f      	adds	r7, r7, r5
   83b4a:	f101 38ff 	add.w	r8, r1, #4294967295
   83b4e:	d202      	bcs.n	83b56 <__divdi3+0x112>
   83b50:	42ba      	cmp	r2, r7
   83b52:	f200 80c4 	bhi.w	83cde <__divdi3+0x29a>
   83b56:	4641      	mov	r1, r8
   83b58:	1abf      	subs	r7, r7, r2
   83b5a:	fbb7 f2f0 	udiv	r2, r7, r0
   83b5e:	fb00 7012 	mls	r0, r0, r2, r7
   83b62:	fb0c fc02 	mul.w	ip, ip, r2
   83b66:	b2b6      	uxth	r6, r6
   83b68:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   83b6c:	4584      	cmp	ip, r0
   83b6e:	d907      	bls.n	83b80 <__divdi3+0x13c>
   83b70:	1940      	adds	r0, r0, r5
   83b72:	f102 37ff 	add.w	r7, r2, #4294967295
   83b76:	d202      	bcs.n	83b7e <__divdi3+0x13a>
   83b78:	4584      	cmp	ip, r0
   83b7a:	f200 80ae 	bhi.w	83cda <__divdi3+0x296>
   83b7e:	463a      	mov	r2, r7
   83b80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   83b84:	e7b0      	b.n	83ae8 <__divdi3+0xa4>
   83b86:	43e4      	mvns	r4, r4
   83b88:	4252      	negs	r2, r2
   83b8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83b8e:	e762      	b.n	83a56 <__divdi3+0x12>
   83b90:	4240      	negs	r0, r0
   83b92:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83b96:	f04f 34ff 	mov.w	r4, #4294967295
   83b9a:	e759      	b.n	83a50 <__divdi3+0xc>
   83b9c:	4095      	lsls	r5, r2
   83b9e:	f1c2 0920 	rsb	r9, r2, #32
   83ba2:	fa27 f109 	lsr.w	r1, r7, r9
   83ba6:	fa26 f909 	lsr.w	r9, r6, r9
   83baa:	4097      	lsls	r7, r2
   83bac:	0c28      	lsrs	r0, r5, #16
   83bae:	fbb1 f8f0 	udiv	r8, r1, r0
   83bb2:	fb00 1118 	mls	r1, r0, r8, r1
   83bb6:	fa1f fc85 	uxth.w	ip, r5
   83bba:	fb0c f308 	mul.w	r3, ip, r8
   83bbe:	ea49 0907 	orr.w	r9, r9, r7
   83bc2:	ea4f 4719 	mov.w	r7, r9, lsr #16
   83bc6:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   83bca:	428b      	cmp	r3, r1
   83bcc:	fa06 f602 	lsl.w	r6, r6, r2
   83bd0:	d908      	bls.n	83be4 <__divdi3+0x1a0>
   83bd2:	1949      	adds	r1, r1, r5
   83bd4:	f108 32ff 	add.w	r2, r8, #4294967295
   83bd8:	d27a      	bcs.n	83cd0 <__divdi3+0x28c>
   83bda:	428b      	cmp	r3, r1
   83bdc:	d978      	bls.n	83cd0 <__divdi3+0x28c>
   83bde:	f1a8 0802 	sub.w	r8, r8, #2
   83be2:	4429      	add	r1, r5
   83be4:	1ac9      	subs	r1, r1, r3
   83be6:	fbb1 f3f0 	udiv	r3, r1, r0
   83bea:	fb00 1713 	mls	r7, r0, r3, r1
   83bee:	fb0c f203 	mul.w	r2, ip, r3
   83bf2:	fa1f f989 	uxth.w	r9, r9
   83bf6:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   83bfa:	42ba      	cmp	r2, r7
   83bfc:	d907      	bls.n	83c0e <__divdi3+0x1ca>
   83bfe:	197f      	adds	r7, r7, r5
   83c00:	f103 31ff 	add.w	r1, r3, #4294967295
   83c04:	d260      	bcs.n	83cc8 <__divdi3+0x284>
   83c06:	42ba      	cmp	r2, r7
   83c08:	d95e      	bls.n	83cc8 <__divdi3+0x284>
   83c0a:	3b02      	subs	r3, #2
   83c0c:	442f      	add	r7, r5
   83c0e:	1abf      	subs	r7, r7, r2
   83c10:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83c14:	e78c      	b.n	83b30 <__divdi3+0xec>
   83c16:	f1c8 0220 	rsb	r2, r8, #32
   83c1a:	fa25 f102 	lsr.w	r1, r5, r2
   83c1e:	fa03 fc08 	lsl.w	ip, r3, r8
   83c22:	fa27 f302 	lsr.w	r3, r7, r2
   83c26:	fa20 f202 	lsr.w	r2, r0, r2
   83c2a:	fa07 f708 	lsl.w	r7, r7, r8
   83c2e:	ea41 0c0c 	orr.w	ip, r1, ip
   83c32:	ea4f 491c 	mov.w	r9, ip, lsr #16
   83c36:	fbb3 f1f9 	udiv	r1, r3, r9
   83c3a:	fb09 3311 	mls	r3, r9, r1, r3
   83c3e:	fa1f fa8c 	uxth.w	sl, ip
   83c42:	fb0a fb01 	mul.w	fp, sl, r1
   83c46:	4317      	orrs	r7, r2
   83c48:	0c3a      	lsrs	r2, r7, #16
   83c4a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   83c4e:	459b      	cmp	fp, r3
   83c50:	fa05 f008 	lsl.w	r0, r5, r8
   83c54:	d908      	bls.n	83c68 <__divdi3+0x224>
   83c56:	eb13 030c 	adds.w	r3, r3, ip
   83c5a:	f101 32ff 	add.w	r2, r1, #4294967295
   83c5e:	d235      	bcs.n	83ccc <__divdi3+0x288>
   83c60:	459b      	cmp	fp, r3
   83c62:	d933      	bls.n	83ccc <__divdi3+0x288>
   83c64:	3902      	subs	r1, #2
   83c66:	4463      	add	r3, ip
   83c68:	ebcb 0303 	rsb	r3, fp, r3
   83c6c:	fbb3 f2f9 	udiv	r2, r3, r9
   83c70:	fb09 3312 	mls	r3, r9, r2, r3
   83c74:	fb0a fa02 	mul.w	sl, sl, r2
   83c78:	b2bf      	uxth	r7, r7
   83c7a:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   83c7e:	45ba      	cmp	sl, r7
   83c80:	d908      	bls.n	83c94 <__divdi3+0x250>
   83c82:	eb17 070c 	adds.w	r7, r7, ip
   83c86:	f102 33ff 	add.w	r3, r2, #4294967295
   83c8a:	d21b      	bcs.n	83cc4 <__divdi3+0x280>
   83c8c:	45ba      	cmp	sl, r7
   83c8e:	d919      	bls.n	83cc4 <__divdi3+0x280>
   83c90:	3a02      	subs	r2, #2
   83c92:	4467      	add	r7, ip
   83c94:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   83c98:	fba5 0100 	umull	r0, r1, r5, r0
   83c9c:	ebca 0707 	rsb	r7, sl, r7
   83ca0:	428f      	cmp	r7, r1
   83ca2:	f04f 0300 	mov.w	r3, #0
   83ca6:	d30a      	bcc.n	83cbe <__divdi3+0x27a>
   83ca8:	d005      	beq.n	83cb6 <__divdi3+0x272>
   83caa:	462a      	mov	r2, r5
   83cac:	e71c      	b.n	83ae8 <__divdi3+0xa4>
   83cae:	4662      	mov	r2, ip
   83cb0:	e6fd      	b.n	83aae <__divdi3+0x6a>
   83cb2:	463b      	mov	r3, r7
   83cb4:	e710      	b.n	83ad8 <__divdi3+0x94>
   83cb6:	fa06 f608 	lsl.w	r6, r6, r8
   83cba:	4286      	cmp	r6, r0
   83cbc:	d2f5      	bcs.n	83caa <__divdi3+0x266>
   83cbe:	1e6a      	subs	r2, r5, #1
   83cc0:	2300      	movs	r3, #0
   83cc2:	e711      	b.n	83ae8 <__divdi3+0xa4>
   83cc4:	461a      	mov	r2, r3
   83cc6:	e7e5      	b.n	83c94 <__divdi3+0x250>
   83cc8:	460b      	mov	r3, r1
   83cca:	e7a0      	b.n	83c0e <__divdi3+0x1ca>
   83ccc:	4611      	mov	r1, r2
   83cce:	e7cb      	b.n	83c68 <__divdi3+0x224>
   83cd0:	4690      	mov	r8, r2
   83cd2:	e787      	b.n	83be4 <__divdi3+0x1a0>
   83cd4:	4643      	mov	r3, r8
   83cd6:	4642      	mov	r2, r8
   83cd8:	e706      	b.n	83ae8 <__divdi3+0xa4>
   83cda:	3a02      	subs	r2, #2
   83cdc:	e750      	b.n	83b80 <__divdi3+0x13c>
   83cde:	3902      	subs	r1, #2
   83ce0:	442f      	add	r7, r5
   83ce2:	e739      	b.n	83b58 <__divdi3+0x114>

00083ce4 <__udivdi3>:
   83ce4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83ce8:	4614      	mov	r4, r2
   83cea:	4605      	mov	r5, r0
   83cec:	460e      	mov	r6, r1
   83cee:	2b00      	cmp	r3, #0
   83cf0:	d143      	bne.n	83d7a <__udivdi3+0x96>
   83cf2:	428a      	cmp	r2, r1
   83cf4:	d953      	bls.n	83d9e <__udivdi3+0xba>
   83cf6:	fab2 f782 	clz	r7, r2
   83cfa:	b157      	cbz	r7, 83d12 <__udivdi3+0x2e>
   83cfc:	f1c7 0620 	rsb	r6, r7, #32
   83d00:	fa20 f606 	lsr.w	r6, r0, r6
   83d04:	fa01 f307 	lsl.w	r3, r1, r7
   83d08:	fa02 f407 	lsl.w	r4, r2, r7
   83d0c:	fa00 f507 	lsl.w	r5, r0, r7
   83d10:	431e      	orrs	r6, r3
   83d12:	0c21      	lsrs	r1, r4, #16
   83d14:	fbb6 f2f1 	udiv	r2, r6, r1
   83d18:	fb01 6612 	mls	r6, r1, r2, r6
   83d1c:	b2a0      	uxth	r0, r4
   83d1e:	fb00 f302 	mul.w	r3, r0, r2
   83d22:	0c2f      	lsrs	r7, r5, #16
   83d24:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   83d28:	42b3      	cmp	r3, r6
   83d2a:	d909      	bls.n	83d40 <__udivdi3+0x5c>
   83d2c:	1936      	adds	r6, r6, r4
   83d2e:	f102 37ff 	add.w	r7, r2, #4294967295
   83d32:	f080 80fd 	bcs.w	83f30 <__udivdi3+0x24c>
   83d36:	42b3      	cmp	r3, r6
   83d38:	f240 80fa 	bls.w	83f30 <__udivdi3+0x24c>
   83d3c:	3a02      	subs	r2, #2
   83d3e:	4426      	add	r6, r4
   83d40:	1af6      	subs	r6, r6, r3
   83d42:	fbb6 f3f1 	udiv	r3, r6, r1
   83d46:	fb01 6113 	mls	r1, r1, r3, r6
   83d4a:	fb00 f003 	mul.w	r0, r0, r3
   83d4e:	b2ad      	uxth	r5, r5
   83d50:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   83d54:	4288      	cmp	r0, r1
   83d56:	d908      	bls.n	83d6a <__udivdi3+0x86>
   83d58:	1909      	adds	r1, r1, r4
   83d5a:	f103 36ff 	add.w	r6, r3, #4294967295
   83d5e:	f080 80e9 	bcs.w	83f34 <__udivdi3+0x250>
   83d62:	4288      	cmp	r0, r1
   83d64:	f240 80e6 	bls.w	83f34 <__udivdi3+0x250>
   83d68:	3b02      	subs	r3, #2
   83d6a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83d6e:	2300      	movs	r3, #0
   83d70:	4610      	mov	r0, r2
   83d72:	4619      	mov	r1, r3
   83d74:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83d78:	4770      	bx	lr
   83d7a:	428b      	cmp	r3, r1
   83d7c:	d84c      	bhi.n	83e18 <__udivdi3+0x134>
   83d7e:	fab3 f683 	clz	r6, r3
   83d82:	2e00      	cmp	r6, #0
   83d84:	d14f      	bne.n	83e26 <__udivdi3+0x142>
   83d86:	428b      	cmp	r3, r1
   83d88:	d302      	bcc.n	83d90 <__udivdi3+0xac>
   83d8a:	4282      	cmp	r2, r0
   83d8c:	f200 80dd 	bhi.w	83f4a <__udivdi3+0x266>
   83d90:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83d94:	2300      	movs	r3, #0
   83d96:	2201      	movs	r2, #1
   83d98:	4610      	mov	r0, r2
   83d9a:	4619      	mov	r1, r3
   83d9c:	4770      	bx	lr
   83d9e:	b912      	cbnz	r2, 83da6 <__udivdi3+0xc2>
   83da0:	2401      	movs	r4, #1
   83da2:	fbb4 f4f2 	udiv	r4, r4, r2
   83da6:	fab4 f284 	clz	r2, r4
   83daa:	2a00      	cmp	r2, #0
   83dac:	f040 8082 	bne.w	83eb4 <__udivdi3+0x1d0>
   83db0:	1b09      	subs	r1, r1, r4
   83db2:	0c26      	lsrs	r6, r4, #16
   83db4:	b2a7      	uxth	r7, r4
   83db6:	2301      	movs	r3, #1
   83db8:	fbb1 f0f6 	udiv	r0, r1, r6
   83dbc:	fb06 1110 	mls	r1, r6, r0, r1
   83dc0:	fb07 f200 	mul.w	r2, r7, r0
   83dc4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   83dc8:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   83dcc:	428a      	cmp	r2, r1
   83dce:	d907      	bls.n	83de0 <__udivdi3+0xfc>
   83dd0:	1909      	adds	r1, r1, r4
   83dd2:	f100 3cff 	add.w	ip, r0, #4294967295
   83dd6:	d202      	bcs.n	83dde <__udivdi3+0xfa>
   83dd8:	428a      	cmp	r2, r1
   83dda:	f200 80c8 	bhi.w	83f6e <__udivdi3+0x28a>
   83dde:	4660      	mov	r0, ip
   83de0:	1a89      	subs	r1, r1, r2
   83de2:	fbb1 f2f6 	udiv	r2, r1, r6
   83de6:	fb06 1112 	mls	r1, r6, r2, r1
   83dea:	fb07 f702 	mul.w	r7, r7, r2
   83dee:	b2ad      	uxth	r5, r5
   83df0:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   83df4:	42af      	cmp	r7, r5
   83df6:	d908      	bls.n	83e0a <__udivdi3+0x126>
   83df8:	192c      	adds	r4, r5, r4
   83dfa:	f102 31ff 	add.w	r1, r2, #4294967295
   83dfe:	f080 809b 	bcs.w	83f38 <__udivdi3+0x254>
   83e02:	42a7      	cmp	r7, r4
   83e04:	f240 8098 	bls.w	83f38 <__udivdi3+0x254>
   83e08:	3a02      	subs	r2, #2
   83e0a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   83e0e:	4610      	mov	r0, r2
   83e10:	4619      	mov	r1, r3
   83e12:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83e16:	4770      	bx	lr
   83e18:	2300      	movs	r3, #0
   83e1a:	461a      	mov	r2, r3
   83e1c:	4610      	mov	r0, r2
   83e1e:	4619      	mov	r1, r3
   83e20:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83e24:	4770      	bx	lr
   83e26:	f1c6 0520 	rsb	r5, r6, #32
   83e2a:	fa22 f705 	lsr.w	r7, r2, r5
   83e2e:	fa03 f406 	lsl.w	r4, r3, r6
   83e32:	fa21 f305 	lsr.w	r3, r1, r5
   83e36:	fa01 fb06 	lsl.w	fp, r1, r6
   83e3a:	fa20 f505 	lsr.w	r5, r0, r5
   83e3e:	433c      	orrs	r4, r7
   83e40:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83e44:	fbb3 fcf8 	udiv	ip, r3, r8
   83e48:	fb08 331c 	mls	r3, r8, ip, r3
   83e4c:	fa1f f984 	uxth.w	r9, r4
   83e50:	fb09 fa0c 	mul.w	sl, r9, ip
   83e54:	ea45 0b0b 	orr.w	fp, r5, fp
   83e58:	ea4f 451b 	mov.w	r5, fp, lsr #16
   83e5c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   83e60:	459a      	cmp	sl, r3
   83e62:	fa02 f206 	lsl.w	r2, r2, r6
   83e66:	d904      	bls.n	83e72 <__udivdi3+0x18e>
   83e68:	191b      	adds	r3, r3, r4
   83e6a:	f10c 35ff 	add.w	r5, ip, #4294967295
   83e6e:	d36f      	bcc.n	83f50 <__udivdi3+0x26c>
   83e70:	46ac      	mov	ip, r5
   83e72:	ebca 0303 	rsb	r3, sl, r3
   83e76:	fbb3 f5f8 	udiv	r5, r3, r8
   83e7a:	fb08 3315 	mls	r3, r8, r5, r3
   83e7e:	fb09 f905 	mul.w	r9, r9, r5
   83e82:	fa1f fb8b 	uxth.w	fp, fp
   83e86:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   83e8a:	45b9      	cmp	r9, r7
   83e8c:	d904      	bls.n	83e98 <__udivdi3+0x1b4>
   83e8e:	193f      	adds	r7, r7, r4
   83e90:	f105 33ff 	add.w	r3, r5, #4294967295
   83e94:	d362      	bcc.n	83f5c <__udivdi3+0x278>
   83e96:	461d      	mov	r5, r3
   83e98:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   83e9c:	fbac 2302 	umull	r2, r3, ip, r2
   83ea0:	ebc9 0707 	rsb	r7, r9, r7
   83ea4:	429f      	cmp	r7, r3
   83ea6:	f04f 0500 	mov.w	r5, #0
   83eaa:	d34a      	bcc.n	83f42 <__udivdi3+0x25e>
   83eac:	d046      	beq.n	83f3c <__udivdi3+0x258>
   83eae:	4662      	mov	r2, ip
   83eb0:	462b      	mov	r3, r5
   83eb2:	e75d      	b.n	83d70 <__udivdi3+0x8c>
   83eb4:	4094      	lsls	r4, r2
   83eb6:	f1c2 0920 	rsb	r9, r2, #32
   83eba:	fa21 fc09 	lsr.w	ip, r1, r9
   83ebe:	4091      	lsls	r1, r2
   83ec0:	fa20 f909 	lsr.w	r9, r0, r9
   83ec4:	0c26      	lsrs	r6, r4, #16
   83ec6:	fbbc f8f6 	udiv	r8, ip, r6
   83eca:	fb06 cc18 	mls	ip, r6, r8, ip
   83ece:	b2a7      	uxth	r7, r4
   83ed0:	fb07 f308 	mul.w	r3, r7, r8
   83ed4:	ea49 0901 	orr.w	r9, r9, r1
   83ed8:	ea4f 4119 	mov.w	r1, r9, lsr #16
   83edc:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   83ee0:	4563      	cmp	r3, ip
   83ee2:	fa00 f502 	lsl.w	r5, r0, r2
   83ee6:	d909      	bls.n	83efc <__udivdi3+0x218>
   83ee8:	eb1c 0c04 	adds.w	ip, ip, r4
   83eec:	f108 32ff 	add.w	r2, r8, #4294967295
   83ef0:	d23b      	bcs.n	83f6a <__udivdi3+0x286>
   83ef2:	4563      	cmp	r3, ip
   83ef4:	d939      	bls.n	83f6a <__udivdi3+0x286>
   83ef6:	f1a8 0802 	sub.w	r8, r8, #2
   83efa:	44a4      	add	ip, r4
   83efc:	ebc3 0c0c 	rsb	ip, r3, ip
   83f00:	fbbc f3f6 	udiv	r3, ip, r6
   83f04:	fb06 c113 	mls	r1, r6, r3, ip
   83f08:	fb07 f203 	mul.w	r2, r7, r3
   83f0c:	fa1f f989 	uxth.w	r9, r9
   83f10:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   83f14:	428a      	cmp	r2, r1
   83f16:	d907      	bls.n	83f28 <__udivdi3+0x244>
   83f18:	1909      	adds	r1, r1, r4
   83f1a:	f103 30ff 	add.w	r0, r3, #4294967295
   83f1e:	d222      	bcs.n	83f66 <__udivdi3+0x282>
   83f20:	428a      	cmp	r2, r1
   83f22:	d920      	bls.n	83f66 <__udivdi3+0x282>
   83f24:	3b02      	subs	r3, #2
   83f26:	4421      	add	r1, r4
   83f28:	1a89      	subs	r1, r1, r2
   83f2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83f2e:	e743      	b.n	83db8 <__udivdi3+0xd4>
   83f30:	463a      	mov	r2, r7
   83f32:	e705      	b.n	83d40 <__udivdi3+0x5c>
   83f34:	4633      	mov	r3, r6
   83f36:	e718      	b.n	83d6a <__udivdi3+0x86>
   83f38:	460a      	mov	r2, r1
   83f3a:	e766      	b.n	83e0a <__udivdi3+0x126>
   83f3c:	40b0      	lsls	r0, r6
   83f3e:	4290      	cmp	r0, r2
   83f40:	d2b5      	bcs.n	83eae <__udivdi3+0x1ca>
   83f42:	f10c 32ff 	add.w	r2, ip, #4294967295
   83f46:	2300      	movs	r3, #0
   83f48:	e712      	b.n	83d70 <__udivdi3+0x8c>
   83f4a:	4633      	mov	r3, r6
   83f4c:	4632      	mov	r2, r6
   83f4e:	e70f      	b.n	83d70 <__udivdi3+0x8c>
   83f50:	459a      	cmp	sl, r3
   83f52:	d98d      	bls.n	83e70 <__udivdi3+0x18c>
   83f54:	f1ac 0c02 	sub.w	ip, ip, #2
   83f58:	4423      	add	r3, r4
   83f5a:	e78a      	b.n	83e72 <__udivdi3+0x18e>
   83f5c:	45b9      	cmp	r9, r7
   83f5e:	d99a      	bls.n	83e96 <__udivdi3+0x1b2>
   83f60:	3d02      	subs	r5, #2
   83f62:	4427      	add	r7, r4
   83f64:	e798      	b.n	83e98 <__udivdi3+0x1b4>
   83f66:	4603      	mov	r3, r0
   83f68:	e7de      	b.n	83f28 <__udivdi3+0x244>
   83f6a:	4690      	mov	r8, r2
   83f6c:	e7c6      	b.n	83efc <__udivdi3+0x218>
   83f6e:	3802      	subs	r0, #2
   83f70:	4421      	add	r1, r4
   83f72:	e735      	b.n	83de0 <__udivdi3+0xfc>
   83f74:	65747962 	.word	0x65747962
   83f78:	25203a20 	.word	0x25203a20
   83f7c:	000a0d64 	.word	0x000a0d64
   83f80:	6c696146 	.word	0x6c696146
   83f84:	74206465 	.word	0x74206465
   83f88:	6e69206f 	.word	0x6e69206f
   83f8c:	61697469 	.word	0x61697469
   83f90:	657a696c 	.word	0x657a696c
   83f94:	73616d20 	.word	0x73616d20
   83f98:	0d726574 	.word	0x0d726574
   83f9c:	0000000a 	.word	0x0000000a
   83fa0:	74696e49 	.word	0x74696e49
   83fa4:	696c6169 	.word	0x696c6169
   83fa8:	2064657a 	.word	0x2064657a
   83fac:	7473616d 	.word	0x7473616d
   83fb0:	0a0d7265 	.word	0x0a0d7265
   83fb4:	00000000 	.word	0x00000000
   83fb8:	6c696146 	.word	0x6c696146
   83fbc:	74206465 	.word	0x74206465
   83fc0:	6567206f 	.word	0x6567206f
   83fc4:	20612074 	.word	0x20612074
   83fc8:	70736572 	.word	0x70736572
   83fcc:	65736e6f 	.word	0x65736e6f
   83fd0:	6f726620 	.word	0x6f726620
   83fd4:	6863206d 	.word	0x6863206d
   83fd8:	0a0d7069 	.word	0x0a0d7069
   83fdc:	00000000 	.word	0x00000000
   83fe0:	70736552 	.word	0x70736552
   83fe4:	65736e6f 	.word	0x65736e6f
   83fe8:	746f6720 	.word	0x746f6720
   83fec:	206e6574 	.word	0x206e6574
   83ff0:	6d6f7266 	.word	0x6d6f7266
   83ff4:	69686320 	.word	0x69686320
   83ff8:	000a0d70 	.word	0x000a0d70
   83ffc:	6c696146 	.word	0x6c696146
   84000:	74206465 	.word	0x74206465
   84004:	6573206f 	.word	0x6573206f
   84008:	6420646e 	.word	0x6420646e
   8400c:	0d617461 	.word	0x0d617461
   84010:	0000000a 	.word	0x0000000a
   84014:	61746144 	.word	0x61746144
   84018:	6e657320 	.word	0x6e657320
   8401c:	000a0d74 	.word	0x000a0d74
   84020:	65636552 	.word	0x65636552
   84024:	64657669 	.word	0x64657669
   84028:	6425203a 	.word	0x6425203a
   8402c:	00000d0a 	.word	0x00000d0a
   84030:	6e646944 	.word	0x6e646944
   84034:	72207427 	.word	0x72207427
   84038:	69656365 	.word	0x69656365
   8403c:	61206576 	.word	0x61206576
   84040:	6420796e 	.word	0x6420796e
   84044:	0d617461 	.word	0x0d617461
   84048:	0000000a 	.word	0x0000000a
   8404c:	00000043 	.word	0x00000043

00084050 <_global_impure_ptr>:
   84050:	20070140 33323130 37363534 42413938     @.. 0123456789AB
   84060:	46454443 00000000 33323130 37363534     CDEF....01234567
   84070:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   84080:	0000296c                                l)..

00084084 <zeroes.6721>:
   84084:	30303030 30303030 30303030 30303030     0000000000000000

00084094 <blanks.6720>:
   84094:	20202020 20202020 20202020 20202020                     

000840a4 <_init>:
   840a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   840a6:	bf00      	nop
   840a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   840aa:	bc08      	pop	{r3}
   840ac:	469e      	mov	lr, r3
   840ae:	4770      	bx	lr

000840b0 <__init_array_start>:
   840b0:	00082009 	.word	0x00082009

000840b4 <__frame_dummy_init_array_entry>:
   840b4:	00080119                                ....

000840b8 <_fini>:
   840b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   840ba:	bf00      	nop
   840bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   840be:	bc08      	pop	{r3}
   840c0:	469e      	mov	lr, r3
   840c2:	4770      	bx	lr

000840c4 <__fini_array_start>:
   840c4:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070130 	.word	0x20070130

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <g_interrupt_enabled>:
2007012c:	00000001                                ....

20070130 <SystemCoreClock>:
20070130:	003d0900                                ..=.

20070134 <tx_buffer>:
20070134:	05050505 05050505 00000000              ............

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	0008404c 00000000 00000000 00000000     L@..............
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070568 <_impure_ptr>:
20070568:	20070140                                @.. 

2007056c <lc_ctype_charset>:
2007056c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007058c <__mb_cur_max>:
2007058c:	00000001                                ....

20070590 <__malloc_av_>:
	...
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 

20070998 <__malloc_trim_threshold>:
20070998:	00020000                                ....

2007099c <__malloc_sbrk_base>:
2007099c:	ffffffff                                ....

200709a0 <__wctomb>:
200709a0:	00083779                                y7..
