Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Tue Dec 23 17:15:40 2025
| Host             : alexey101-lenovo-14-AHP9 running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file pcie_wrapper_power_routed.rpt -pb pcie_wrapper_power_summary_routed.pb -rpx pcie_wrapper_power_routed.rpx
| Design           : pcie_wrapper
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.558        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.304        |
| Device Static (W)        | 0.255        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 78.7         |
| Junction Temperature (C) | 31.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.122 |       14 |       --- |             --- |
| Slice Logic              |     0.057 |    41364 |       --- |             --- |
|   LUT as Logic           |     0.047 |    15495 |    218600 |            7.09 |
|   LUT as Distributed RAM |     0.004 |     1771 |     70400 |            2.52 |
|   Register               |     0.004 |    17970 |    437200 |            4.11 |
|   CARRY4                 |     0.002 |      555 |     54650 |            1.02 |
|   F7/F8 Muxes            |    <0.001 |      297 |    218600 |            0.14 |
|   LUT as Shift Register  |    <0.001 |       45 |     70400 |            0.06 |
|   Others                 |     0.000 |      600 |       --- |             --- |
| Signals                  |     0.074 |    31174 |       --- |             --- |
| Block RAM                |     0.102 |     30.5 |       545 |            5.60 |
| MMCM                     |     0.108 |        1 |         8 |           12.50 |
| I/O                      |    <0.001 |        2 |       362 |            0.55 |
| GTX                      |     1.253 |        4 |        16 |           25.00 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Hard IPs                 |     0.058 |        1 |       --- |             --- |
|   PCIE                   |     0.058 |        1 |         1 |          100.00 |
| Static Power             |     0.255 |          |           |                 |
| Total                    |     3.558 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.621 |       0.554 |      0.066 |
| Vccaux    |       1.800 |     0.101 |       0.059 |      0.042 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.005 |      0.003 |
| MGTAVcc   |       1.000 |     0.647 |       0.637 |      0.009 |
| MGTAVtt   |       1.200 |     0.387 |       0.377 |      0.010 |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |
| Vccpint   |       1.000 |     0.744 |       0.724 |      0.020 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.019 |       0.016 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                               | Domain                                                                                                                                             | Constraint (ns) |
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y0                 | pcie_i/xdma_0/inst/pcie_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/gen3_reg2_reg_0 |             4.0 |
| clk_125mhz_x0y0                     | pcie_i/xdma_0/inst/pcie_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz      |             8.0 |
| clk_250mhz_mux_x0y0                 | pcie_i/xdma_0/inst/pcie_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/gen3_reg2_reg_0 |             4.0 |
| clk_250mhz_x0y0                     | pcie_i/xdma_0/inst/pcie_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz      |             4.0 |
| clk_fpga_0                          | pcie_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                                                            |            20.0 |
| mmcm_fb                             | pcie_i/xdma_0/inst/pcie_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb         |            10.0 |
| pcie_i/util_ds_buf_0/U0/IBUF_OUT[0] | pcie_i/xdma_0/inst/pcie_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                             |            10.0 |
| pcie_refclk                         | pcie_i/util_ds_buf_0/U0/IBUF_OUT[0]                                                                                                                |            10.0 |
| pcie_refclk                         | pcie_sys_clk_100M_p[0]                                                                                                                             |            10.0 |
| txoutclk_x0y0                       | pcie_i/xdma_0/inst/pcie_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| userclk1                            | pcie_i/xdma_0/inst/pcie_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1        |             4.0 |
| userclk2                            | pcie_i/xdma_0/inst/pcie_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2        |             8.0 |
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                      | Power (W) |
+-----------------------------------------------------------------------------------------------------------+-----------+
| pcie_wrapper                                                                                              |     3.304 |
|   pcie_i                                                                                                  |     3.303 |
|     axi_bram_ctrl_0                                                                                       |     0.002 |
|       U0                                                                                                  |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                                        |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                             |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                                            |    <0.001 |
|             I_RD_CHNL                                                                                     |     0.001 |
|               I_WRAP_BRST                                                                                 |    <0.001 |
|             I_WR_CHNL                                                                                     |    <0.001 |
|               BID_FIFO                                                                                    |    <0.001 |
|               I_WRAP_BRST                                                                                 |    <0.001 |
|     axi_bram_ctrl_1                                                                                       |     0.003 |
|       U0                                                                                                  |     0.003 |
|         gext_inst.abcv4_0_ext_inst                                                                        |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                                                             |     0.003 |
|             GEN_ARB.I_SNG_PORT                                                                            |    <0.001 |
|             I_RD_CHNL                                                                                     |     0.002 |
|               I_WRAP_BRST                                                                                 |    <0.001 |
|             I_WR_CHNL                                                                                     |    <0.001 |
|               BID_FIFO                                                                                    |    <0.001 |
|               I_WRAP_BRST                                                                                 |    <0.001 |
|     axi_interconnect_0                                                                                    |     0.000 |
|       s00_couplers                                                                                        |     0.000 |
|         auto_pc                                                                                           |     0.000 |
|           inst                                                                                            |     0.000 |
|     axi_interconnect_1                                                                                    |     0.005 |
|       s00_couplers                                                                                        |     0.005 |
|         auto_ds                                                                                           |     0.005 |
|           inst                                                                                            |     0.005 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                         |     0.005 |
|               USE_READ.read_addr_inst                                                                     |     0.002 |
|                 cmd_queue                                                                                 |     0.001 |
|                   inst                                                                                    |     0.001 |
|                     fifo_gen_inst                                                                         |    <0.001 |
|                       inst_fifo_gen                                                                       |    <0.001 |
|                         gconvfifo.rf                                                                      |    <0.001 |
|                           grf.rf                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                                           |    <0.001 |
|                               grss.rsts                                                                   |    <0.001 |
|                               rpntr                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                               gwss.wsts                                                                   |    <0.001 |
|                               wpntr                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                               gdm.dm_gen.dm                                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                          |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                        |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                        |    <0.001 |
|                                 RAM_reg_0_31_24_28                                                        |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                         |    <0.001 |
|                             rstblk                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |    <0.001 |
|               USE_READ.read_data_inst                                                                     |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                   |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                 |    <0.001 |
|                   inst                                                                                    |    <0.001 |
|                     fifo_gen_inst                                                                         |    <0.001 |
|                       inst_fifo_gen                                                                       |    <0.001 |
|                         gconvfifo.rf                                                                      |    <0.001 |
|                           grf.rf                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                                           |    <0.001 |
|                               grss.rsts                                                                   |    <0.001 |
|                               rpntr                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                               gwss.wsts                                                                   |    <0.001 |
|                               wpntr                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                               gdm.dm_gen.dm                                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                          |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                          |    <0.001 |
|                             rstblk                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |    <0.001 |
|                 cmd_queue                                                                                 |    <0.001 |
|                   inst                                                                                    |    <0.001 |
|                     fifo_gen_inst                                                                         |    <0.001 |
|                       inst_fifo_gen                                                                       |    <0.001 |
|                         gconvfifo.rf                                                                      |    <0.001 |
|                           grf.rf                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                                           |    <0.001 |
|                               grss.rsts                                                                   |    <0.001 |
|                               rpntr                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                               gwss.wsts                                                                   |    <0.001 |
|                               wpntr                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                               gdm.dm_gen.dm                                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                          |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                        |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                        |    <0.001 |
|                                 RAM_reg_0_31_24_28                                                        |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                         |    <0.001 |
|                             rstblk                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |    <0.001 |
|               USE_WRITE.write_data_inst                                                                   |    <0.001 |
|     blk_mem_gen_0                                                                                         |     0.006 |
|       U0                                                                                                  |     0.006 |
|         inst_blk_mem_gen                                                                                  |     0.006 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                           |     0.006 |
|             valid.cstr                                                                                    |     0.006 |
|               ramloop[0].ram.r                                                                            |     0.003 |
|                 prim_noinit.ram                                                                           |     0.003 |
|               ramloop[1].ram.r                                                                            |     0.003 |
|                 prim_noinit.ram                                                                           |     0.003 |
|     proc_sys_reset_0                                                                                      |    <0.001 |
|       U0                                                                                                  |    <0.001 |
|         EXT_LPF                                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                       |    <0.001 |
|         SEQ                                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                                     |    <0.001 |
|     proc_sys_reset_1                                                                                      |    <0.001 |
|       U0                                                                                                  |    <0.001 |
|         EXT_LPF                                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                       |    <0.001 |
|         SEQ                                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                                     |    <0.001 |
|     processing_system7_0                                                                                  |     1.529 |
|       inst                                                                                                |     1.529 |
|     util_ds_buf_0                                                                                         |    <0.001 |
|       U0                                                                                                  |    <0.001 |
|     xdma_0                                                                                                |     1.757 |
|       inst                                                                                                |     1.757 |
|         pcie_xdma_0_0_pcie2_to_pcie3_wrapper_i                                                            |     1.529 |
|           pcie2_ip_i                                                                                      |     1.510 |
|             inst                                                                                          |     1.510 |
|               inst                                                                                        |     1.510 |
|                 gt_top_i                                                                                  |     1.396 |
|                   gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                                        |    <0.001 |
|                   gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                                        |    <0.001 |
|                   gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                                        |    <0.001 |
|                   gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                                        |    <0.001 |
|                   pipe_wrapper_i                                                                          |     1.393 |
|                     pipe_clock_int.pipe_clock_i                                                           |     0.110 |
|                     pipe_lane[0].gt_wrapper_i                                                             |     0.314 |
|                       cpllPDInst                                                                          |    <0.001 |
|                     pipe_lane[0].pipe_drp.pipe_drp_i                                                      |     0.001 |
|                     pipe_lane[0].pipe_eq.pipe_eq_i                                                        |     0.002 |
|                       rxeq_scan_i                                                                         |    <0.001 |
|                     pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i                    |    <0.001 |
|                       qpll_drp_i                                                                          |    <0.001 |
|                       qpll_wrapper_i                                                                      |    <0.001 |
|                     pipe_lane[0].pipe_rate.pipe_rate_i                                                    |     0.001 |
|                     pipe_lane[0].pipe_sync_i                                                              |    <0.001 |
|                     pipe_lane[0].pipe_user_i                                                              |     0.001 |
|                     pipe_lane[1].gt_wrapper_i                                                             |     0.314 |
|                       cpllPDInst                                                                          |    <0.001 |
|                     pipe_lane[1].pipe_drp.pipe_drp_i                                                      |     0.001 |
|                     pipe_lane[1].pipe_eq.pipe_eq_i                                                        |     0.002 |
|                       rxeq_scan_i                                                                         |    <0.001 |
|                     pipe_lane[1].pipe_rate.pipe_rate_i                                                    |     0.001 |
|                     pipe_lane[1].pipe_sync_i                                                              |    <0.001 |
|                     pipe_lane[1].pipe_user_i                                                              |     0.001 |
|                     pipe_lane[2].gt_wrapper_i                                                             |     0.314 |
|                       cpllPDInst                                                                          |    <0.001 |
|                     pipe_lane[2].pipe_drp.pipe_drp_i                                                      |     0.001 |
|                     pipe_lane[2].pipe_eq.pipe_eq_i                                                        |     0.002 |
|                       rxeq_scan_i                                                                         |    <0.001 |
|                     pipe_lane[2].pipe_rate.pipe_rate_i                                                    |     0.001 |
|                     pipe_lane[2].pipe_sync_i                                                              |    <0.001 |
|                     pipe_lane[2].pipe_user_i                                                              |     0.001 |
|                     pipe_lane[3].gt_wrapper_i                                                             |     0.314 |
|                       cpllPDInst                                                                          |    <0.001 |
|                     pipe_lane[3].pipe_drp.pipe_drp_i                                                      |     0.001 |
|                     pipe_lane[3].pipe_eq.pipe_eq_i                                                        |     0.002 |
|                       rxeq_scan_i                                                                         |    <0.001 |
|                     pipe_lane[3].pipe_rate.pipe_rate_i                                                    |     0.001 |
|                     pipe_lane[3].pipe_sync_i                                                              |    <0.001 |
|                     pipe_lane[3].pipe_user_i                                                              |     0.001 |
|                     pipe_reset.pipe_reset_i                                                               |     0.001 |
|                     qpll_reset.qpll_reset_i                                                               |    <0.001 |
|                 pcie_top_i                                                                                |     0.114 |
|                   axi_basic_top                                                                           |     0.004 |
|                     rx_inst                                                                               |     0.003 |
|                       rx_null_gen_inst                                                                    |    <0.001 |
|                       rx_pipeline_inst                                                                    |     0.003 |
|                     tx_inst                                                                               |     0.001 |
|                       thrtl_ctl_enabled.tx_thrl_ctl_inst                                                  |    <0.001 |
|                       tx_pipeline_inst                                                                    |    <0.001 |
|                   pcie_7x_i                                                                               |     0.105 |
|                     pcie_bram_top                                                                         |     0.043 |
|                       pcie_brams_rx                                                                       |     0.022 |
|                         brams[0].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                         brams[1].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                         brams[2].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                         brams[3].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                       pcie_brams_tx                                                                       |     0.022 |
|                         brams[0].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                         brams[1].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                         brams[2].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                         brams[3].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                   pcie_pipe_pipeline_i                                                                    |     0.005 |
|                     pipe_2_lane.pipe_lane_1_i                                                             |     0.001 |
|                     pipe_4_lane.pipe_lane_2_i                                                             |     0.001 |
|                     pipe_4_lane.pipe_lane_3_i                                                             |     0.001 |
|                     pipe_lane_0_i                                                                         |     0.001 |
|                     pipe_misc_i                                                                           |    <0.001 |
|                 phy_lnk_up_cdc                                                                            |    <0.001 |
|                 pl_received_hot_rst_cdc                                                                   |    <0.001 |
|           pcie_xdma_0_0_axi_stream_intf_i                                                                 |     0.019 |
|             pcie_xdma_0_0_dma_cpl_i                                                                       |    <0.001 |
|             pcie_xdma_0_0_dma_req_i                                                                       |     0.003 |
|             pcie_xdma_0_0_rx_demux_i                                                                      |     0.014 |
|               dma_cpl_fifo_inst                                                                           |     0.005 |
|                 U0                                                                                        |     0.005 |
|                   inst_fifo_gen                                                                           |     0.005 |
|                     gaxis_fifo.gaxisf.axisf                                                               |     0.005 |
|                       grf.rf                                                                              |     0.005 |
|                         gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                                               |    <0.001 |
|                           grss.rsts                                                                       |    <0.001 |
|                           rpntr                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                           gwss.wsts                                                                       |    <0.001 |
|                           wpntr                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                             |     0.005 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                                        |     0.004 |
|                             inst_blk_mem_gen                                                              |     0.004 |
|                               gnbram.gnativebmg.native_blk_mem_gen                                        |     0.004 |
|                                 valid.cstr                                                                |     0.004 |
|                                   ramloop[0].ram.r                                                        |    <0.001 |
|                                     prim_noinit.ram                                                       |    <0.001 |
|                                   ramloop[1].ram.r                                                        |     0.002 |
|                                     prim_noinit.ram                                                       |     0.002 |
|                                   ramloop[2].ram.r                                                        |     0.002 |
|                                     prim_noinit.ram                                                       |     0.002 |
|                         rstblk                                                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                        |    <0.001 |
|               pcie_xdma_0_0_rx_destraddler_inst                                                           |     0.002 |
|               tgt_brdg_fifo_inst                                                                          |     0.003 |
|                 U0                                                                                        |     0.003 |
|                   inst_fifo_gen                                                                           |     0.003 |
|                     gaxis_fifo.gaxisf.axisf                                                               |     0.003 |
|                       grf.rf                                                                              |     0.003 |
|                         gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                                               |    <0.001 |
|                           grss.rsts                                                                       |    <0.001 |
|                           rpntr                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                           gwss.gpf.wrpf                                                                   |    <0.001 |
|                           gwss.wsts                                                                       |    <0.001 |
|                           wpntr                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                             |     0.003 |
|                           gdm.dm_gen.dm                                                                   |     0.002 |
|                             RAM_reg_0_15_0_5                                                              |    <0.001 |
|                             RAM_reg_0_15_102_107                                                          |    <0.001 |
|                             RAM_reg_0_15_108_113                                                          |    <0.001 |
|                             RAM_reg_0_15_114_119                                                          |    <0.001 |
|                             RAM_reg_0_15_120_125                                                          |    <0.001 |
|                             RAM_reg_0_15_126_131                                                          |    <0.001 |
|                             RAM_reg_0_15_132_137                                                          |    <0.001 |
|                             RAM_reg_0_15_138_143                                                          |    <0.001 |
|                             RAM_reg_0_15_144_149                                                          |    <0.001 |
|                             RAM_reg_0_15_150_155                                                          |    <0.001 |
|                             RAM_reg_0_15_156_161                                                          |    <0.001 |
|                             RAM_reg_0_15_162_166                                                          |    <0.001 |
|                             RAM_reg_0_15_36_41                                                            |    <0.001 |
|                             RAM_reg_0_15_42_47                                                            |    <0.001 |
|                             RAM_reg_0_15_48_53                                                            |    <0.001 |
|                             RAM_reg_0_15_54_59                                                            |    <0.001 |
|                             RAM_reg_0_15_60_65                                                            |    <0.001 |
|                             RAM_reg_0_15_66_71                                                            |    <0.001 |
|                             RAM_reg_0_15_6_11                                                             |    <0.001 |
|                             RAM_reg_0_15_72_77                                                            |    <0.001 |
|                             RAM_reg_0_15_78_83                                                            |    <0.001 |
|                             RAM_reg_0_15_84_89                                                            |    <0.001 |
|                             RAM_reg_0_15_90_95                                                            |    <0.001 |
|                             RAM_reg_0_15_96_101                                                           |    <0.001 |
|                         rstblk                                                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|             pcie_xdma_0_0_tgt_cpl_i                                                                       |    <0.001 |
|             pcie_xdma_0_0_tgt_req_i                                                                       |    <0.001 |
|             pcie_xdma_0_0_tx_mux_i                                                                        |    <0.001 |
|           pcie_xdma_0_0_cfg_sideband_i                                                                    |    <0.001 |
|         ram_top                                                                                           |     0.039 |
|           C2H_PCIE_DSC_CPLD_RAM                                                                           |     0.007 |
|           MASTER_READ_BRAM                                                                                |     0.008 |
|             genblk1[0].u_buffermem                                                                        |     0.004 |
|               U0                                                                                          |     0.004 |
|                 inst_blk_mem_gen                                                                          |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.004 |
|                     valid.cstr                                                                            |     0.004 |
|                       ramloop[0].ram.r                                                                    |     0.004 |
|                         prim_noinit.ram                                                                   |     0.004 |
|             genblk1[1].u_buffermem                                                                        |     0.004 |
|               U0                                                                                          |     0.004 |
|                 inst_blk_mem_gen                                                                          |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.004 |
|                     valid.cstr                                                                            |     0.004 |
|                       ramloop[0].ram.r                                                                    |     0.004 |
|                         prim_noinit.ram                                                                   |     0.004 |
|           MASTER_WRITE_FIFO                                                                               |     0.008 |
|             genblk1[0].u_buffermem                                                                        |     0.004 |
|               U0                                                                                          |     0.004 |
|                 inst_blk_mem_gen                                                                          |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.004 |
|                     valid.cstr                                                                            |     0.004 |
|                       ramloop[0].ram.r                                                                    |     0.004 |
|                         prim_noinit.ram                                                                   |     0.004 |
|             genblk1[1].u_buffermem                                                                        |     0.004 |
|               U0                                                                                          |     0.004 |
|                 inst_blk_mem_gen                                                                          |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.004 |
|                     valid.cstr                                                                            |     0.004 |
|                       ramloop[0].ram.r                                                                    |     0.004 |
|                         prim_noinit.ram                                                                   |     0.004 |
|           gen_c2h_bram.C2H_DAT0_FIFO                                                                      |     0.008 |
|             genblk1[0].u_buffermem                                                                        |     0.004 |
|               U0                                                                                          |     0.004 |
|                 inst_blk_mem_gen                                                                          |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.004 |
|                     valid.cstr                                                                            |     0.004 |
|                       ramloop[0].ram.r                                                                    |     0.004 |
|                         prim_noinit.ram                                                                   |     0.004 |
|             genblk1[1].u_buffermem                                                                        |     0.004 |
|               U0                                                                                          |     0.004 |
|                 inst_blk_mem_gen                                                                          |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.004 |
|                     valid.cstr                                                                            |     0.004 |
|                       ramloop[0].ram.r                                                                    |     0.004 |
|                         prim_noinit.ram                                                                   |     0.004 |
|           gen_h2c_bram.H2C_DAT0_FIFO                                                                      |     0.008 |
|             genblk1[0].u_buffermem                                                                        |     0.004 |
|               U0                                                                                          |     0.004 |
|                 inst_blk_mem_gen                                                                          |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.004 |
|                     valid.cstr                                                                            |     0.004 |
|                       ramloop[0].ram.r                                                                    |     0.004 |
|                         prim_noinit.ram                                                                   |     0.004 |
|             genblk1[1].u_buffermem                                                                        |     0.004 |
|               U0                                                                                          |     0.004 |
|                 inst_blk_mem_gen                                                                          |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.004 |
|                     valid.cstr                                                                            |     0.004 |
|                       ramloop[0].ram.r                                                                    |     0.004 |
|                         prim_noinit.ram                                                                   |     0.004 |
|         udma_wrapper                                                                                      |     0.189 |
|           dma_top                                                                                         |     0.189 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg_0_7_0_5   |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg_0_7_6_11  |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg_0_7_0_2       |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg_0_7_0_3        |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg_0_7_6_7       |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg_0_7_0_3        |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg_0_7_0_0  |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg_0_7_0_5     |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg_0_7_6_9     |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg_0_7_0_5      |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg_0_7_12_15    |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg_0_7_6_11     |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg_0_7_0_2 |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg_0_7_0_5        |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg_0_7_6_7        |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg_0_7_0_2         |    <0.001 |
|             axi4mm_bridge_top_inst                                                                        |     0.010 |
|               axi4mm_axi_mm_master_top_inst                                                               |     0.009 |
|                 axi4mm_axi_mm_master_rd                                                                   |     0.002 |
|                   m_axi_araddrissueq_reg_0_1_0_5                                                          |    <0.001 |
|                   m_axi_araddrissueq_reg_0_1_12_17                                                        |    <0.001 |
|                   m_axi_araddrissueq_reg_0_1_30_35                                                        |    <0.001 |
|                   m_axi_araddrissueq_reg_0_1_6_11                                                         |    <0.001 |
|                   m_axi_ardwlenissueq_reg_0_1_0_5                                                         |    <0.001 |
|                   m_axi_ardwlenissueq_reg_0_1_6_9                                                         |    <0.001 |
|                   m_axi_bardecq_reg_r1_0_1_1_1                                                            |    <0.001 |
|                   m_axi_bardecq_reg_r2_0_1_1_1                                                            |    <0.001 |
|                   m_axi_funcq_reg_0_1_6_7                                                                 |    <0.001 |
|                 axi4mm_axi_mm_master_wr_inst                                                              |     0.002 |
|                   m_axi_awaddrq_reg_0_7_0_5                                                               |    <0.001 |
|                   m_axi_awaddrq_reg_0_7_12_17                                                             |    <0.001 |
|                   m_axi_awaddrq_reg_0_7_30_35                                                             |    <0.001 |
|                   m_axi_awaddrq_reg_0_7_6_11                                                              |    <0.001 |
|                   m_axi_awdwlenq_reg_0_7_0_5                                                              |    <0.001 |
|                   m_axi_awdwlenq_reg_0_7_6_9                                                              |    <0.001 |
|                   m_axi_awfirstdwbestq_reg_0_7_0_3                                                        |    <0.001 |
|                   m_axi_awlastdwbestq_reg_0_7_0_3                                                         |    <0.001 |
|                   m_axi_bardecq_reg_r1_0_7_1_1                                                            |    <0.001 |
|                   m_axi_bardecq_reg_r2_0_7_1_1                                                            |    <0.001 |
|                   m_axi_funcq_reg_0_7_6_7                                                                 |    <0.001 |
|                 axi4mm_axi_str_masterbr_rdtlp_inst                                                        |     0.004 |
|                 axi4mm_axi_str_masterbridge_wrrd_inst                                                     |     0.001 |
|               axi4mm_axi_mm_master_top_soft_dma_inst                                                      |    <0.001 |
|             base                                                                                          |     0.015 |
|               CFG_INST                                                                                    |     0.004 |
|               IRQ_INST                                                                                    |     0.007 |
|                 arbirq                                                                                    |    <0.001 |
|                   genarb[0].inst                                                                          |    <0.001 |
|                   genarb[1].inst                                                                          |    <0.001 |
|                   genarb[2].inst                                                                          |    <0.001 |
|                 msix_req.msix_ctl                                                                         |    <0.001 |
|                 msix_req.pf0_msix_table                                                                   |     0.005 |
|                 usr_irq_xpm_cdc                                                                           |    <0.001 |
|               TAR_BRDG                                                                                    |     0.001 |
|               cq_axilt_slv                                                                                |     0.002 |
|                 DAT_FIFO                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|                 REQ_FIFO                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_3_36_40                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|               usr_axilt_slv                                                                               |    <0.001 |
|                 DAT_FIFO                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|                 REQ_FIFO                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_3_36_40                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|             dma_enable.aximm.dma_aximm                                                                    |     0.024 |
|               axi4mm_axi_mm_master_rd                                                                     |     0.003 |
|                 m_axi_araddrissueq_reg_0_15_0_5                                                           |    <0.001 |
|                 m_axi_araddrissueq_reg_0_15_12_17                                                         |    <0.001 |
|                 m_axi_araddrissueq_reg_0_15_6_11                                                          |    <0.001 |
|                 m_axi_archnlIdIssueq_reg_0_15_0_0                                                         |    <0.001 |
|                 m_axi_arlenissueq_reg_0_15_0_5                                                            |    <0.001 |
|                 m_axi_arlenissueq_reg_0_15_6_7                                                            |    <0.001 |
|                 m_axi_arsizeissueq_reg_0_15_0_2                                                           |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_0_5                                                                  |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_102_107                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_108_113                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_114_119                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_120_125                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_126_131                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_12_17                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_138_143                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_18_23                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_24_29                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_30_35                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_36_41                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_42_47                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_48_53                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_54_59                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_60_65                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_66_71                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_6_11                                                                 |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_72_77                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_78_83                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_84_89                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_90_95                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_96_101                                                               |    <0.001 |
|                 rrsp_ChnlIdq_reg_0_15_0_0                                                                 |    <0.001 |
|               axi4mm_axi_mm_master_wr                                                                     |     0.019 |
|                 WPL_FIFO                                                                                  |    <0.001 |
|                   MemArray_reg_0_15_0_5                                                                   |    <0.001 |
|                   MemArray_reg_0_15_12_17                                                                 |    <0.001 |
|                   MemArray_reg_0_15_18_23                                                                 |    <0.001 |
|                   MemArray_reg_0_15_24_29                                                                 |    <0.001 |
|                   MemArray_reg_0_15_30_34                                                                 |    <0.001 |
|                   MemArray_reg_0_15_6_11                                                                  |    <0.001 |
|                 WTLP_DAT_FIFO                                                                             |     0.002 |
|                   MemArray_reg_0_7_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_7_102_107                                                                |    <0.001 |
|                   MemArray_reg_0_7_108_113                                                                |    <0.001 |
|                   MemArray_reg_0_7_114_119                                                                |    <0.001 |
|                   MemArray_reg_0_7_120_125                                                                |    <0.001 |
|                   MemArray_reg_0_7_126_131                                                                |    <0.001 |
|                   MemArray_reg_0_7_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_7_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_7_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_7_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_7_36_41                                                                  |    <0.001 |
|                   MemArray_reg_0_7_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_7_48_53                                                                  |    <0.001 |
|                   MemArray_reg_0_7_54_59                                                                  |    <0.001 |
|                   MemArray_reg_0_7_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_7_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_7_6_11                                                                   |    <0.001 |
|                   MemArray_reg_0_7_72_77                                                                  |    <0.001 |
|                   MemArray_reg_0_7_78_83                                                                  |    <0.001 |
|                   MemArray_reg_0_7_84_89                                                                  |    <0.001 |
|                   MemArray_reg_0_7_90_95                                                                  |    <0.001 |
|                   MemArray_reg_0_7_96_101                                                                 |    <0.001 |
|                 m_axi_ChnlIdq_reg_0_15_0_3                                                                |    <0.001 |
|                 m_axi_awaddrq_reg_0_15_0_5                                                                |    <0.001 |
|                 m_axi_awaddrq_reg_0_15_12_17                                                              |    <0.001 |
|                 m_axi_awaddrq_reg_0_15_6_11                                                               |    <0.001 |
|                 m_axi_awlenq_reg_0_15_0_5                                                                 |    <0.001 |
|                 m_axi_awlenq_reg_0_15_6_7                                                                 |    <0.001 |
|                 m_axi_awsizeq_reg_0_15_0_2                                                                |    <0.001 |
|                 m_axi_waddrfirstq_reg_0_15_0_5                                                            |    <0.001 |
|                 m_axi_waddrlastq_reg_0_15_0_5                                                             |    <0.001 |
|                 m_axi_wlenq_reg_0_15_0_5                                                                  |    <0.001 |
|                 m_axi_wlenq_reg_0_15_6_7                                                                  |    <0.001 |
|                 wrrsp_ChnlIdq_reg_0_15_0_5                                                                |    <0.001 |
|                 wrrsp_ChnlIdq_reg_0_15_6_7                                                                |    <0.001 |
|               axidma_rrq_arb                                                                              |    <0.001 |
|                 Fifowhead.fifoInfo                                                                        |    <0.001 |
|                   MemArray_reg_0_3_120_121                                                                |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_3_54_59                                                                  |    <0.001 |
|                   MemArray_reg_0_3_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_3_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_3_72_77                                                                  |    <0.001 |
|               axidma_wrq_arb                                                                              |     0.001 |
|                 Fifowhead.fifoInfo                                                                        |     0.001 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_108_112                                                                |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_36_41                                                                  |    <0.001 |
|                   MemArray_reg_0_3_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_3_48_53                                                                  |    <0.001 |
|                   MemArray_reg_0_3_54_59                                                                  |    <0.001 |
|                   MemArray_reg_0_3_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|             dma_enable.vul_dma                                                                            |     0.092 |
|               RD                                                                                          |     0.036 |
|                 gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                   |     0.036 |
|                   DSC_FIFO                                                                                |     0.003 |
|                     MemArray_reg_0_7_0_5                                                                  |    <0.001 |
|                     MemArray_reg_0_7_102_107                                                              |    <0.001 |
|                     MemArray_reg_0_7_108_113                                                              |    <0.001 |
|                     MemArray_reg_0_7_114_119                                                              |    <0.001 |
|                     MemArray_reg_0_7_120_125                                                              |    <0.001 |
|                     MemArray_reg_0_7_126_131                                                              |    <0.001 |
|                     MemArray_reg_0_7_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_7_132_137                                                              |    <0.001 |
|                     MemArray_reg_0_7_138_143                                                              |    <0.001 |
|                     MemArray_reg_0_7_144_149                                                              |    <0.001 |
|                     MemArray_reg_0_7_150_155                                                              |    <0.001 |
|                     MemArray_reg_0_7_156_158                                                              |    <0.001 |
|                     MemArray_reg_0_7_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_7_24_29                                                                |    <0.001 |
|                     MemArray_reg_0_7_30_35                                                                |    <0.001 |
|                     MemArray_reg_0_7_36_41                                                                |    <0.001 |
|                     MemArray_reg_0_7_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_7_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_7_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_7_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_7_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_7_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_7_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_7_78_83                                                                |    <0.001 |
|                     MemArray_reg_0_7_84_89                                                                |    <0.001 |
|                     MemArray_reg_0_7_90_95                                                                |    <0.001 |
|                     MemArray_reg_0_7_96_101                                                               |    <0.001 |
|                   RRQ_FIFO                                                                                |     0.003 |
|                     MemArray_reg_0_3_102_107                                                              |    <0.001 |
|                     MemArray_reg_0_3_108_113                                                              |    <0.001 |
|                     MemArray_reg_0_3_114_119                                                              |    <0.001 |
|                     MemArray_reg_0_3_120_120                                                              |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                |    <0.001 |
|                     MemArray_reg_0_3_30_35                                                                |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_3_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_3_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_3_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_3_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_3_78_83                                                                |    <0.001 |
|                     MemArray_reg_0_3_84_89                                                                |    <0.001 |
|                     MemArray_reg_0_3_90_95                                                                |    <0.001 |
|                     MemArray_reg_0_3_96_101                                                               |    <0.001 |
|                   WRQ_FIFO                                                                                |     0.001 |
|                     MemArray_reg_0_3_0_5                                                                  |    <0.001 |
|                     MemArray_reg_0_3_108_111                                                              |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_3_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_3_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                 |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_0_0                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_1_1                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_2_2                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_3_3                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_4_4                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_5_5                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_6_6                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_7_7                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_8_8                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_9_9                                                            |    <0.001 |
|                   rcp_rcv_lba_101_reg_0_31_0_3                                                            |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_31_0_5                                                             |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_31_6_9                                                             |    <0.001 |
|                   rrq_len_nn1_reg_0_31_0_5                                                                |    <0.001 |
|                   rrq_len_nn1_reg_0_31_12_12                                                              |    <0.001 |
|                   rrq_len_nn1_reg_0_31_6_11                                                               |    <0.001 |
|                   rrq_wfba_nn1_reg_0_31_0_3                                                               |    <0.001 |
|               WR                                                                                          |     0.033 |
|                 gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                   |     0.033 |
|                   DSC_FIFO                                                                                |     0.002 |
|                     MemArray_reg_0_7_0_5                                                                  |    <0.001 |
|                     MemArray_reg_0_7_102_107                                                              |    <0.001 |
|                     MemArray_reg_0_7_108_113                                                              |    <0.001 |
|                     MemArray_reg_0_7_114_119                                                              |    <0.001 |
|                     MemArray_reg_0_7_120_125                                                              |    <0.001 |
|                     MemArray_reg_0_7_126_131                                                              |    <0.001 |
|                     MemArray_reg_0_7_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_7_132_137                                                              |    <0.001 |
|                     MemArray_reg_0_7_138_143                                                              |    <0.001 |
|                     MemArray_reg_0_7_144_149                                                              |    <0.001 |
|                     MemArray_reg_0_7_150_155                                                              |    <0.001 |
|                     MemArray_reg_0_7_156_158                                                              |    <0.001 |
|                     MemArray_reg_0_7_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_7_24_29                                                                |    <0.001 |
|                     MemArray_reg_0_7_30_35                                                                |    <0.001 |
|                     MemArray_reg_0_7_36_41                                                                |    <0.001 |
|                     MemArray_reg_0_7_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_7_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_7_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_7_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_7_90_95                                                                |    <0.001 |
|                     MemArray_reg_0_7_96_101                                                               |    <0.001 |
|                   RRQ_FIFO                                                                                |    <0.001 |
|                     MemArray_reg_0_3_120_120                                                              |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                |    <0.001 |
|                     MemArray_reg_0_3_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_3_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_3_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_3_72_77                                                                |    <0.001 |
|                   WRQ_FIFO                                                                                |     0.003 |
|                     MemArray_reg_0_3_0_5                                                                  |    <0.001 |
|                     MemArray_reg_0_3_102_107                                                              |    <0.001 |
|                     MemArray_reg_0_3_108_111                                                              |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_3_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_3_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_3_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_3_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_3_78_83                                                                |    <0.001 |
|                     MemArray_reg_0_3_84_89                                                                |    <0.001 |
|                     MemArray_reg_0_3_90_95                                                                |    <0.001 |
|                     MemArray_reg_0_3_96_101                                                               |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_0_0                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_1_1                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_2_2                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_3_3                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_4_4                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_5_5                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_6_6                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_7_7                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_8_8                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_9_9                                                            |    <0.001 |
|                   rcp_rcv_lba_101_reg_0_15_0_3                                                            |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_15_0_5                                                             |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_15_6_9                                                             |    <0.001 |
|                   rrq_len_nn1_reg_0_15_0_5                                                                |    <0.001 |
|                   rrq_len_nn1_reg_0_15_12_12                                                              |    <0.001 |
|                   rrq_len_nn1_reg_0_15_6_11                                                               |    <0.001 |
|                   rrq_wfba_nn1_reg_0_15_0_3                                                               |    <0.001 |
|               dsc_eng.DSC                                                                                 |     0.022 |
|                 RRQ_FIFO                                                                                  |     0.003 |
|                   MemArray_reg_0_3_102_107                                                                |    <0.001 |
|                   MemArray_reg_0_3_108_113                                                                |    <0.001 |
|                   MemArray_reg_0_3_114_119                                                                |    <0.001 |
|                   MemArray_reg_0_3_120_120                                                                |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_3_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_3_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_3_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|                   MemArray_reg_0_3_72_77                                                                  |    <0.001 |
|                   MemArray_reg_0_3_78_83                                                                  |    <0.001 |
|                   MemArray_reg_0_3_84_89                                                                  |    <0.001 |
|                   MemArray_reg_0_3_90_95                                                                  |    <0.001 |
|                   MemArray_reg_0_3_96_101                                                                 |    <0.001 |
|             dma_enable.wb_eng.dma_pcie_wb_eng                                                             |     0.002 |
|               WB_CHNL_FIFO                                                                                |    <0.001 |
|                 MemArray_reg_0_3_0_0                                                                      |    <0.001 |
|               WB_DAT_FIFO                                                                                 |    <0.001 |
|                 MemArray_reg_0_3_0_5                                                                      |    <0.001 |
|                 MemArray_reg_0_3_12_17                                                                    |    <0.001 |
|                 MemArray_reg_0_3_18_23                                                                    |    <0.001 |
|                 MemArray_reg_0_3_24_29                                                                    |    <0.001 |
|                 MemArray_reg_0_3_30_35                                                                    |    <0.001 |
|                 MemArray_reg_0_3_6_11                                                                     |    <0.001 |
|               axidma_wb_arb                                                                               |    <0.001 |
|                 Fifowhead.fifoInfo                                                                        |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_32                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|                 arbchnls                                                                                  |    <0.001 |
|                   genarb[0].inst                                                                          |    <0.001 |
|                   genarb[1].inst                                                                          |    <0.001 |
|             dma_pcie_req                                                                                  |     0.045 |
|               TAG_FIFO_EVEN                                                                               |    <0.001 |
|                 MemArray_reg_0_31_0_4                                                                     |    <0.001 |
|               TAG_FIFO_ODD                                                                                |    <0.001 |
|                 MemArray_reg_0_31_0_4                                                                     |    <0.001 |
|               axidma_rrq_arb                                                                              |     0.002 |
|                 Fifowhead.fifoInfo                                                                        |     0.002 |
|                   MemArray_reg_0_3_102_107                                                                |    <0.001 |
|                   MemArray_reg_0_3_108_113                                                                |    <0.001 |
|                   MemArray_reg_0_3_114_119                                                                |    <0.001 |
|                   MemArray_reg_0_3_120_121                                                                |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_3_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_3_48_53                                                                  |    <0.001 |
|                   MemArray_reg_0_3_54_59                                                                  |    <0.001 |
|                   MemArray_reg_0_3_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_3_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|                   MemArray_reg_0_3_72_77                                                                  |    <0.001 |
|                   MemArray_reg_0_3_78_83                                                                  |    <0.001 |
|                   MemArray_reg_0_3_84_89                                                                  |    <0.001 |
|                   MemArray_reg_0_3_90_95                                                                  |    <0.001 |
|                   MemArray_reg_0_3_96_101                                                                 |    <0.001 |
|                 arbchnls                                                                                  |    <0.001 |
|                   genarb[0].inst                                                                          |    <0.001 |
|                   genarb[1].inst                                                                          |    <0.001 |
|               axidma_wrq_arb                                                                              |     0.002 |
|                 Fifowhead.fifoInfo                                                                        |     0.002 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_102_107                                                                |    <0.001 |
|                   MemArray_reg_0_3_108_112                                                                |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_36_41                                                                  |    <0.001 |
|                   MemArray_reg_0_3_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_3_48_53                                                                  |    <0.001 |
|                   MemArray_reg_0_3_54_59                                                                  |    <0.001 |
|                   MemArray_reg_0_3_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_3_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|                   MemArray_reg_0_3_72_77                                                                  |    <0.001 |
|                   MemArray_reg_0_3_78_83                                                                  |    <0.001 |
|                   MemArray_reg_0_3_84_89                                                                  |    <0.001 |
|                   MemArray_reg_0_3_90_95                                                                  |    <0.001 |
|                   MemArray_reg_0_3_96_101                                                                 |    <0.001 |
|               dma_pcie_rc                                                                                 |     0.018 |
|                 tag_did_conti_val_reg_0_63_0_0                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_1_1                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_2_2                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_3_3                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_4_4                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_5_5                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_6_6                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_7_7                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_8_8                                                            |    <0.001 |
|                 tag_rrq_chn_info_mem_even_reg_0_31_0_5                                                    |    <0.001 |
|                 tag_rrq_chn_info_mem_even_reg_0_31_12_17                                                  |    <0.001 |
|                 tag_rrq_chn_info_mem_even_reg_0_31_6_11                                                   |    <0.001 |
|                 tag_rrq_chn_info_mem_odd_reg_0_31_0_5                                                     |    <0.001 |
|                 tag_rrq_chn_info_mem_odd_reg_0_31_12_17                                                   |    <0.001 |
|                 tag_rrq_chn_info_mem_odd_reg_0_31_6_11                                                    |    <0.001 |
|                 u_dma_rc_mem_pfch                                                                         |     0.003 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_0_5                                             |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_102_107                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_108_113                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_114_119                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_120_125                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_126_131                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_12_17                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_132_137                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_138_143                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_18_23                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_204_207                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_24_29                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_30_35                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_36_41                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_42_47                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_48_53                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_54_59                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_60_65                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_66_71                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_6_11                                            |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_72_77                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_78_83                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_84_89                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_90_95                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_96_101                                          |    <0.001 |
|                 u_mem_rc                                                                                  |     0.004 |
|               dma_pcie_rq                                                                                 |     0.021 |
|                 RQ_FIFO                                                                                   |     0.005 |
|                 WTLP_DAT_FIFO                                                                             |     0.002 |
|                   MemArray_reg_0_7_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_7_102_107                                                                |    <0.001 |
|                   MemArray_reg_0_7_108_113                                                                |    <0.001 |
|                   MemArray_reg_0_7_114_119                                                                |    <0.001 |
|                   MemArray_reg_0_7_120_125                                                                |    <0.001 |
|                   MemArray_reg_0_7_126_131                                                                |    <0.001 |
|                   MemArray_reg_0_7_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_7_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_7_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_7_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_7_36_41                                                                  |    <0.001 |
|                   MemArray_reg_0_7_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_7_48_53                                                                  |    <0.001 |
|                   MemArray_reg_0_7_54_59                                                                  |    <0.001 |
|                   MemArray_reg_0_7_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_7_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_7_6_11                                                                   |    <0.001 |
|                   MemArray_reg_0_7_72_77                                                                  |    <0.001 |
|                   MemArray_reg_0_7_78_83                                                                  |    <0.001 |
|                   MemArray_reg_0_7_84_89                                                                  |    <0.001 |
|                   MemArray_reg_0_7_90_95                                                                  |    <0.001 |
|                   MemArray_reg_0_7_96_101                                                                 |    <0.001 |
|                 WTLP_HDR_FIFO                                                                             |    <0.001 |
|                   MemArray_reg_0_7_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_7_102_102                                                                |    <0.001 |
|                   MemArray_reg_0_7_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_7_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_7_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_7_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_7_36_41                                                                  |    <0.001 |
|                   MemArray_reg_0_7_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_7_48_53                                                                  |    <0.001 |
|                   MemArray_reg_0_7_54_59                                                                  |    <0.001 |
|                   MemArray_reg_0_7_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_7_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_7_6_11                                                                   |    <0.001 |
|                   MemArray_reg_0_7_72_77                                                                  |    <0.001 |
|                   MemArray_reg_0_7_78_83                                                                  |    <0.001 |
|                   MemArray_reg_0_7_84_89                                                                  |    <0.001 |
|                   MemArray_reg_0_7_90_95                                                                  |    <0.001 |
|                   MemArray_reg_0_7_96_101                                                                 |    <0.001 |
|                 wcp_chn_q_reg_0_15_0_0                                                                    |    <0.001 |
|                 wcp_eor_q_reg_0_15_0_0                                                                    |    <0.001 |
|                 wcp_rid_q_reg_0_15_0_5                                                                    |    <0.001 |
|             reset_cntrlr                                                                                  |    <0.001 |
|     xlconstant_0                                                                                          |     0.000 |
|     xlconstant_2                                                                                          |     0.000 |
|     xlconstant_3                                                                                          |     0.000 |
+-----------------------------------------------------------------------------------------------------------+-----------+


