
*** Running vivado
    with args -log receiver.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source receiver.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source receiver.tcl -notrace
Command: synth_design -top receiver -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3732 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 361.785 ; gain = 100.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:3]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter div_sample bound to: 4 - type: integer 
	Parameter div_counter bound to: 2604 - type: integer 
	Parameter mid_sample bound to: 2 - type: integer 
	Parameter div_bit bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prime_number_calc' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/prime_number_calc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'prime_number_calc' (1#1) [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/prime_number_calc.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'cikti' does not match port width (5) of module 'prime_number_calc' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:59]
INFO: [Synth 8-226] default block is never used [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:194]
WARNING: [Synth 8-6014] Unused sequential element displayed_number_reg was removed.  [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:103]
WARNING: [Synth 8-3848] Net cos in module/entity receiver does not have driver. [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:35]
WARNING: [Synth 8-3848] Net karekok in module/entity receiver does not have driver. [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:35]
WARNING: [Synth 8-3848] Net sin in module/entity receiver does not have driver. [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:35]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (2#1) [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 624.836 ; gain = 363.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 624.836 ; gain = 363.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 624.836 ; gain = 363.633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/constrs_1/new/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/constrs_1/new/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/constrs_1/new/Basys3_Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/constrs_1/new/Basys3_Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/receiver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/receiver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.863 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.867 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 781.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 781.867 ; gain = 520.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 781.867 ; gain = 520.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 781.867 ; gain = 520.664
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "cikti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_bitcounter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 781.867 ; gain = 520.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |prime_number_calc__GB0 |           1|     20844|
|2     |prime_number_calc__GB1 |           1|      5395|
|3     |prime_number_calc__GB2 |           1|      7338|
|4     |prime_number_calc__GB3 |           1|      8059|
|5     |prime_number_calc__GB4 |           1|     11528|
|6     |prime_number_calc__GB5 |           1|     16057|
|7     |prime_number_calc__GB6 |           1|     20087|
|8     |prime_number_calc__GB7 |           1|     23385|
|9     |receiver__GC0          |           1|      1953|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1030  
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module prime_number_calc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1018  
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'sayi_reg[8:0]' into 'sayi_reg[8:0]' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:37]
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'i_0/B[0]__0' (FDE) to 'i_0/rxshiftreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/B[1]' (FDE) to 'i_0/rxshiftreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/B[2]' (FDE) to 'i_0/rxshiftreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/B[3]' (FDE) to 'i_0/rxshiftreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/B[4]' (FDE) to 'i_0/rxshiftreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/B[5]' (FDE) to 'i_0/rxshiftreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/B[6]' (FDE) to 'i_0/rxshiftreg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/B[7]' (FDE) to 'i_0/rxshiftreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/B[0]' (FDE) to 'i_0/rxshiftreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/B[1]__0' (FDE) to 'i_0/rxshiftreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/B[2]__0' (FDE) to 'i_0/rxshiftreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/B[3]__0' (FDE) to 'i_0/rxshiftreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/B[4]__0' (FDE) to 'i_0/rxshiftreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/B[5]__0' (FDE) to 'i_0/rxshiftreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/B[6]__0' (FDE) to 'i_0/rxshiftreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/B[7]__0' (FDE) to 'i_0/rxshiftreg_reg[8]'
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cikti" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 781.867 ; gain = 520.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |prime_number_calc__GB0 |           1|      3759|
|2     |prime_number_calc__GB1 |           1|       384|
|3     |prime_number_calc__GB2 |           1|       484|
|4     |prime_number_calc__GB3 |           1|       211|
|5     |prime_number_calc__GB4 |           1|       804|
|6     |prime_number_calc__GB5 |           1|      2123|
|7     |prime_number_calc__GB6 |           1|      3517|
|8     |prime_number_calc__GB7 |           1|        89|
|9     |receiver__GC0          |           1|       771|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:47 . Memory (MB): peak = 781.867 ; gain = 520.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:41 ; elapsed = 00:04:56 . Memory (MB): peak = 1188.207 ; gain = 927.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |receiver_GT0  |           1|      8317|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:45 ; elapsed = 00:05:00 . Memory (MB): peak = 1188.207 ; gain = 927.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:47 ; elapsed = 00:05:02 . Memory (MB): peak = 1188.207 ; gain = 927.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:47 ; elapsed = 00:05:02 . Memory (MB): peak = 1188.207 ; gain = 927.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:48 ; elapsed = 00:05:03 . Memory (MB): peak = 1188.207 ; gain = 927.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:48 ; elapsed = 00:05:03 . Memory (MB): peak = 1188.207 ; gain = 927.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:48 ; elapsed = 00:05:03 . Memory (MB): peak = 1188.207 ; gain = 927.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:48 ; elapsed = 00:05:03 . Memory (MB): peak = 1188.207 ; gain = 927.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1115|
|3     |LUT1   |   796|
|4     |LUT2   |  2335|
|5     |LUT3   |   275|
|6     |LUT4   |   224|
|7     |LUT5   |   254|
|8     |LUT6   |   607|
|9     |MUXF7  |     2|
|10    |FDCE   |    20|
|11    |FDRE   |   103|
|12    |IBUF   |     3|
|13    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  5754|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:48 ; elapsed = 00:05:03 . Memory (MB): peak = 1188.207 ; gain = 927.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:29 ; elapsed = 00:04:58 . Memory (MB): peak = 1188.207 ; gain = 769.973
Synthesis Optimization Complete : Time (s): cpu = 00:04:48 ; elapsed = 00:05:04 . Memory (MB): peak = 1188.207 ; gain = 927.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'receiver' is not ideal for floorplanning, since the cellview 'receiver' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1188.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:51 ; elapsed = 00:05:07 . Memory (MB): peak = 1188.207 ; gain = 939.953
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1188.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/receiver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file receiver_utilization_synth.rpt -pb receiver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug  9 18:12:52 2022...
