INFO: [HLS 200-10] Running 'F:/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'LAPTOP' on host 'laptop-b6dq8m1e' (Windows NT_amd64 version 6.2) on Sat Apr 19 08:23:55 +0700 2025
INFO: [HLS 200-10] In directory 'D:/LVTN/lc3'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'D:/LVTN/lc3/lc3_isa/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source D:/LVTN/lc3/lc3_isa/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project lc3_isa 
INFO: [HLS 200-10] Opening project 'D:/LVTN/lc3/lc3_isa'.
INFO: [HLS 200-1510] Running: set_top lc3 
INFO: [HLS 200-1510] Running: add_files lc3.cpp 
INFO: [HLS 200-10] Adding design file 'lc3.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/LVTN/lc3/lc3_isa/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 587.879 ; gain = 175.941
INFO: [Common 17-206] Exiting Vivado at Sat Apr 19 08:24:08 2025...
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.256 seconds; current allocated memory: 7.668 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.141 seconds; peak allocated memory: 217.785 MB.
