/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [19:0] _01_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~celloutsig_0_4z[8];
  assign celloutsig_0_12z = ~celloutsig_0_11z;
  assign celloutsig_1_9z = ~celloutsig_1_1z;
  assign celloutsig_1_12z = ~in_data[161];
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & in_data[36]);
  assign celloutsig_0_14z = ~((celloutsig_0_13z[0] | celloutsig_0_12z) & celloutsig_0_3z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_0_7z = celloutsig_0_2z | celloutsig_0_0z;
  assign celloutsig_0_8z = celloutsig_0_4z[1] | celloutsig_0_7z;
  assign celloutsig_0_9z = _00_ | celloutsig_0_4z[1];
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[104];
  assign celloutsig_1_7z = celloutsig_1_3z[4] | celloutsig_1_3z[5];
  reg [19:0] _14_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 20'h00000;
    else _14_ <= { in_data[50:45], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign { _01_[19:16], _00_, _01_[14:0] } = _14_;
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_5z } === { celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_4z = in_data[179:171] === { in_data[155:149], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[80:75] < in_data[44:39];
  assign celloutsig_0_3z = { in_data[81:70], celloutsig_0_2z, celloutsig_0_0z } < { in_data[49:38], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_3z } < { celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[121:115] < in_data[191:185];
  assign celloutsig_1_5z = in_data[127:109] < { in_data[147:130], celloutsig_1_4z };
  assign celloutsig_1_15z = in_data[117:113] < { celloutsig_1_3z[3:2], celloutsig_1_12z, celloutsig_1_0z, in_data[161] };
  assign celloutsig_1_18z = { celloutsig_1_3z[5:4], celloutsig_1_7z, celloutsig_1_15z } >>> { celloutsig_1_6z[1:0], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_3z[6:5], celloutsig_1_4z, celloutsig_1_10z, in_data[161], celloutsig_1_10z } >>> { celloutsig_1_3z[4], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_18z };
  assign celloutsig_0_4z = { in_data[22:13], celloutsig_0_1z } >>> { in_data[47:45], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_10z = in_data[31:28] >>> { _01_[10], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z } >>> { _01_[18:16], celloutsig_0_11z };
  assign celloutsig_1_3z = { in_data[110:109], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >>> { in_data[187:182], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[4:1], celloutsig_1_4z } >>> { celloutsig_1_3z[5], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z } >>> celloutsig_1_6z[4:1];
  assign _01_[15] = _00_;
  assign { out_data[131:128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
