
*** Running vivado
    with args -log FSM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source FSM.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.

*** Running vivado
    with args -log FSM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source FSM.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 464.836 ; gain = 180.754
Command: read_checkpoint -auto_incremental -incremental E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/utils_1/imports/synth_1/FSM.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/utils_1/imports/synth_1/FSM.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FSM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 6076
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.996 ; gain = 440.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FSM' [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:1]
WARNING: [Synth 8-567] referenced signal 'RST_N' should be on the sensitivity list [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:64]
WARNING: [Synth 8-567] referenced signal 'RD_EN_C1' should be on the sensitivity list [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:64]
WARNING: [Synth 8-567] referenced signal 'REQUEST_C2' should be on the sensitivity list [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:64]
WARNING: [Synth 8-567] referenced signal 'RD_NOT_WRITE_C2' should be on the sensitivity list [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:64]
WARNING: [Synth 8-567] referenced signal 'WR_EN_C1' should be on the sensitivity list [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:64]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (0#1) [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:1]
WARNING: [Synth 8-3848] Net RST_DONE in module/entity FSM does not have driver. [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:7]
WARNING: [Synth 8-3848] Net RDDATA_C1 in module/entity FSM does not have driver. [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:17]
WARNING: [Synth 8-3848] Net DATAOUT_C2 in module/entity FSM does not have driver. [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:19]
WARNING: [Synth 8-3848] Net ACK_C2 in module/entity FSM does not have driver. [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:20]
WARNING: [Synth 8-3848] Net RD_EN in module/entity FSM does not have driver. [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:22]
WARNING: [Synth 8-3848] Net WR_EN in module/entity FSM does not have driver. [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:22]
WARNING: [Synth 8-3848] Net WR_ADDR in module/entity FSM does not have driver. [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:23]
WARNING: [Synth 8-3848] Net RD_ADDR in module/entity FSM does not have driver. [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:23]
WARNING: [Synth 8-3848] Net WR_DATA in module/entity FSM does not have driver. [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v:24]
WARNING: [Synth 8-3330] design FSM has an empty top module
WARNING: [Synth 8-7129] Port RST_DONE in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[7] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[6] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[5] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[4] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[7] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[6] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[5] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[4] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACK_C2 in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_EN in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ADDR[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ADDR[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ADDR[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ADDR[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_ADDR[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_ADDR[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_ADDR[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_ADDR[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA[7] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA[6] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA[5] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA[4] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_N in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLOCK in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN_C1 in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_EN_C1 in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDR_C1[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDR_C1[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDR_C1[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDR_C1[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRADDR_C1[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRADDR_C1[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRADDR_C1[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRADDR_C1[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRDATA_C1[7] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRDATA_C1[6] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRDATA_C1[5] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRDATA_C1[4] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRDATA_C1[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRDATA_C1[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRDATA_C1[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRDATA_C1[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAIN_C2[7] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAIN_C2[6] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAIN_C2[5] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAIN_C2[4] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAIN_C2[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAIN_C2[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAIN_C2[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAIN_C2[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port REQUEST_C2 in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_NOT_WRITE_C2 in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_C2[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_C2[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_C2[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_C2[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA[7] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA[6] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA[5] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA[4] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA[0] in module FSM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1407.156 ; gain = 546.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1407.156 ; gain = 546.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1407.156 ; gain = 546.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1407.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/constrs_1/new/pin_mapping.xdc]
Finished Parsing XDC File [E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/constrs_1/new/pin_mapping.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1423.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1423.539 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design FSM has an empty top module
WARNING: [Synth 8-7129] Port RST_DONE in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[7] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[6] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[5] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[4] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDATA_C1[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[7] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[6] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[5] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[4] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAOUT_C2[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACK_C2 in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_EN in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ADDR[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ADDR[2] in module FSM is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    36|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1423.539 ; gain = 563.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1423.539 ; gain = 546.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1423.539 ; gain = 563.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1423.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1428.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: f35201ea
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 1428.367 ; gain = 959.574
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1428.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/downloads/.xinstall/Vivado/FSM/FSM.runs/synth_1/FSM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FSM_utilization_synth.rpt -pb FSM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 10:56:40 2023...
