Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun 19 11:16:08 2020
| Host         : DESKTOP-T839HQ8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mb_design_wrapper_timing_summary_routed.rpt -pb mb_design_wrapper_timing_summary_routed.pb -rpx mb_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 55 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -34.433     -770.290                     45                13460        0.036        0.000                      0                13460        3.000        0.000                       0                  5199  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                        ------------       ----------      --------------
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                    {0.000 5.000}      10.000          100.000         
  clk_out1_mb_design_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_mb_design_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.496        0.000                      0                  309        0.122        0.000                      0                  309       15.686        0.000                       0                   314  
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.319        0.000                      0                  105        0.263        0.000                      0                  105       16.166        0.000                       0                    97  
sys_clock                                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_mb_design_clk_wiz_1_0                                 -34.433     -770.290                     45                13046        0.036        0.000                      0                13046        3.750        0.000                       0                  4784  
  clkfbout_mb_design_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.496ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.704ns (23.979%)  route 2.232ns (76.021%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 19.910 - 16.667 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.606     3.638    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X53Y72         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.456     4.094 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           1.151     5.244    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[7]
    SLICE_X57Y71         LUT6 (Prop_lut6_I3_O)        0.124     5.368 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.580     5.948    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.072 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.501     6.573    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X56Y70         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.491    19.910    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y70         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.359    20.269    
                         clock uncertainty           -0.035    20.234    
    SLICE_X56Y70         FDRE (Setup_fdre_C_CE)      -0.164    20.070    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.070    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                 13.496    

Slack (MET) :             13.880ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.764ns  (logic 0.772ns (27.932%)  route 1.992ns (72.068%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 36.582 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y70         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.524    20.833 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.526    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124    21.650 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.299    22.949    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y65         LUT2 (Prop_lut2_I0_O)        0.124    23.073 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.073    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[0]
    SLICE_X57Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.496    36.582    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.376    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X57Y65         FDCE (Setup_fdce_C_D)        0.031    36.953    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                         -23.073    
  -------------------------------------------------------------------
                         slack                                 13.880    

Slack (MET) :             13.896ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.792ns  (logic 0.800ns (28.655%)  route 1.992ns (71.346%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 36.582 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y70         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.524    20.833 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.526    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124    21.650 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.299    22.949    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y65         LUT3 (Prop_lut3_I0_O)        0.152    23.101 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.101    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[1]
    SLICE_X57Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.496    36.582    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.376    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X57Y65         FDCE (Setup_fdce_C_D)        0.075    36.997    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                         -23.101    
  -------------------------------------------------------------------
                         slack                                 13.896    

Slack (MET) :             13.915ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.745ns  (logic 0.798ns (29.067%)  route 1.947ns (70.933%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 36.582 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y70         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.524    20.833 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.526    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124    21.650 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.255    22.904    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y65         LUT3 (Prop_lut3_I0_O)        0.150    23.054 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.054    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[5]
    SLICE_X57Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.496    36.582    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.376    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X57Y65         FDCE (Setup_fdce_C_D)        0.047    36.969    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.969    
                         arrival time                         -23.054    
  -------------------------------------------------------------------
                         slack                                 13.915    

Slack (MET) :             14.047ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.597ns  (logic 0.772ns (29.728%)  route 1.825ns (70.272%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 36.582 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y70         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.524    20.833 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.526    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124    21.650 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.132    22.782    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.906 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.906    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[6]
    SLICE_X57Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.496    36.582    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.376    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X57Y65         FDCE (Setup_fdce_C_D)        0.031    36.953    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                         -22.906    
  -------------------------------------------------------------------
                         slack                                 14.047    

Slack (MET) :             14.057ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.584ns  (logic 0.772ns (29.881%)  route 1.812ns (70.119%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 36.580 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y70         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.524    20.833 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.526    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124    21.650 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.119    22.769    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.893 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[8]_i_1/O
                         net (fo=1, routed)           0.000    22.893    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[8]
    SLICE_X57Y67         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.494    36.580    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y67         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]/C
                         clock pessimism              0.376    36.956    
                         clock uncertainty           -0.035    36.920    
    SLICE_X57Y67         FDCE (Setup_fdce_C_D)        0.029    36.949    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]
  -------------------------------------------------------------------
                         required time                         36.949    
                         arrival time                         -22.893    
  -------------------------------------------------------------------
                         slack                                 14.057    

Slack (MET) :             14.062ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.626ns  (logic 0.801ns (30.504%)  route 1.825ns (69.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 36.582 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y70         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.524    20.833 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.526    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124    21.650 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.132    22.782    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.153    22.935 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.935    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X57Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.496    36.582    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.376    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X57Y65         FDCE (Setup_fdce_C_D)        0.075    36.997    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                         -22.935    
  -------------------------------------------------------------------
                         slack                                 14.062    

Slack (MET) :             14.120ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.504ns  (logic 0.772ns (30.830%)  route 1.732ns (69.170%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y70         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.524    20.833 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.526    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124    21.650 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.039    22.689    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.813 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.813    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X55Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.495    36.581    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.359    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X55Y65         FDCE (Setup_fdce_C_D)        0.029    36.933    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                         -22.813    
  -------------------------------------------------------------------
                         slack                                 14.120    

Slack (MET) :             14.172ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.498ns  (logic 0.766ns (30.664%)  route 1.732ns (69.336%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y70         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.524    20.833 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.526    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124    21.650 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.039    22.689    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.118    22.807 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.807    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[3]
    SLICE_X55Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.495    36.581    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.359    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X55Y65         FDCE (Setup_fdce_C_D)        0.075    36.979    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.979    
                         arrival time                         -22.807    
  -------------------------------------------------------------------
                         slack                                 14.172    

Slack (MET) :             14.441ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.202ns  (logic 0.772ns (35.060%)  route 1.430ns (64.940%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y70         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.524    20.833 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.526    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124    21.650 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           0.737    22.387    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.124    22.511 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.511    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X57Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         1.495    36.581    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.376    36.957    
                         clock uncertainty           -0.035    36.921    
    SLICE_X57Y66         FDCE (Setup_fdce_C_D)        0.031    36.952    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.952    
                         arrival time                         -22.511    
  -------------------------------------------------------------------
                         slack                                 14.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.552     1.354    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X47Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDCE (Prop_fdce_C_Q)         0.141     1.495 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.551    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X47Y76         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.820     1.746    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X47Y76         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.392     1.354    
    SLICE_X47Y76         FDPE (Hold_fdpe_C_D)         0.075     1.429    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.707%)  route 0.295ns (61.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.556     1.358    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y67         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141     1.499 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/Q
                         net (fo=2, routed)           0.295     1.793    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/instr_read_reg[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.045     1.838 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000     1.838    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK0
    SLICE_X51Y67         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.825     1.751    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y67         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                         clock pessimism             -0.129     1.622    
    SLICE_X51Y67         FDCE (Hold_fdce_C_D)         0.091     1.713    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.551     1.353    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X48Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDCE (Prop_fdce_C_Q)         0.141     1.494 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.058     1.551    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X48Y75         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.819     1.745    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X48Y75         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.392     1.353    
    SLICE_X48Y75         FDPE (Hold_fdpe_C_D)         0.071     1.424    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.551     1.353    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X48Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDCE (Prop_fdce_C_Q)         0.141     1.494 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.065     1.559    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X48Y75         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.819     1.745    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X48Y75         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.392     1.353    
    SLICE_X48Y75         FDPE (Hold_fdpe_C_D)         0.075     1.428    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.268%)  route 0.134ns (48.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.631     1.433    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y36         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=3, routed)           0.134     1.708    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain[13]
    SLICE_X41Y36         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.903     1.829    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y36         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.361     1.467    
    SLICE_X41Y36         FDCE (Hold_fdce_C_D)         0.070     1.537    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.551     1.353    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X48Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDCE (Prop_fdce_C_Q)         0.128     1.481 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.073     1.554    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X49Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.819     1.745    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X49Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                         clock pessimism             -0.379     1.366    
    SLICE_X49Y75         FDCE (Hold_fdce_C_D)         0.017     1.383    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.552     1.354    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X47Y76         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.482 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.114     1.595    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X46Y75         SRL16E                                       r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.819     1.745    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X46Y75         SRL16E                                       r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.379     1.366    
    SLICE_X46Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.421    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.551     1.353    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X57Y73         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDCE (Prop_fdce_C_Q)         0.141     1.494 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/Q
                         net (fo=8, routed)           0.134     1.627    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/A1
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.048     1.675 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.675    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[3]
    SLICE_X56Y73         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.818     1.744    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X56Y73         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
                         clock pessimism             -0.378     1.366    
    SLICE_X56Y73         FDCE (Hold_fdce_C_D)         0.131     1.497    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.477%)  route 0.149ns (44.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.567     1.369    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Clk
    SLICE_X28Y62         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDCE (Prop_fdce_C_Q)         0.141     1.510 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_select_reg[0]/Q
                         net (fo=7, routed)           0.149     1.659    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/status_select[0]
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.045     1.704 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.704    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/status_sample_reg[0]_24[0]
    SLICE_X30Y62         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.836     1.762    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Clk
    SLICE_X30Y62         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.358     1.404    
    SLICE_X30Y62         FDCE (Hold_fdce_C_D)         0.121     1.525    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.462%)  route 0.149ns (44.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.550     1.352    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X55Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDCE (Prop_fdce_C_Q)         0.141     1.493 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/Q
                         net (fo=4, routed)           0.149     1.642    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][6]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.687 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[5]_i_1/O
                         net (fo=1, routed)           0.000     1.687    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[5]
    SLICE_X56Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=313, routed)         0.818     1.744    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X56Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                         clock pessimism             -0.358     1.386    
    SLICE_X56Y76         FDCE (Hold_fdce_C_D)         0.121     1.507    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X38Y62   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X41Y65   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y55   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y58   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y55   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y55   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y55   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y55   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y58   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[16]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y47   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y48   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y67   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y67   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y67   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y67   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y42   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X50Y42   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y43   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y45   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y42   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X50Y42   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y67   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y67   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y67   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y65   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y65   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y67   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y65   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y66   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.319ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.184ns  (logic 1.279ns (20.683%)  route 4.905ns (79.317%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDCE (Prop_fdce_C_Q)         0.484    21.088 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.061    22.149    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X54Y70         LUT3 (Prop_lut3_I2_O)        0.323    22.472 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=12, routed)          1.035    23.507    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[6]
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.348    23.855 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.861    24.716    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.124    24.840 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.947    26.787    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X33Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.679    37.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X33Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[15]/C
                         clock pessimism              0.334    37.347    
                         clock uncertainty           -0.035    37.311    
    SLICE_X33Y37         FDCE (Setup_fdce_C_CE)      -0.205    37.106    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                         -26.787    
  -------------------------------------------------------------------
                         slack                                 10.319    

Slack (MET) :             10.319ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.184ns  (logic 1.279ns (20.683%)  route 4.905ns (79.317%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDCE (Prop_fdce_C_Q)         0.484    21.088 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.061    22.149    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X54Y70         LUT3 (Prop_lut3_I2_O)        0.323    22.472 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=12, routed)          1.035    23.507    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[6]
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.348    23.855 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.861    24.716    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.124    24.840 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.947    26.787    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X33Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.679    37.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X33Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[16]/C
                         clock pessimism              0.334    37.347    
                         clock uncertainty           -0.035    37.311    
    SLICE_X33Y37         FDCE (Setup_fdce_C_CE)      -0.205    37.106    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                         -26.787    
  -------------------------------------------------------------------
                         slack                                 10.319    

Slack (MET) :             10.319ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.184ns  (logic 1.279ns (20.683%)  route 4.905ns (79.317%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDCE (Prop_fdce_C_Q)         0.484    21.088 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.061    22.149    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X54Y70         LUT3 (Prop_lut3_I2_O)        0.323    22.472 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=12, routed)          1.035    23.507    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[6]
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.348    23.855 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.861    24.716    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.124    24.840 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.947    26.787    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X33Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.679    37.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X33Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[17]/C
                         clock pessimism              0.334    37.347    
                         clock uncertainty           -0.035    37.311    
    SLICE_X33Y37         FDCE (Setup_fdce_C_CE)      -0.205    37.106    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                         -26.787    
  -------------------------------------------------------------------
                         slack                                 10.319    

Slack (MET) :             10.319ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.184ns  (logic 1.279ns (20.683%)  route 4.905ns (79.317%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDCE (Prop_fdce_C_Q)         0.484    21.088 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.061    22.149    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X54Y70         LUT3 (Prop_lut3_I2_O)        0.323    22.472 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=12, routed)          1.035    23.507    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[6]
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.348    23.855 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.861    24.716    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.124    24.840 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.947    26.787    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X33Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.679    37.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X33Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[18]/C
                         clock pessimism              0.334    37.347    
                         clock uncertainty           -0.035    37.311    
    SLICE_X33Y37         FDCE (Setup_fdce_C_CE)      -0.205    37.106    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                         -26.787    
  -------------------------------------------------------------------
                         slack                                 10.319    

Slack (MET) :             10.319ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.184ns  (logic 1.279ns (20.683%)  route 4.905ns (79.317%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDCE (Prop_fdce_C_Q)         0.484    21.088 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.061    22.149    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X54Y70         LUT3 (Prop_lut3_I2_O)        0.323    22.472 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=12, routed)          1.035    23.507    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[6]
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.348    23.855 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.861    24.716    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.124    24.840 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.947    26.787    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X33Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.679    37.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X33Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[21]/C
                         clock pessimism              0.334    37.347    
                         clock uncertainty           -0.035    37.311    
    SLICE_X33Y37         FDCE (Setup_fdce_C_CE)      -0.205    37.106    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                         -26.787    
  -------------------------------------------------------------------
                         slack                                 10.319    

Slack (MET) :             10.319ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.184ns  (logic 1.279ns (20.683%)  route 4.905ns (79.317%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDCE (Prop_fdce_C_Q)         0.484    21.088 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.061    22.149    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X54Y70         LUT3 (Prop_lut3_I2_O)        0.323    22.472 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=12, routed)          1.035    23.507    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[6]
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.348    23.855 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.861    24.716    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.124    24.840 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.947    26.787    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X33Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.679    37.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X33Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[5]/C
                         clock pessimism              0.334    37.347    
                         clock uncertainty           -0.035    37.311    
    SLICE_X33Y37         FDCE (Setup_fdce_C_CE)      -0.205    37.106    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                         -26.787    
  -------------------------------------------------------------------
                         slack                                 10.319    

Slack (MET) :             10.460ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.044ns  (logic 1.279ns (21.161%)  route 4.765ns (78.839%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 37.014 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDCE (Prop_fdce_C_Q)         0.484    21.088 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.061    22.149    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X54Y70         LUT3 (Prop_lut3_I2_O)        0.323    22.472 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=12, routed)          1.035    23.507    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[6]
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.348    23.855 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.861    24.716    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.124    24.840 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.807    26.648    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X33Y38         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.680    37.014    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X33Y38         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[12]/C
                         clock pessimism              0.334    37.348    
                         clock uncertainty           -0.035    37.312    
    SLICE_X33Y38         FDCE (Setup_fdce_C_CE)      -0.205    37.107    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         37.107    
                         arrival time                         -26.648    
  -------------------------------------------------------------------
                         slack                                 10.460    

Slack (MET) :             10.460ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.044ns  (logic 1.279ns (21.161%)  route 4.765ns (78.839%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 37.014 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDCE (Prop_fdce_C_Q)         0.484    21.088 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.061    22.149    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X54Y70         LUT3 (Prop_lut3_I2_O)        0.323    22.472 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=12, routed)          1.035    23.507    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[6]
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.348    23.855 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.861    24.716    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.124    24.840 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.807    26.648    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X33Y38         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.680    37.014    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X33Y38         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[19]/C
                         clock pessimism              0.334    37.348    
                         clock uncertainty           -0.035    37.312    
    SLICE_X33Y38         FDCE (Setup_fdce_C_CE)      -0.205    37.107    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         37.107    
                         arrival time                         -26.648    
  -------------------------------------------------------------------
                         slack                                 10.460    

Slack (MET) :             10.465ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.037ns  (logic 1.279ns (21.185%)  route 4.758ns (78.815%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDCE (Prop_fdce_C_Q)         0.484    21.088 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.061    22.149    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X54Y70         LUT3 (Prop_lut3_I2_O)        0.323    22.472 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=12, routed)          1.035    23.507    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[6]
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.348    23.855 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.861    24.716    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.124    24.840 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.801    26.641    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X32Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.679    37.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X32Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[13]/C
                         clock pessimism              0.334    37.347    
                         clock uncertainty           -0.035    37.311    
    SLICE_X32Y37         FDCE (Setup_fdce_C_CE)      -0.205    37.106    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                         -26.641    
  -------------------------------------------------------------------
                         slack                                 10.465    

Slack (MET) :             10.465ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.037ns  (logic 1.279ns (21.185%)  route 4.758ns (78.815%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDCE (Prop_fdce_C_Q)         0.484    21.088 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.061    22.149    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X54Y70         LUT3 (Prop_lut3_I2_O)        0.323    22.472 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=12, routed)          1.035    23.507    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[6]
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.348    23.855 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.861    24.716    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.124    24.840 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.801    26.641    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X32Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.679    37.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X32Y37         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[20]/C
                         clock pessimism              0.334    37.347    
                         clock uncertainty           -0.035    37.311    
    SLICE_X32Y37         FDCE (Setup_fdce_C_CE)      -0.205    37.106    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                         -26.641    
  -------------------------------------------------------------------
                         slack                                 10.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.552     1.471    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y72         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.781    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X55Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.826 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.826    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X55Y72         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.819     1.883    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y72         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.412     1.471    
    SLICE_X55Y72         FDCE (Hold_fdce_C_D)         0.091     1.562    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.473    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y72         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.813    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.858 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.858    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X58Y72         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.822     1.886    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y72         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.413     1.473    
    SLICE_X58Y72         FDCE (Hold_fdce_C_D)         0.120     1.593    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.230ns (59.415%)  route 0.157ns (40.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.552     1.471    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y72         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.157     1.756    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X55Y72         LUT3 (Prop_lut3_I2_O)        0.102     1.858 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X55Y72         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.819     1.883    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y72         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.412     1.471    
    SLICE_X55Y72         FDCE (Hold_fdce_C_D)         0.107     1.578    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.220%)  route 0.367ns (65.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 18.551 - 16.667 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 18.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.555    18.141    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y69         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.146    18.287 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.123    18.409    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I1_O)        0.045    18.454 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.245    18.699    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X55Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.820    18.551    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.401    
    SLICE_X55Y71         FDCE (Hold_fdce_C_CE)       -0.032    18.369    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.369    
                         arrival time                          18.699    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.220%)  route 0.367ns (65.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 18.551 - 16.667 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 18.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.555    18.141    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y69         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.146    18.287 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.123    18.409    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I1_O)        0.045    18.454 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.245    18.699    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X55Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.820    18.551    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.401    
    SLICE_X55Y71         FDCE (Hold_fdce_C_CE)       -0.032    18.369    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.369    
                         arrival time                          18.699    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.662ns  (logic 0.191ns (28.848%)  route 0.471ns (71.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 18.552 - 16.667 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 18.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.555    18.141    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y69         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.146    18.287 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.123    18.409    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I1_O)        0.045    18.454 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.348    18.803    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.821    18.552    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.402    
    SLICE_X56Y71         FDCE (Hold_fdce_C_CE)       -0.012    18.390    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.390    
                         arrival time                          18.803    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.662ns  (logic 0.191ns (28.848%)  route 0.471ns (71.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 18.552 - 16.667 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 18.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.555    18.141    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y69         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.146    18.287 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.123    18.409    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I1_O)        0.045    18.454 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.348    18.803    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.821    18.552    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.402    
    SLICE_X56Y71         FDCE (Hold_fdce_C_CE)       -0.012    18.390    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.390    
                         arrival time                          18.803    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.662ns  (logic 0.191ns (28.848%)  route 0.471ns (71.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 18.552 - 16.667 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 18.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.555    18.141    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y69         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.146    18.287 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.123    18.409    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I1_O)        0.045    18.454 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.348    18.803    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.821    18.552    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.402    
    SLICE_X56Y71         FDCE (Hold_fdce_C_CE)       -0.012    18.390    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.390    
                         arrival time                          18.803    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.662ns  (logic 0.191ns (28.848%)  route 0.471ns (71.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 18.552 - 16.667 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 18.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.555    18.141    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y69         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.146    18.287 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.123    18.409    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I1_O)        0.045    18.454 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.348    18.803    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.821    18.552    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.402    
    SLICE_X56Y71         FDCE (Hold_fdce_C_CE)       -0.012    18.390    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.390    
                         arrival time                          18.803    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.662ns  (logic 0.191ns (28.848%)  route 0.471ns (71.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 18.552 - 16.667 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 18.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.555    18.141    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y69         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.146    18.287 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.123    18.409    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I1_O)        0.045    18.454 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.348    18.803    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.821    18.552    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y71         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.402    
    SLICE_X56Y71         FDCE (Hold_fdce_C_CE)       -0.012    18.390    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.390    
                         arrival time                          18.803    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y55   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y53   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X38Y53   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y66   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X44Y47   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y54   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y54   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X41Y59   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y54   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y53   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y72   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y72   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y71   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y72   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X47Y46   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y55   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X38Y53   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y47   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y54   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y71   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y71   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y55   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y53   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X38Y53   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y54   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y54   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y59   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y54   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y54   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_design_clk_wiz_1_0
  To Clock:  clk_out1_mb_design_clk_wiz_1_0

Setup :           45  Failing Endpoints,  Worst Slack      -34.433ns,  Total Violation     -770.290ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -34.433ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.143ns  (logic 27.189ns (61.592%)  route 16.954ns (38.408%))
  Logic Levels:           84  (CARRY4=62 DSP48E1=2 LUT2=7 LUT3=10 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.850    -0.690    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y35         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.611     0.440    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_1[2]
    SLICE_X76Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.564 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2/O
                         net (fo=1, routed)           0.000     0.564    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.944 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry/CO[3]
                         net (fo=1, routed)           0.000     0.944    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.061 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.178 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.178    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.501 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__2/O[1]
                         net (fo=4, routed)           0.589     2.090    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x[13]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.308 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.828 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/P[0]
                         net (fo=2, routed)           0.990     8.818    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_n_105
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.942 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.942    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3_n_0
    SLICE_X78Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.475 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.475    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.790 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.988    10.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0_n_4
    SLICE_X79Y45         LUT3 (Prop_lut3_I2_O)        0.332    11.110 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4/O
                         net (fo=2, routed)           0.645    11.755    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0
    SLICE_X79Y46         LUT4 (Prop_lut4_I3_O)        0.332    12.087 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    12.087    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.619 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.619    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.932 f  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6/O[3]
                         net (fo=19, routed)          0.689    13.621    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/p_0_in[1]
    SLICE_X80Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.927 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7/O
                         net (fo=1, routed)           0.000    13.927    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.303 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.303    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.557 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_3/CO[0]
                         net (fo=17, routed)          0.684    15.241    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_8
    SLICE_X80Y49         LUT2 (Prop_lut2_I1_O)        0.367    15.608 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9/O
                         net (fo=1, routed)           0.000    15.608    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/S[0]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.984 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.985    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.102 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3/CO[3]
                         net (fo=17, routed)          0.993    17.094    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3_n_0
    SLICE_X79Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.218 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12/O
                         net (fo=1, routed)           0.000    17.218    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12_n_0
    SLICE_X79Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.750 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001    17.751    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.979 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_3/CO[2]
                         net (fo=17, routed)          0.835    18.814    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_20
    SLICE_X78Y49         LUT2 (Prop_lut2_I1_O)        0.313    19.127 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15/O
                         net (fo=1, routed)           0.000    19.127    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_15_0[0]
    SLICE_X78Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.660 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.661    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.935 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=17, routed)          1.061    20.996    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]
    SLICE_X77Y48         LUT4 (Prop_lut4_I2_O)        0.332    21.328 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18/O
                         net (fo=1, routed)           0.000    21.328    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.878 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.878    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.992 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.992    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.106 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3/CO[3]
                         net (fo=16, routed)          1.206    23.312    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0
    SLICE_X76Y45         LUT3 (Prop_lut3_I1_O)        0.124    23.436 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20/O
                         net (fo=1, routed)           0.000    23.436    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0
    SLICE_X76Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.969 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.969    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11_n_0
    SLICE_X76Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.086 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.086    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6_n_0
    SLICE_X76Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.203 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.203    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4_n_0
    SLICE_X76Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.422 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_3/O[0]
                         net (fo=17, routed)          0.845    25.268    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_50
    SLICE_X75Y46         LUT2 (Prop_lut2_I1_O)        0.295    25.563 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15/O
                         net (fo=1, routed)           0.000    25.563    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_13[0]
    SLICE_X75Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.095 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.095    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6_n_0
    SLICE_X75Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.209 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.209    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4_n_0
    SLICE_X75Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.431 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_3/O[0]
                         net (fo=17, routed)          0.687    27.117    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.299    27.416 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21/O
                         net (fo=1, routed)           0.000    27.416    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.792 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.792    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.909    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.026    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001    28.144    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.363 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_3/O[0]
                         net (fo=17, routed)          0.702    29.065    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_75
    SLICE_X76Y49         LUT3 (Prop_lut3_I1_O)        0.295    29.360 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_22/O
                         net (fo=1, routed)           0.000    29.360    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_22[0]
    SLICE_X76Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.740 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.001    29.741    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.858 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.858    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11_n_0
    SLICE_X76Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.092 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.092    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4_n_0
    SLICE_X76Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_3/O[0]
                         net (fo=17, routed)          0.819    31.130    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_96
    SLICE_X75Y51         LUT3 (Prop_lut3_I1_O)        0.295    31.425 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14/O
                         net (fo=1, routed)           0.000    31.425    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_13[0]
    SLICE_X75Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6_n_0
    SLICE_X75Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.089 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.089    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4_n_0
    SLICE_X75Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_3/O[0]
                         net (fo=17, routed)          0.893    33.204    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_106
    SLICE_X73Y48         LUT3 (Prop_lut3_I1_O)        0.299    33.503 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_17/O
                         net (fo=1, routed)           0.000    33.503    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_17[2]
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.904 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.904    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.001    34.018    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.132    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.354 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_3/O[0]
                         net (fo=17, routed)          1.009    35.363    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_119
    SLICE_X71Y48         LUT3 (Prop_lut3_I1_O)        0.299    35.662 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18/O
                         net (fo=1, routed)           0.000    35.662    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_16[1]
    SLICE_X71Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.212 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.212    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11_n_0
    SLICE_X71Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.001    36.327    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.441    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.663 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_3/O[0]
                         net (fo=17, routed)          0.766    37.429    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_131
    SLICE_X72Y48         LUT3 (Prop_lut3_I1_O)        0.299    37.728 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14/O
                         net (fo=1, routed)           0.000    37.728    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_10[1]
    SLICE_X72Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.129 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.129    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.243 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.001    38.244    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.358 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.358    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.472 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.472    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.694 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_3/O[0]
                         net (fo=17, routed)          0.675    39.369    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_148
    SLICE_X73Y52         LUT3 (Prop_lut3_I1_O)        0.299    39.668 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9/O
                         net (fo=1, routed)           0.000    39.668    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_5[1]
    SLICE_X73Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.069 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.069    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.183 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.183    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4_n_0
    SLICE_X73Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.297 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.297    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.411    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.633 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_3/O[0]
                         net (fo=16, routed)          0.681    41.314    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_161
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.299    41.613 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000    41.613    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_2[0]
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.011 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.011    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.125    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.239    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_3_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.573 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.578    43.151    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_175
    SLICE_X75Y58         LUT6 (Prop_lut6_I5_O)        0.303    43.454 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[14]_i_1_comp/O
                         net (fo=1, routed)           0.000    43.454    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[14]
    SLICE_X75Y58         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.596     8.576    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y58         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.487     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X75Y58         FDRE (Setup_fdre_C_D)        0.032     9.021    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -43.454    
  -------------------------------------------------------------------
                         slack                                -34.433    

Slack (VIOLATED) :        -34.363ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.073ns  (logic 27.067ns (61.413%)  route 17.006ns (38.587%))
  Logic Levels:           83  (CARRY4=60 DSP48E1=2 LUT2=7 LUT3=10 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.850    -0.690    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y35         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.611     0.440    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_1[2]
    SLICE_X76Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.564 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2/O
                         net (fo=1, routed)           0.000     0.564    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.944 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry/CO[3]
                         net (fo=1, routed)           0.000     0.944    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.061 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.178 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.178    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.501 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__2/O[1]
                         net (fo=4, routed)           0.589     2.090    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x[13]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.308 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.828 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/P[0]
                         net (fo=2, routed)           0.990     8.818    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_n_105
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.942 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.942    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3_n_0
    SLICE_X78Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.475 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.475    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.790 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.988    10.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0_n_4
    SLICE_X79Y45         LUT3 (Prop_lut3_I2_O)        0.332    11.110 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4/O
                         net (fo=2, routed)           0.645    11.755    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0
    SLICE_X79Y46         LUT4 (Prop_lut4_I3_O)        0.332    12.087 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    12.087    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.619 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.619    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.932 f  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6/O[3]
                         net (fo=19, routed)          0.689    13.621    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/p_0_in[1]
    SLICE_X80Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.927 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7/O
                         net (fo=1, routed)           0.000    13.927    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.303 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.303    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.557 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_3/CO[0]
                         net (fo=17, routed)          0.684    15.241    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_8
    SLICE_X80Y49         LUT2 (Prop_lut2_I1_O)        0.367    15.608 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9/O
                         net (fo=1, routed)           0.000    15.608    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/S[0]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.984 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.985    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.102 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3/CO[3]
                         net (fo=17, routed)          0.993    17.094    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3_n_0
    SLICE_X79Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.218 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12/O
                         net (fo=1, routed)           0.000    17.218    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12_n_0
    SLICE_X79Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.750 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001    17.751    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.979 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_3/CO[2]
                         net (fo=17, routed)          0.835    18.814    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_20
    SLICE_X78Y49         LUT2 (Prop_lut2_I1_O)        0.313    19.127 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15/O
                         net (fo=1, routed)           0.000    19.127    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_15_0[0]
    SLICE_X78Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.660 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.661    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.935 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=17, routed)          1.061    20.996    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]
    SLICE_X77Y48         LUT4 (Prop_lut4_I2_O)        0.332    21.328 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18/O
                         net (fo=1, routed)           0.000    21.328    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.878 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.878    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.992 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.992    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.106 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3/CO[3]
                         net (fo=16, routed)          1.206    23.312    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0
    SLICE_X76Y45         LUT3 (Prop_lut3_I1_O)        0.124    23.436 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20/O
                         net (fo=1, routed)           0.000    23.436    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0
    SLICE_X76Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.969 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.969    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11_n_0
    SLICE_X76Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.086 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.086    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6_n_0
    SLICE_X76Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.203 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.203    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4_n_0
    SLICE_X76Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.422 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_3/O[0]
                         net (fo=17, routed)          0.845    25.268    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_50
    SLICE_X75Y46         LUT2 (Prop_lut2_I1_O)        0.295    25.563 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15/O
                         net (fo=1, routed)           0.000    25.563    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_13[0]
    SLICE_X75Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.095 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.095    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6_n_0
    SLICE_X75Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.209 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.209    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4_n_0
    SLICE_X75Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.431 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_3/O[0]
                         net (fo=17, routed)          0.687    27.117    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.299    27.416 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21/O
                         net (fo=1, routed)           0.000    27.416    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.792 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.792    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.909    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.026    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001    28.144    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.363 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_3/O[0]
                         net (fo=17, routed)          0.702    29.065    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_75
    SLICE_X76Y49         LUT3 (Prop_lut3_I1_O)        0.295    29.360 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_22/O
                         net (fo=1, routed)           0.000    29.360    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_22[0]
    SLICE_X76Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.740 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.001    29.741    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.858 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.858    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11_n_0
    SLICE_X76Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.092 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.092    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4_n_0
    SLICE_X76Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_3/O[0]
                         net (fo=17, routed)          0.819    31.130    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_96
    SLICE_X75Y51         LUT3 (Prop_lut3_I1_O)        0.295    31.425 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14/O
                         net (fo=1, routed)           0.000    31.425    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_13[0]
    SLICE_X75Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6_n_0
    SLICE_X75Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.089 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.089    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4_n_0
    SLICE_X75Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_3/O[0]
                         net (fo=17, routed)          0.893    33.204    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_106
    SLICE_X73Y48         LUT3 (Prop_lut3_I1_O)        0.299    33.503 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_17/O
                         net (fo=1, routed)           0.000    33.503    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_17[2]
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.904 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.904    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.001    34.018    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.132    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.354 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_3/O[0]
                         net (fo=17, routed)          1.009    35.363    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_119
    SLICE_X71Y48         LUT3 (Prop_lut3_I1_O)        0.299    35.662 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18/O
                         net (fo=1, routed)           0.000    35.662    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_16[1]
    SLICE_X71Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.212 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.212    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11_n_0
    SLICE_X71Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.001    36.327    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.441    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.663 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_3/O[0]
                         net (fo=17, routed)          0.766    37.429    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_131
    SLICE_X72Y48         LUT3 (Prop_lut3_I1_O)        0.299    37.728 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14/O
                         net (fo=1, routed)           0.000    37.728    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_10[1]
    SLICE_X72Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.129 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.129    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.243 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.001    38.244    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.358 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.358    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.472 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.472    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.694 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_3/O[0]
                         net (fo=17, routed)          0.675    39.369    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_148
    SLICE_X73Y52         LUT3 (Prop_lut3_I1_O)        0.299    39.668 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9/O
                         net (fo=1, routed)           0.000    39.668    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_5[1]
    SLICE_X73Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.069 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.069    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.183 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.183    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4_n_0
    SLICE_X73Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.297 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.297    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.411    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.633 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_3/O[0]
                         net (fo=16, routed)          0.681    41.314    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_161
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.299    41.613 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000    41.613    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_2[0]
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.011 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.011    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.324 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.328    42.652    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_166
    SLICE_X76Y54         LUT6 (Prop_lut6_I5_O)        0.306    42.958 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.301    43.260    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_2_n_0
    SLICE_X75Y55         LUT6 (Prop_lut6_I0_O)        0.124    43.384 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    43.384    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[8]
    SLICE_X75Y55         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.597     8.577    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y55         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.487     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X75Y55         FDRE (Setup_fdre_C_D)        0.031     9.021    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -43.384    
  -------------------------------------------------------------------
                         slack                                -34.363    

Slack (VIOLATED) :        -34.345ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.055ns  (logic 27.083ns (61.475%)  route 16.972ns (38.525%))
  Logic Levels:           84  (CARRY4=61 DSP48E1=2 LUT2=7 LUT3=10 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.850    -0.690    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y35         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.611     0.440    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_1[2]
    SLICE_X76Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.564 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2/O
                         net (fo=1, routed)           0.000     0.564    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.944 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry/CO[3]
                         net (fo=1, routed)           0.000     0.944    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.061 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.178 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.178    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.501 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__2/O[1]
                         net (fo=4, routed)           0.589     2.090    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x[13]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.308 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.828 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/P[0]
                         net (fo=2, routed)           0.990     8.818    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_n_105
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.942 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.942    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3_n_0
    SLICE_X78Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.475 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.475    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.790 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.988    10.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0_n_4
    SLICE_X79Y45         LUT3 (Prop_lut3_I2_O)        0.332    11.110 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4/O
                         net (fo=2, routed)           0.645    11.755    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0
    SLICE_X79Y46         LUT4 (Prop_lut4_I3_O)        0.332    12.087 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    12.087    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.619 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.619    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.932 f  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6/O[3]
                         net (fo=19, routed)          0.689    13.621    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/p_0_in[1]
    SLICE_X80Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.927 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7/O
                         net (fo=1, routed)           0.000    13.927    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.303 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.303    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.557 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_3/CO[0]
                         net (fo=17, routed)          0.684    15.241    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_8
    SLICE_X80Y49         LUT2 (Prop_lut2_I1_O)        0.367    15.608 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9/O
                         net (fo=1, routed)           0.000    15.608    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/S[0]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.984 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.985    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.102 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3/CO[3]
                         net (fo=17, routed)          0.993    17.094    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3_n_0
    SLICE_X79Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.218 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12/O
                         net (fo=1, routed)           0.000    17.218    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12_n_0
    SLICE_X79Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.750 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001    17.751    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.979 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_3/CO[2]
                         net (fo=17, routed)          0.835    18.814    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_20
    SLICE_X78Y49         LUT2 (Prop_lut2_I1_O)        0.313    19.127 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15/O
                         net (fo=1, routed)           0.000    19.127    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_15_0[0]
    SLICE_X78Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.660 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.661    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.935 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=17, routed)          1.061    20.996    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]
    SLICE_X77Y48         LUT4 (Prop_lut4_I2_O)        0.332    21.328 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18/O
                         net (fo=1, routed)           0.000    21.328    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.878 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.878    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.992 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.992    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.106 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3/CO[3]
                         net (fo=16, routed)          1.206    23.312    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0
    SLICE_X76Y45         LUT3 (Prop_lut3_I1_O)        0.124    23.436 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20/O
                         net (fo=1, routed)           0.000    23.436    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0
    SLICE_X76Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.969 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.969    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11_n_0
    SLICE_X76Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.086 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.086    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6_n_0
    SLICE_X76Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.203 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.203    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4_n_0
    SLICE_X76Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.422 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_3/O[0]
                         net (fo=17, routed)          0.845    25.268    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_50
    SLICE_X75Y46         LUT2 (Prop_lut2_I1_O)        0.295    25.563 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15/O
                         net (fo=1, routed)           0.000    25.563    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_13[0]
    SLICE_X75Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.095 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.095    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6_n_0
    SLICE_X75Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.209 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.209    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4_n_0
    SLICE_X75Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.431 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_3/O[0]
                         net (fo=17, routed)          0.687    27.117    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.299    27.416 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21/O
                         net (fo=1, routed)           0.000    27.416    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.792 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.792    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.909    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.026    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001    28.144    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.363 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_3/O[0]
                         net (fo=17, routed)          0.702    29.065    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_75
    SLICE_X76Y49         LUT3 (Prop_lut3_I1_O)        0.295    29.360 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_22/O
                         net (fo=1, routed)           0.000    29.360    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_22[0]
    SLICE_X76Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.740 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.001    29.741    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.858 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.858    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11_n_0
    SLICE_X76Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.092 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.092    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4_n_0
    SLICE_X76Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_3/O[0]
                         net (fo=17, routed)          0.819    31.130    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_96
    SLICE_X75Y51         LUT3 (Prop_lut3_I1_O)        0.295    31.425 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14/O
                         net (fo=1, routed)           0.000    31.425    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_13[0]
    SLICE_X75Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6_n_0
    SLICE_X75Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.089 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.089    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4_n_0
    SLICE_X75Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_3/O[0]
                         net (fo=17, routed)          0.893    33.204    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_106
    SLICE_X73Y48         LUT3 (Prop_lut3_I1_O)        0.299    33.503 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_17/O
                         net (fo=1, routed)           0.000    33.503    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_17[2]
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.904 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.904    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.001    34.018    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.132    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.354 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_3/O[0]
                         net (fo=17, routed)          1.009    35.363    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_119
    SLICE_X71Y48         LUT3 (Prop_lut3_I1_O)        0.299    35.662 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18/O
                         net (fo=1, routed)           0.000    35.662    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_16[1]
    SLICE_X71Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.212 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.212    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11_n_0
    SLICE_X71Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.001    36.327    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.441    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.663 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_3/O[0]
                         net (fo=17, routed)          0.766    37.429    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_131
    SLICE_X72Y48         LUT3 (Prop_lut3_I1_O)        0.299    37.728 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14/O
                         net (fo=1, routed)           0.000    37.728    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_10[1]
    SLICE_X72Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.129 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.129    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.243 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.001    38.244    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.358 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.358    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.472 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.472    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.694 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_3/O[0]
                         net (fo=17, routed)          0.675    39.369    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_148
    SLICE_X73Y52         LUT3 (Prop_lut3_I1_O)        0.299    39.668 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9/O
                         net (fo=1, routed)           0.000    39.668    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_5[1]
    SLICE_X73Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.069 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.069    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.183 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.183    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4_n_0
    SLICE_X73Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.297 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.297    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.411    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.633 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_3/O[0]
                         net (fo=16, routed)          0.681    41.314    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_161
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.299    41.613 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000    41.613    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_2[0]
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.011 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.011    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.125    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.347 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_3/O[0]
                         net (fo=1, routed)           0.444    42.791    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_173
    SLICE_X75Y57         LUT6 (Prop_lut6_I5_O)        0.299    43.090 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.151    43.241    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[9]_i_2_n_0
    SLICE_X75Y57         LUT6 (Prop_lut6_I0_O)        0.124    43.365 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    43.365    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[9]
    SLICE_X75Y57         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.596     8.576    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y57         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.487     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X75Y57         FDRE (Setup_fdre_C_D)        0.031     9.020    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -43.365    
  -------------------------------------------------------------------
                         slack                                -34.345    

Slack (VIOLATED) :        -34.345ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.054ns  (logic 27.085ns (61.482%)  route 16.969ns (38.519%))
  Logic Levels:           83  (CARRY4=60 DSP48E1=2 LUT2=7 LUT3=10 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.850    -0.690    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y35         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.611     0.440    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_1[2]
    SLICE_X76Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.564 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2/O
                         net (fo=1, routed)           0.000     0.564    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.944 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry/CO[3]
                         net (fo=1, routed)           0.000     0.944    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.061 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.178 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.178    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.501 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__2/O[1]
                         net (fo=4, routed)           0.589     2.090    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x[13]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.308 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.828 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/P[0]
                         net (fo=2, routed)           0.990     8.818    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_n_105
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.942 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.942    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3_n_0
    SLICE_X78Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.475 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.475    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.790 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.988    10.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0_n_4
    SLICE_X79Y45         LUT3 (Prop_lut3_I2_O)        0.332    11.110 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4/O
                         net (fo=2, routed)           0.645    11.755    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0
    SLICE_X79Y46         LUT4 (Prop_lut4_I3_O)        0.332    12.087 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    12.087    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.619 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.619    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.932 f  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6/O[3]
                         net (fo=19, routed)          0.689    13.621    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/p_0_in[1]
    SLICE_X80Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.927 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7/O
                         net (fo=1, routed)           0.000    13.927    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.303 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.303    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.557 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_3/CO[0]
                         net (fo=17, routed)          0.684    15.241    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_8
    SLICE_X80Y49         LUT2 (Prop_lut2_I1_O)        0.367    15.608 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9/O
                         net (fo=1, routed)           0.000    15.608    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/S[0]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.984 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.985    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.102 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3/CO[3]
                         net (fo=17, routed)          0.993    17.094    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3_n_0
    SLICE_X79Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.218 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12/O
                         net (fo=1, routed)           0.000    17.218    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12_n_0
    SLICE_X79Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.750 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001    17.751    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.979 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_3/CO[2]
                         net (fo=17, routed)          0.835    18.814    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_20
    SLICE_X78Y49         LUT2 (Prop_lut2_I1_O)        0.313    19.127 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15/O
                         net (fo=1, routed)           0.000    19.127    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_15_0[0]
    SLICE_X78Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.660 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.661    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.935 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=17, routed)          1.061    20.996    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]
    SLICE_X77Y48         LUT4 (Prop_lut4_I2_O)        0.332    21.328 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18/O
                         net (fo=1, routed)           0.000    21.328    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.878 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.878    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.992 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.992    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.106 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3/CO[3]
                         net (fo=16, routed)          1.206    23.312    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0
    SLICE_X76Y45         LUT3 (Prop_lut3_I1_O)        0.124    23.436 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20/O
                         net (fo=1, routed)           0.000    23.436    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0
    SLICE_X76Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.969 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.969    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11_n_0
    SLICE_X76Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.086 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.086    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6_n_0
    SLICE_X76Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.203 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.203    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4_n_0
    SLICE_X76Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.422 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_3/O[0]
                         net (fo=17, routed)          0.845    25.268    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_50
    SLICE_X75Y46         LUT2 (Prop_lut2_I1_O)        0.295    25.563 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15/O
                         net (fo=1, routed)           0.000    25.563    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_13[0]
    SLICE_X75Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.095 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.095    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6_n_0
    SLICE_X75Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.209 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.209    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4_n_0
    SLICE_X75Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.431 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_3/O[0]
                         net (fo=17, routed)          0.687    27.117    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.299    27.416 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21/O
                         net (fo=1, routed)           0.000    27.416    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.792 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.792    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.909    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.026    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001    28.144    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.363 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_3/O[0]
                         net (fo=17, routed)          0.702    29.065    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_75
    SLICE_X76Y49         LUT3 (Prop_lut3_I1_O)        0.295    29.360 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_22/O
                         net (fo=1, routed)           0.000    29.360    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_22[0]
    SLICE_X76Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.740 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.001    29.741    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.858 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.858    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11_n_0
    SLICE_X76Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.092 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.092    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4_n_0
    SLICE_X76Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_3/O[0]
                         net (fo=17, routed)          0.819    31.130    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_96
    SLICE_X75Y51         LUT3 (Prop_lut3_I1_O)        0.295    31.425 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14/O
                         net (fo=1, routed)           0.000    31.425    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_13[0]
    SLICE_X75Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6_n_0
    SLICE_X75Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.089 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.089    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4_n_0
    SLICE_X75Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_3/O[0]
                         net (fo=17, routed)          0.893    33.204    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_106
    SLICE_X73Y48         LUT3 (Prop_lut3_I1_O)        0.299    33.503 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_17/O
                         net (fo=1, routed)           0.000    33.503    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_17[2]
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.904 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.904    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.001    34.018    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.132    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.354 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_3/O[0]
                         net (fo=17, routed)          1.009    35.363    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_119
    SLICE_X71Y48         LUT3 (Prop_lut3_I1_O)        0.299    35.662 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18/O
                         net (fo=1, routed)           0.000    35.662    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_16[1]
    SLICE_X71Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.212 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.212    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11_n_0
    SLICE_X71Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.001    36.327    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.441    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.663 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_3/O[0]
                         net (fo=17, routed)          0.766    37.429    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_131
    SLICE_X72Y48         LUT3 (Prop_lut3_I1_O)        0.299    37.728 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14/O
                         net (fo=1, routed)           0.000    37.728    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_10[1]
    SLICE_X72Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.129 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.129    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.243 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.001    38.244    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.358 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.358    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.472 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.472    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.694 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_3/O[0]
                         net (fo=17, routed)          0.675    39.369    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_148
    SLICE_X73Y52         LUT3 (Prop_lut3_I1_O)        0.299    39.668 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9/O
                         net (fo=1, routed)           0.000    39.668    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_5[1]
    SLICE_X73Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.069 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.069    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.183 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.183    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4_n_0
    SLICE_X73Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.297 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.297    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.411    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.633 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_3/O[0]
                         net (fo=16, routed)          0.681    41.314    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_161
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.299    41.613 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000    41.613    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_2[0]
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.011 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.011    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.345 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.438    42.783    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_168
    SLICE_X75Y55         LUT6 (Prop_lut6_I5_O)        0.303    43.086 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.154    43.240    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X75Y55         LUT6 (Prop_lut6_I0_O)        0.124    43.364 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    43.364    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[6]
    SLICE_X75Y55         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.597     8.577    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y55         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.487     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X75Y55         FDRE (Setup_fdre_C_D)        0.029     9.019    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -43.364    
  -------------------------------------------------------------------
                         slack                                -34.345    

Slack (VIOLATED) :        -34.337ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.095ns  (logic 27.093ns (61.442%)  route 17.002ns (38.558%))
  Logic Levels:           84  (CARRY4=62 DSP48E1=2 LUT2=7 LUT3=10 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.850    -0.690    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y35         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.611     0.440    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_1[2]
    SLICE_X76Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.564 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2/O
                         net (fo=1, routed)           0.000     0.564    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.944 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry/CO[3]
                         net (fo=1, routed)           0.000     0.944    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.061 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.178 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.178    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.501 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__2/O[1]
                         net (fo=4, routed)           0.589     2.090    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x[13]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.308 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.828 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/P[0]
                         net (fo=2, routed)           0.990     8.818    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_n_105
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.942 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.942    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3_n_0
    SLICE_X78Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.475 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.475    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.790 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.988    10.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0_n_4
    SLICE_X79Y45         LUT3 (Prop_lut3_I2_O)        0.332    11.110 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4/O
                         net (fo=2, routed)           0.645    11.755    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0
    SLICE_X79Y46         LUT4 (Prop_lut4_I3_O)        0.332    12.087 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    12.087    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.619 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.619    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.932 f  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6/O[3]
                         net (fo=19, routed)          0.689    13.621    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/p_0_in[1]
    SLICE_X80Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.927 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7/O
                         net (fo=1, routed)           0.000    13.927    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.303 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.303    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.557 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_3/CO[0]
                         net (fo=17, routed)          0.684    15.241    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_8
    SLICE_X80Y49         LUT2 (Prop_lut2_I1_O)        0.367    15.608 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9/O
                         net (fo=1, routed)           0.000    15.608    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/S[0]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.984 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.985    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.102 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3/CO[3]
                         net (fo=17, routed)          0.993    17.094    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3_n_0
    SLICE_X79Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.218 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12/O
                         net (fo=1, routed)           0.000    17.218    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12_n_0
    SLICE_X79Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.750 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001    17.751    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.979 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_3/CO[2]
                         net (fo=17, routed)          0.835    18.814    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_20
    SLICE_X78Y49         LUT2 (Prop_lut2_I1_O)        0.313    19.127 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15/O
                         net (fo=1, routed)           0.000    19.127    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_15_0[0]
    SLICE_X78Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.660 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.661    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.935 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=17, routed)          1.061    20.996    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]
    SLICE_X77Y48         LUT4 (Prop_lut4_I2_O)        0.332    21.328 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18/O
                         net (fo=1, routed)           0.000    21.328    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.878 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.878    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.992 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.992    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.106 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3/CO[3]
                         net (fo=16, routed)          1.206    23.312    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0
    SLICE_X76Y45         LUT3 (Prop_lut3_I1_O)        0.124    23.436 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20/O
                         net (fo=1, routed)           0.000    23.436    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0
    SLICE_X76Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.969 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.969    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11_n_0
    SLICE_X76Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.086 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.086    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6_n_0
    SLICE_X76Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.203 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.203    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4_n_0
    SLICE_X76Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.422 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_3/O[0]
                         net (fo=17, routed)          0.845    25.268    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_50
    SLICE_X75Y46         LUT2 (Prop_lut2_I1_O)        0.295    25.563 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15/O
                         net (fo=1, routed)           0.000    25.563    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_13[0]
    SLICE_X75Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.095 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.095    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6_n_0
    SLICE_X75Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.209 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.209    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4_n_0
    SLICE_X75Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.431 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_3/O[0]
                         net (fo=17, routed)          0.687    27.117    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.299    27.416 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21/O
                         net (fo=1, routed)           0.000    27.416    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.792 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.792    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.909    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.026    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001    28.144    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.363 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_3/O[0]
                         net (fo=17, routed)          0.702    29.065    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_75
    SLICE_X76Y49         LUT3 (Prop_lut3_I1_O)        0.295    29.360 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_22/O
                         net (fo=1, routed)           0.000    29.360    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_22[0]
    SLICE_X76Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.740 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.001    29.741    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.858 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.858    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11_n_0
    SLICE_X76Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.092 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.092    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4_n_0
    SLICE_X76Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_3/O[0]
                         net (fo=17, routed)          0.819    31.130    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_96
    SLICE_X75Y51         LUT3 (Prop_lut3_I1_O)        0.295    31.425 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14/O
                         net (fo=1, routed)           0.000    31.425    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_13[0]
    SLICE_X75Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6_n_0
    SLICE_X75Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.089 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.089    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4_n_0
    SLICE_X75Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_3/O[0]
                         net (fo=17, routed)          0.893    33.204    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_106
    SLICE_X73Y48         LUT3 (Prop_lut3_I1_O)        0.299    33.503 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_17/O
                         net (fo=1, routed)           0.000    33.503    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_17[2]
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.904 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.904    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.001    34.018    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.132    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.354 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_3/O[0]
                         net (fo=17, routed)          1.009    35.363    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_119
    SLICE_X71Y48         LUT3 (Prop_lut3_I1_O)        0.299    35.662 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18/O
                         net (fo=1, routed)           0.000    35.662    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_16[1]
    SLICE_X71Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.212 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.212    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11_n_0
    SLICE_X71Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.001    36.327    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.441    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.663 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_3/O[0]
                         net (fo=17, routed)          0.766    37.429    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_131
    SLICE_X72Y48         LUT3 (Prop_lut3_I1_O)        0.299    37.728 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14/O
                         net (fo=1, routed)           0.000    37.728    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_10[1]
    SLICE_X72Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.129 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.129    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.243 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.001    38.244    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.358 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.358    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.472 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.472    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.694 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_3/O[0]
                         net (fo=17, routed)          0.675    39.369    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_148
    SLICE_X73Y52         LUT3 (Prop_lut3_I1_O)        0.299    39.668 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9/O
                         net (fo=1, routed)           0.000    39.668    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_5[1]
    SLICE_X73Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.069 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.069    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.183 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.183    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4_n_0
    SLICE_X73Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.297 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.297    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.411    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.633 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_3/O[0]
                         net (fo=16, routed)          0.681    41.314    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_161
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.299    41.613 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000    41.613    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_2[0]
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.011 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.011    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.125    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.239    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_3_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.478 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.626    43.104    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_174
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.302    43.406 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[15]_i_1_comp/O
                         net (fo=1, routed)           0.000    43.406    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[15]
    SLICE_X76Y59         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.595     8.575    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y59         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.487     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X76Y59         FDRE (Setup_fdre_C_D)        0.081     9.069    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                         -43.406    
  -------------------------------------------------------------------
                         slack                                -34.337    

Slack (VIOLATED) :        -34.310ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.067ns  (logic 26.708ns (60.607%)  route 17.359ns (39.393%))
  Logic Levels:           82  (CARRY4=59 DSP48E1=2 LUT2=7 LUT3=10 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.850    -0.690    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y35         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.611     0.440    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_1[2]
    SLICE_X76Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.564 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2/O
                         net (fo=1, routed)           0.000     0.564    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.944 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry/CO[3]
                         net (fo=1, routed)           0.000     0.944    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.061 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.178 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.178    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.501 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__2/O[1]
                         net (fo=4, routed)           0.589     2.090    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x[13]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.308 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.828 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/P[0]
                         net (fo=2, routed)           0.990     8.818    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_n_105
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.942 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.942    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3_n_0
    SLICE_X78Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.475 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.475    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.790 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.988    10.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0_n_4
    SLICE_X79Y45         LUT3 (Prop_lut3_I2_O)        0.332    11.110 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4/O
                         net (fo=2, routed)           0.645    11.755    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0
    SLICE_X79Y46         LUT4 (Prop_lut4_I3_O)        0.332    12.087 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    12.087    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.619 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.619    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.932 f  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6/O[3]
                         net (fo=19, routed)          0.689    13.621    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/p_0_in[1]
    SLICE_X80Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.927 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7/O
                         net (fo=1, routed)           0.000    13.927    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.303 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.303    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.557 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_3/CO[0]
                         net (fo=17, routed)          0.684    15.241    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_8
    SLICE_X80Y49         LUT2 (Prop_lut2_I1_O)        0.367    15.608 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9/O
                         net (fo=1, routed)           0.000    15.608    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/S[0]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.984 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.985    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.102 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3/CO[3]
                         net (fo=17, routed)          0.993    17.094    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3_n_0
    SLICE_X79Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.218 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12/O
                         net (fo=1, routed)           0.000    17.218    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12_n_0
    SLICE_X79Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.750 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001    17.751    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.979 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_3/CO[2]
                         net (fo=17, routed)          0.835    18.814    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_20
    SLICE_X78Y49         LUT2 (Prop_lut2_I1_O)        0.313    19.127 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15/O
                         net (fo=1, routed)           0.000    19.127    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_15_0[0]
    SLICE_X78Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.660 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.661    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.935 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=17, routed)          1.061    20.996    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]
    SLICE_X77Y48         LUT4 (Prop_lut4_I2_O)        0.332    21.328 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18/O
                         net (fo=1, routed)           0.000    21.328    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.878 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.878    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.992 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.992    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.106 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3/CO[3]
                         net (fo=16, routed)          1.206    23.312    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0
    SLICE_X76Y45         LUT3 (Prop_lut3_I1_O)        0.124    23.436 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20/O
                         net (fo=1, routed)           0.000    23.436    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0
    SLICE_X76Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.969 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.969    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11_n_0
    SLICE_X76Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.086 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.086    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6_n_0
    SLICE_X76Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.203 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.203    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4_n_0
    SLICE_X76Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.422 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_3/O[0]
                         net (fo=17, routed)          0.845    25.268    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_50
    SLICE_X75Y46         LUT2 (Prop_lut2_I1_O)        0.295    25.563 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15/O
                         net (fo=1, routed)           0.000    25.563    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_13[0]
    SLICE_X75Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.095 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.095    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6_n_0
    SLICE_X75Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.209 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.209    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4_n_0
    SLICE_X75Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.431 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_3/O[0]
                         net (fo=17, routed)          0.687    27.117    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.299    27.416 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21/O
                         net (fo=1, routed)           0.000    27.416    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.792 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.792    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.909    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.026    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001    28.144    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.363 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_3/O[0]
                         net (fo=17, routed)          0.702    29.065    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_75
    SLICE_X76Y49         LUT3 (Prop_lut3_I1_O)        0.295    29.360 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_22/O
                         net (fo=1, routed)           0.000    29.360    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_22[0]
    SLICE_X76Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.740 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.001    29.741    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.858 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.858    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11_n_0
    SLICE_X76Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.092 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.092    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4_n_0
    SLICE_X76Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_3/O[0]
                         net (fo=17, routed)          0.819    31.130    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_96
    SLICE_X75Y51         LUT3 (Prop_lut3_I1_O)        0.295    31.425 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14/O
                         net (fo=1, routed)           0.000    31.425    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_13[0]
    SLICE_X75Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6_n_0
    SLICE_X75Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.089 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.089    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4_n_0
    SLICE_X75Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_3/O[0]
                         net (fo=17, routed)          0.893    33.204    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_106
    SLICE_X73Y48         LUT3 (Prop_lut3_I1_O)        0.299    33.503 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_17/O
                         net (fo=1, routed)           0.000    33.503    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_17[2]
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.904 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.904    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.001    34.018    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.132    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.354 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_3/O[0]
                         net (fo=17, routed)          1.009    35.363    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_119
    SLICE_X71Y48         LUT3 (Prop_lut3_I1_O)        0.299    35.662 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18/O
                         net (fo=1, routed)           0.000    35.662    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_16[1]
    SLICE_X71Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.212 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.212    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11_n_0
    SLICE_X71Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.001    36.327    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.441    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.663 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_3/O[0]
                         net (fo=17, routed)          0.766    37.429    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_131
    SLICE_X72Y48         LUT3 (Prop_lut3_I1_O)        0.299    37.728 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14/O
                         net (fo=1, routed)           0.000    37.728    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_10[1]
    SLICE_X72Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.129 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.129    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.243 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.001    38.244    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.358 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.358    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.472 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.472    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.694 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_3/O[0]
                         net (fo=17, routed)          0.675    39.369    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_148
    SLICE_X73Y52         LUT3 (Prop_lut3_I1_O)        0.299    39.668 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9/O
                         net (fo=1, routed)           0.000    39.668    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_5[1]
    SLICE_X73Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.069 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.069    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.183 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.183    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4_n_0
    SLICE_X73Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.297 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.297    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.411    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.633 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_3/O[0]
                         net (fo=16, routed)          0.681    41.314    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_161
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.299    41.613 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000    41.613    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_2[0]
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    41.965 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3/O[3]
                         net (fo=1, routed)           0.341    42.306    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_162
    SLICE_X74Y52         LUT6 (Prop_lut6_I5_O)        0.306    42.612 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.641    43.254    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X74Y52         LUT6 (Prop_lut6_I0_O)        0.124    43.378 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    43.378    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[4]
    SLICE_X74Y52         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.598     8.578    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X74Y52         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.487     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X74Y52         FDRE (Setup_fdre_C_D)        0.077     9.068    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                         -43.378    
  -------------------------------------------------------------------
                         slack                                -34.310    

Slack (VIOLATED) :        -34.296ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.922ns  (logic 26.600ns (60.561%)  route 17.322ns (39.439%))
  Logic Levels:           82  (CARRY4=59 DSP48E1=2 LUT2=7 LUT3=10 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.850    -0.690    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y35         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.611     0.440    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_1[2]
    SLICE_X76Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.564 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2/O
                         net (fo=1, routed)           0.000     0.564    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.944 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry/CO[3]
                         net (fo=1, routed)           0.000     0.944    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.061 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.178 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.178    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.501 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__2/O[1]
                         net (fo=4, routed)           0.589     2.090    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x[13]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.308 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.828 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/P[0]
                         net (fo=2, routed)           0.990     8.818    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_n_105
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.942 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.942    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3_n_0
    SLICE_X78Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.475 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.475    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.790 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.988    10.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0_n_4
    SLICE_X79Y45         LUT3 (Prop_lut3_I2_O)        0.332    11.110 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4/O
                         net (fo=2, routed)           0.645    11.755    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0
    SLICE_X79Y46         LUT4 (Prop_lut4_I3_O)        0.332    12.087 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    12.087    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.619 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.619    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.932 f  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6/O[3]
                         net (fo=19, routed)          0.689    13.621    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/p_0_in[1]
    SLICE_X80Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.927 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7/O
                         net (fo=1, routed)           0.000    13.927    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.303 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.303    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.557 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_3/CO[0]
                         net (fo=17, routed)          0.684    15.241    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_8
    SLICE_X80Y49         LUT2 (Prop_lut2_I1_O)        0.367    15.608 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9/O
                         net (fo=1, routed)           0.000    15.608    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/S[0]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.984 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.985    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.102 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3/CO[3]
                         net (fo=17, routed)          0.993    17.094    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3_n_0
    SLICE_X79Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.218 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12/O
                         net (fo=1, routed)           0.000    17.218    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12_n_0
    SLICE_X79Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.750 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001    17.751    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.979 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_3/CO[2]
                         net (fo=17, routed)          0.835    18.814    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_20
    SLICE_X78Y49         LUT2 (Prop_lut2_I1_O)        0.313    19.127 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15/O
                         net (fo=1, routed)           0.000    19.127    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_15_0[0]
    SLICE_X78Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.660 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.661    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.935 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=17, routed)          1.061    20.996    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]
    SLICE_X77Y48         LUT4 (Prop_lut4_I2_O)        0.332    21.328 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18/O
                         net (fo=1, routed)           0.000    21.328    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.878 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.878    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.992 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.992    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.106 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3/CO[3]
                         net (fo=16, routed)          1.206    23.312    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0
    SLICE_X76Y45         LUT3 (Prop_lut3_I1_O)        0.124    23.436 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20/O
                         net (fo=1, routed)           0.000    23.436    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0
    SLICE_X76Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.969 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.969    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11_n_0
    SLICE_X76Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.086 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.086    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6_n_0
    SLICE_X76Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.203 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.203    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4_n_0
    SLICE_X76Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.422 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_3/O[0]
                         net (fo=17, routed)          0.845    25.268    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_50
    SLICE_X75Y46         LUT2 (Prop_lut2_I1_O)        0.295    25.563 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15/O
                         net (fo=1, routed)           0.000    25.563    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_13[0]
    SLICE_X75Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.095 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.095    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6_n_0
    SLICE_X75Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.209 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.209    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4_n_0
    SLICE_X75Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.431 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_3/O[0]
                         net (fo=17, routed)          0.687    27.117    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.299    27.416 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21/O
                         net (fo=1, routed)           0.000    27.416    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.792 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.792    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.909    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.026    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001    28.144    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.363 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_3/O[0]
                         net (fo=17, routed)          0.702    29.065    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_75
    SLICE_X76Y49         LUT3 (Prop_lut3_I1_O)        0.295    29.360 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_22/O
                         net (fo=1, routed)           0.000    29.360    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_22[0]
    SLICE_X76Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.740 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.001    29.741    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.858 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.858    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11_n_0
    SLICE_X76Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.092 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.092    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4_n_0
    SLICE_X76Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_3/O[0]
                         net (fo=17, routed)          0.819    31.130    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_96
    SLICE_X75Y51         LUT3 (Prop_lut3_I1_O)        0.295    31.425 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14/O
                         net (fo=1, routed)           0.000    31.425    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_13[0]
    SLICE_X75Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6_n_0
    SLICE_X75Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.089 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.089    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4_n_0
    SLICE_X75Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_3/O[0]
                         net (fo=17, routed)          0.893    33.204    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_106
    SLICE_X73Y48         LUT3 (Prop_lut3_I1_O)        0.299    33.503 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_17/O
                         net (fo=1, routed)           0.000    33.503    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_17[2]
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.904 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.904    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.001    34.018    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.132    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.354 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_3/O[0]
                         net (fo=17, routed)          1.009    35.363    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_119
    SLICE_X71Y48         LUT3 (Prop_lut3_I1_O)        0.299    35.662 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18/O
                         net (fo=1, routed)           0.000    35.662    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_16[1]
    SLICE_X71Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.212 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.212    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11_n_0
    SLICE_X71Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.001    36.327    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.441    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.663 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_3/O[0]
                         net (fo=17, routed)          0.766    37.429    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_131
    SLICE_X72Y48         LUT3 (Prop_lut3_I1_O)        0.299    37.728 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14/O
                         net (fo=1, routed)           0.000    37.728    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_10[1]
    SLICE_X72Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.129 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.129    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.243 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.001    38.244    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.358 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.358    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.472 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.472    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.694 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_3/O[0]
                         net (fo=17, routed)          0.675    39.369    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_148
    SLICE_X73Y52         LUT3 (Prop_lut3_I1_O)        0.299    39.668 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9/O
                         net (fo=1, routed)           0.000    39.668    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_5[1]
    SLICE_X73Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.069 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.069    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.183 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.183    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4_n_0
    SLICE_X73Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.297 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.297    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.411    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.633 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_3/O[0]
                         net (fo=16, routed)          0.681    41.314    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_161
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.299    41.613 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000    41.613    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_2[0]
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    41.861 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3/O[2]
                         net (fo=1, routed)           0.661    42.522    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_163
    SLICE_X70Y51         LUT6 (Prop_lut6_I5_O)        0.302    42.824 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.285    43.109    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I0_O)        0.124    43.233 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    43.233    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[3]
    SLICE_X69Y51         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.513     8.493    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y51         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X69Y51         FDRE (Setup_fdre_C_D)        0.031     8.937    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -43.233    
  -------------------------------------------------------------------
                         slack                                -34.296    

Slack (VIOLATED) :        -34.227ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.937ns  (logic 26.989ns (61.426%)  route 16.948ns (38.574%))
  Logic Levels:           83  (CARRY4=60 DSP48E1=2 LUT2=7 LUT3=10 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.850    -0.690    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y35         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.611     0.440    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_1[2]
    SLICE_X76Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.564 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2/O
                         net (fo=1, routed)           0.000     0.564    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.944 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry/CO[3]
                         net (fo=1, routed)           0.000     0.944    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.061 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.178 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.178    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.501 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__2/O[1]
                         net (fo=4, routed)           0.589     2.090    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x[13]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.308 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.828 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/P[0]
                         net (fo=2, routed)           0.990     8.818    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_n_105
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.942 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.942    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3_n_0
    SLICE_X78Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.475 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.475    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.790 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.988    10.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0_n_4
    SLICE_X79Y45         LUT3 (Prop_lut3_I2_O)        0.332    11.110 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4/O
                         net (fo=2, routed)           0.645    11.755    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0
    SLICE_X79Y46         LUT4 (Prop_lut4_I3_O)        0.332    12.087 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    12.087    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.619 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.619    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.932 f  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6/O[3]
                         net (fo=19, routed)          0.689    13.621    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/p_0_in[1]
    SLICE_X80Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.927 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7/O
                         net (fo=1, routed)           0.000    13.927    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.303 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.303    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.557 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_3/CO[0]
                         net (fo=17, routed)          0.684    15.241    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_8
    SLICE_X80Y49         LUT2 (Prop_lut2_I1_O)        0.367    15.608 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9/O
                         net (fo=1, routed)           0.000    15.608    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/S[0]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.984 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.985    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.102 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3/CO[3]
                         net (fo=17, routed)          0.993    17.094    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3_n_0
    SLICE_X79Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.218 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12/O
                         net (fo=1, routed)           0.000    17.218    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12_n_0
    SLICE_X79Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.750 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001    17.751    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.979 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_3/CO[2]
                         net (fo=17, routed)          0.835    18.814    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_20
    SLICE_X78Y49         LUT2 (Prop_lut2_I1_O)        0.313    19.127 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15/O
                         net (fo=1, routed)           0.000    19.127    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_15_0[0]
    SLICE_X78Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.660 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.661    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.935 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=17, routed)          1.061    20.996    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]
    SLICE_X77Y48         LUT4 (Prop_lut4_I2_O)        0.332    21.328 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18/O
                         net (fo=1, routed)           0.000    21.328    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.878 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.878    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.992 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.992    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.106 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3/CO[3]
                         net (fo=16, routed)          1.206    23.312    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0
    SLICE_X76Y45         LUT3 (Prop_lut3_I1_O)        0.124    23.436 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20/O
                         net (fo=1, routed)           0.000    23.436    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0
    SLICE_X76Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.969 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.969    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11_n_0
    SLICE_X76Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.086 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.086    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6_n_0
    SLICE_X76Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.203 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.203    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4_n_0
    SLICE_X76Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.422 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_3/O[0]
                         net (fo=17, routed)          0.845    25.268    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_50
    SLICE_X75Y46         LUT2 (Prop_lut2_I1_O)        0.295    25.563 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15/O
                         net (fo=1, routed)           0.000    25.563    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_13[0]
    SLICE_X75Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.095 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.095    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6_n_0
    SLICE_X75Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.209 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.209    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4_n_0
    SLICE_X75Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.431 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_3/O[0]
                         net (fo=17, routed)          0.687    27.117    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.299    27.416 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21/O
                         net (fo=1, routed)           0.000    27.416    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.792 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.792    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.909    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.026    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001    28.144    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.363 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_3/O[0]
                         net (fo=17, routed)          0.702    29.065    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_75
    SLICE_X76Y49         LUT3 (Prop_lut3_I1_O)        0.295    29.360 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_22/O
                         net (fo=1, routed)           0.000    29.360    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_22[0]
    SLICE_X76Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.740 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.001    29.741    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.858 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.858    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11_n_0
    SLICE_X76Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.092 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.092    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4_n_0
    SLICE_X76Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_3/O[0]
                         net (fo=17, routed)          0.819    31.130    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_96
    SLICE_X75Y51         LUT3 (Prop_lut3_I1_O)        0.295    31.425 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14/O
                         net (fo=1, routed)           0.000    31.425    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_13[0]
    SLICE_X75Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6_n_0
    SLICE_X75Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.089 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.089    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4_n_0
    SLICE_X75Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_3/O[0]
                         net (fo=17, routed)          0.893    33.204    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_106
    SLICE_X73Y48         LUT3 (Prop_lut3_I1_O)        0.299    33.503 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_17/O
                         net (fo=1, routed)           0.000    33.503    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_17[2]
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.904 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.904    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.001    34.018    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.132    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.354 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_3/O[0]
                         net (fo=17, routed)          1.009    35.363    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_119
    SLICE_X71Y48         LUT3 (Prop_lut3_I1_O)        0.299    35.662 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18/O
                         net (fo=1, routed)           0.000    35.662    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_16[1]
    SLICE_X71Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.212 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.212    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11_n_0
    SLICE_X71Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.001    36.327    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.441    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.663 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_3/O[0]
                         net (fo=17, routed)          0.766    37.429    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_131
    SLICE_X72Y48         LUT3 (Prop_lut3_I1_O)        0.299    37.728 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14/O
                         net (fo=1, routed)           0.000    37.728    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_10[1]
    SLICE_X72Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.129 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.129    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.243 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.001    38.244    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.358 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.358    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.472 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.472    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.694 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_3/O[0]
                         net (fo=17, routed)          0.675    39.369    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_148
    SLICE_X73Y52         LUT3 (Prop_lut3_I1_O)        0.299    39.668 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9/O
                         net (fo=1, routed)           0.000    39.668    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_5[1]
    SLICE_X73Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.069 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.069    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.183 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.183    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4_n_0
    SLICE_X73Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.297 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.297    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.411    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.633 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_3/O[0]
                         net (fo=16, routed)          0.681    41.314    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_161
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.299    41.613 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000    41.613    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_2[0]
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.011 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.011    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.250 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.308    42.558    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_167
    SLICE_X75Y54         LUT6 (Prop_lut6_I5_O)        0.302    42.860 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.263    43.123    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[7]_i_2_n_0
    SLICE_X75Y54         LUT6 (Prop_lut6_I0_O)        0.124    43.247 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    43.247    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[7]
    SLICE_X75Y54         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.597     8.577    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y54         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.487     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X75Y54         FDRE (Setup_fdre_C_D)        0.031     9.021    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -43.247    
  -------------------------------------------------------------------
                         slack                                -34.227    

Slack (VIOLATED) :        -34.203ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.965ns  (logic 26.969ns (61.343%)  route 16.996ns (38.657%))
  Logic Levels:           83  (CARRY4=60 DSP48E1=2 LUT2=7 LUT3=10 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.850    -0.690    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y35         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.611     0.440    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_1[2]
    SLICE_X76Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.564 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2/O
                         net (fo=1, routed)           0.000     0.564    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.944 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry/CO[3]
                         net (fo=1, routed)           0.000     0.944    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.061 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.178 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.178    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.501 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__2/O[1]
                         net (fo=4, routed)           0.589     2.090    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x[13]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.308 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.828 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/P[0]
                         net (fo=2, routed)           0.990     8.818    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_n_105
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.942 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.942    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3_n_0
    SLICE_X78Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.475 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.475    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.790 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.988    10.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0_n_4
    SLICE_X79Y45         LUT3 (Prop_lut3_I2_O)        0.332    11.110 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4/O
                         net (fo=2, routed)           0.645    11.755    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0
    SLICE_X79Y46         LUT4 (Prop_lut4_I3_O)        0.332    12.087 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    12.087    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.619 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.619    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.932 f  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6/O[3]
                         net (fo=19, routed)          0.689    13.621    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/p_0_in[1]
    SLICE_X80Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.927 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7/O
                         net (fo=1, routed)           0.000    13.927    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.303 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.303    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.557 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_3/CO[0]
                         net (fo=17, routed)          0.684    15.241    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_8
    SLICE_X80Y49         LUT2 (Prop_lut2_I1_O)        0.367    15.608 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9/O
                         net (fo=1, routed)           0.000    15.608    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/S[0]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.984 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.985    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.102 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3/CO[3]
                         net (fo=17, routed)          0.993    17.094    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3_n_0
    SLICE_X79Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.218 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12/O
                         net (fo=1, routed)           0.000    17.218    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12_n_0
    SLICE_X79Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.750 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001    17.751    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.979 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_3/CO[2]
                         net (fo=17, routed)          0.835    18.814    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_20
    SLICE_X78Y49         LUT2 (Prop_lut2_I1_O)        0.313    19.127 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15/O
                         net (fo=1, routed)           0.000    19.127    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_15_0[0]
    SLICE_X78Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.660 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.661    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.935 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=17, routed)          1.061    20.996    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]
    SLICE_X77Y48         LUT4 (Prop_lut4_I2_O)        0.332    21.328 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18/O
                         net (fo=1, routed)           0.000    21.328    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.878 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.878    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.992 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.992    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.106 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3/CO[3]
                         net (fo=16, routed)          1.206    23.312    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0
    SLICE_X76Y45         LUT3 (Prop_lut3_I1_O)        0.124    23.436 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20/O
                         net (fo=1, routed)           0.000    23.436    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0
    SLICE_X76Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.969 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.969    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11_n_0
    SLICE_X76Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.086 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.086    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6_n_0
    SLICE_X76Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.203 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.203    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4_n_0
    SLICE_X76Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.422 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_3/O[0]
                         net (fo=17, routed)          0.845    25.268    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_50
    SLICE_X75Y46         LUT2 (Prop_lut2_I1_O)        0.295    25.563 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15/O
                         net (fo=1, routed)           0.000    25.563    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_13[0]
    SLICE_X75Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.095 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.095    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6_n_0
    SLICE_X75Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.209 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.209    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4_n_0
    SLICE_X75Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.431 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_3/O[0]
                         net (fo=17, routed)          0.687    27.117    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.299    27.416 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21/O
                         net (fo=1, routed)           0.000    27.416    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.792 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.792    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.909    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.026    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001    28.144    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.363 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_3/O[0]
                         net (fo=17, routed)          0.702    29.065    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_75
    SLICE_X76Y49         LUT3 (Prop_lut3_I1_O)        0.295    29.360 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_22/O
                         net (fo=1, routed)           0.000    29.360    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_22[0]
    SLICE_X76Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.740 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.001    29.741    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.858 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.858    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11_n_0
    SLICE_X76Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.092 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.092    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4_n_0
    SLICE_X76Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_3/O[0]
                         net (fo=17, routed)          0.819    31.130    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_96
    SLICE_X75Y51         LUT3 (Prop_lut3_I1_O)        0.295    31.425 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14/O
                         net (fo=1, routed)           0.000    31.425    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_13[0]
    SLICE_X75Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6_n_0
    SLICE_X75Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.089 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.089    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4_n_0
    SLICE_X75Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_3/O[0]
                         net (fo=17, routed)          0.893    33.204    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_106
    SLICE_X73Y48         LUT3 (Prop_lut3_I1_O)        0.299    33.503 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_17/O
                         net (fo=1, routed)           0.000    33.503    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_17[2]
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.904 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.904    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.001    34.018    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.132    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.354 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_3/O[0]
                         net (fo=17, routed)          1.009    35.363    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_119
    SLICE_X71Y48         LUT3 (Prop_lut3_I1_O)        0.299    35.662 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18/O
                         net (fo=1, routed)           0.000    35.662    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_16[1]
    SLICE_X71Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.212 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.212    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11_n_0
    SLICE_X71Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.001    36.327    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.441    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.663 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_3/O[0]
                         net (fo=17, routed)          0.766    37.429    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_131
    SLICE_X72Y48         LUT3 (Prop_lut3_I1_O)        0.299    37.728 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14/O
                         net (fo=1, routed)           0.000    37.728    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_10[1]
    SLICE_X72Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.129 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.129    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.243 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.001    38.244    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.358 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.358    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.472 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.472    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.694 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_3/O[0]
                         net (fo=17, routed)          0.675    39.369    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_148
    SLICE_X73Y52         LUT3 (Prop_lut3_I1_O)        0.299    39.668 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9/O
                         net (fo=1, routed)           0.000    39.668    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_5[1]
    SLICE_X73Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.069 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.069    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.183 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.183    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4_n_0
    SLICE_X73Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.297 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.297    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.411    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.633 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_3/O[0]
                         net (fo=16, routed)          0.681    41.314    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_161
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.299    41.613 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000    41.613    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_2[0]
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.011 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.011    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.233 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.457    42.690    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_169
    SLICE_X74Y52         LUT6 (Prop_lut6_I5_O)        0.299    42.989 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.162    43.151    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X74Y52         LUT6 (Prop_lut6_I0_O)        0.124    43.275 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    43.275    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[5]
    SLICE_X74Y52         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.598     8.578    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X74Y52         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.487     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X74Y52         FDRE (Setup_fdre_C_D)        0.081     9.072    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                         -43.275    
  -------------------------------------------------------------------
                         slack                                -34.203    

Slack (VIOLATED) :        -34.180ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.888ns  (logic 27.187ns (61.946%)  route 16.701ns (38.054%))
  Logic Levels:           85  (CARRY4=63 DSP48E1=2 LUT2=7 LUT3=10 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.850    -0.690    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y35         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.611     0.440    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_1[2]
    SLICE_X76Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.564 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2/O
                         net (fo=1, routed)           0.000     0.564    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_2_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.944 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry/CO[3]
                         net (fo=1, routed)           0.000     0.944    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.061 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.178 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.178    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.501 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__2/O[1]
                         net (fo=4, routed)           0.589     2.090    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x[13]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.308 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.828 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/P[0]
                         net (fo=2, routed)           0.990     8.818    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_n_105
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.942 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.942    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3_n_0
    SLICE_X78Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.475 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.475    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.790 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.988    10.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0_n_4
    SLICE_X79Y45         LUT3 (Prop_lut3_I2_O)        0.332    11.110 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4/O
                         net (fo=2, routed)           0.645    11.755    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0
    SLICE_X79Y46         LUT4 (Prop_lut4_I3_O)        0.332    12.087 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    12.087    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.619 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.619    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.932 f  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6/O[3]
                         net (fo=19, routed)          0.689    13.621    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/p_0_in[1]
    SLICE_X80Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.927 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7/O
                         net (fo=1, routed)           0.000    13.927    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.303 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.303    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.557 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_3/CO[0]
                         net (fo=17, routed)          0.684    15.241    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_8
    SLICE_X80Y49         LUT2 (Prop_lut2_I1_O)        0.367    15.608 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9/O
                         net (fo=1, routed)           0.000    15.608    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/S[0]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.984 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.985    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.102 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3/CO[3]
                         net (fo=17, routed)          0.993    17.094    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_3_n_0
    SLICE_X79Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.218 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12/O
                         net (fo=1, routed)           0.000    17.218    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_12_n_0
    SLICE_X79Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.750 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001    17.751    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.979 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_3/CO[2]
                         net (fo=17, routed)          0.835    18.814    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_20
    SLICE_X78Y49         LUT2 (Prop_lut2_I1_O)        0.313    19.127 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15/O
                         net (fo=1, routed)           0.000    19.127    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_15_0[0]
    SLICE_X78Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.660 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.661    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.778    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.935 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=17, routed)          1.061    20.996    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]
    SLICE_X77Y48         LUT4 (Prop_lut4_I2_O)        0.332    21.328 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18/O
                         net (fo=1, routed)           0.000    21.328    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.878 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.878    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.992 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.992    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.106 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3/CO[3]
                         net (fo=16, routed)          1.206    23.312    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0
    SLICE_X76Y45         LUT3 (Prop_lut3_I1_O)        0.124    23.436 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20/O
                         net (fo=1, routed)           0.000    23.436    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0
    SLICE_X76Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.969 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.969    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11_n_0
    SLICE_X76Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.086 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.086    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6_n_0
    SLICE_X76Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.203 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.203    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4_n_0
    SLICE_X76Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.422 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_3/O[0]
                         net (fo=17, routed)          0.845    25.268    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_50
    SLICE_X75Y46         LUT2 (Prop_lut2_I1_O)        0.295    25.563 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15/O
                         net (fo=1, routed)           0.000    25.563    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_13[0]
    SLICE_X75Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.095 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.095    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6_n_0
    SLICE_X75Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.209 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.209    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4_n_0
    SLICE_X75Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.431 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_3/O[0]
                         net (fo=17, routed)          0.687    27.117    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.299    27.416 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21/O
                         net (fo=1, routed)           0.000    27.416    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.792 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.792    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.909    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.026    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001    28.144    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.363 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_3/O[0]
                         net (fo=17, routed)          0.702    29.065    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_75
    SLICE_X76Y49         LUT3 (Prop_lut3_I1_O)        0.295    29.360 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_22/O
                         net (fo=1, routed)           0.000    29.360    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_22[0]
    SLICE_X76Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.740 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.001    29.741    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_16_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.858 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.858    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11_n_0
    SLICE_X76Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.092 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.092    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4_n_0
    SLICE_X76Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_3/O[0]
                         net (fo=17, routed)          0.819    31.130    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_96
    SLICE_X75Y51         LUT3 (Prop_lut3_I1_O)        0.295    31.425 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14/O
                         net (fo=1, routed)           0.000    31.425    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_13[0]
    SLICE_X75Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.975 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.975    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6_n_0
    SLICE_X75Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.089 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.089    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4_n_0
    SLICE_X75Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.311 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_3/O[0]
                         net (fo=17, routed)          0.893    33.204    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_106
    SLICE_X73Y48         LUT3 (Prop_lut3_I1_O)        0.299    33.503 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_17/O
                         net (fo=1, routed)           0.000    33.503    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_17[2]
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.904 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.904    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.001    34.018    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.132    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.354 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_3/O[0]
                         net (fo=17, routed)          1.009    35.363    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_119
    SLICE_X71Y48         LUT3 (Prop_lut3_I1_O)        0.299    35.662 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18/O
                         net (fo=1, routed)           0.000    35.662    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_16[1]
    SLICE_X71Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.212 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.212    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11_n_0
    SLICE_X71Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.001    36.327    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.441    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.663 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_3/O[0]
                         net (fo=17, routed)          0.766    37.429    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_131
    SLICE_X72Y48         LUT3 (Prop_lut3_I1_O)        0.299    37.728 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14/O
                         net (fo=1, routed)           0.000    37.728    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_10[1]
    SLICE_X72Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.129 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.129    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.243 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.001    38.244    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.358 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.358    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.472 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.472    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.694 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_3/O[0]
                         net (fo=17, routed)          0.675    39.369    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_148
    SLICE_X73Y52         LUT3 (Prop_lut3_I1_O)        0.299    39.668 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9/O
                         net (fo=1, routed)           0.000    39.668    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_5[1]
    SLICE_X73Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.069 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.069    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.183 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.183    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4_n_0
    SLICE_X73Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.297 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.297    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.411    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.633 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_3/O[0]
                         net (fo=16, routed)          0.681    41.314    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana_n_161
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.299    41.613 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000    41.613    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_2[0]
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.011 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.011    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.125    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.239    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_3_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.353 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.353    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_3_n_0
    SLICE_X72Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.575 f  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.324    42.899    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[16]_i_3_n_7
    SLICE_X75Y58         LUT6 (Prop_lut6_I5_O)        0.299    43.198 r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[16]_i_1_comp/O
                         net (fo=1, routed)           0.000    43.198    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[16]
    SLICE_X75Y58         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        1.596     8.576    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y58         FDRE                                         r  mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.487     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X75Y58         FDRE (Setup_fdre_C_D)        0.029     9.018    mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -43.198    
  -------------------------------------------------------------------
                         slack                                -34.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.192%)  route 0.228ns (61.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.632    -0.532    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X48Y46         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[17]/Q
                         net (fo=1, routed)           0.228    -0.162    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[17]
    SLICE_X53Y46         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.904    -0.769    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X53Y46         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[17]/C
                         clock pessimism              0.501    -0.269    
    SLICE_X53Y46         FDRE (Hold_fdre_C_D)         0.070    -0.199    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.109%)  route 0.239ns (62.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.631    -0.533    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X51Y43         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.239    -0.153    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[10]
    SLICE_X52Y45         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.904    -0.769    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X52Y45         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/C
                         clock pessimism              0.501    -0.269    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.070    -0.199    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.535%)  route 0.216ns (60.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.632    -0.532    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X48Y46         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[27]/Q
                         net (fo=1, routed)           0.216    -0.175    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[27]
    SLICE_X53Y46         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.904    -0.769    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X53Y46         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[27]/C
                         clock pessimism              0.501    -0.269    
    SLICE_X53Y46         FDRE (Hold_fdre_C_D)         0.047    -0.222    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.026%)  route 0.153ns (51.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.635    -0.529    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[12]/Q
                         net (fo=1, routed)           0.153    -0.235    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[12]
    SLICE_X44Y50         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.839    -0.834    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y50         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[12]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.047    -0.283    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.972%)  route 0.274ns (66.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.634    -0.530    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X69Y43         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/Q
                         net (fo=13, routed)          0.274    -0.115    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/D
    SLICE_X66Y51         RAMD32                                       r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.841    -0.832    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/WCLK
    SLICE_X66Y51         RAMD32                                       r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/CLK
                         clock pessimism              0.504    -0.328    
    SLICE_X66Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.182    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.328%)  route 0.200ns (58.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.634    -0.530    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X41Y43         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.189    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr[3]
    SLICE_X41Y51         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.841    -0.832    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X41Y51         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[3]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.070    -0.258    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.514%)  route 0.199ns (58.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.634    -0.530    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y46         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.190    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr[0]
    SLICE_X43Y51         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.839    -0.834    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X43Y51         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[0]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.070    -0.260    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.950%)  route 0.203ns (59.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.635    -0.529    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X45Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[16]/Q
                         net (fo=1, routed)           0.203    -0.184    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[16]
    SLICE_X44Y50         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.839    -0.834    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y50         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[16]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.075    -0.255    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.290%)  route 0.200ns (58.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.635    -0.529    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X45Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[24]/Q
                         net (fo=1, routed)           0.200    -0.187    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[24]
    SLICE_X45Y50         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.839    -0.834    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X45Y50         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[24]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.070    -0.260    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.247%)  route 0.341ns (70.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.567    -0.597    mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X67Y59         FDRE                                         r  mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.341    -0.115    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[31]
    SLICE_X65Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4782, routed)        0.911    -0.762    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X65Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.070    -0.188    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y46     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y46     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y46     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y46     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y46     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y46     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y46     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y46     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y43     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y43     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y43     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y43     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y43     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y43     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y43     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y43     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y43     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y43     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_design_clk_wiz_1_0
  To Clock:  clkfbout_mb_design_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   mb_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



